
UV_LED_DRIVER_SW_STM32L051.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e88  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  08004f48  08004f48  00014f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005224  08005224  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005224  08005224  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005224  08005224  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005224  08005224  00015224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005228  08005228  00015228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800522c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000078  080052a4  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  080052a4  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000118c2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029c6  00000000  00000000  00031962  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000da8  00000000  00000000  00034328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c40  00000000  00000000  000350d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00010c38  00000000  00000000  00035d10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dc5c  00000000  00000000  00046948  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00057ae2  00000000  00000000  000545a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ac086  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031c8  00000000  00000000  000ac104  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004f30 	.word	0x08004f30

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08004f30 	.word	0x08004f30

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <EM_getSystemState>:
 *	@retval UVBOX_SystemStateTypedef - 	UVBOX_LidOpen,
										UVBOX_LidClosed
 *
 */
UVBOX_SystemStateTypedef 	EM_getSystemState()
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	return eTheSystemState;
 8000224:	4b02      	ldr	r3, [pc, #8]	; (8000230 <EM_getSystemState+0x10>)
 8000226:	781b      	ldrb	r3, [r3, #0]
}
 8000228:	0018      	movs	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	46c0      	nop			; (mov r8, r8)
 8000230:	20000094 	.word	0x20000094

08000234 <EM_ProcessEvent>:
											UVBOX_evLidClosed,
 *	@retval None
 *
 */
void EM_ProcessEvent(UVBOX_SystemEventsTypedef newEvent)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	0002      	movs	r2, r0
 800023c:	1dfb      	adds	r3, r7, #7
 800023e:	701a      	strb	r2, [r3, #0]
	switch(eTheSystemState)
 8000240:	4b12      	ldr	r3, [pc, #72]	; (800028c <EM_ProcessEvent+0x58>)
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d002      	beq.n	800024e <EM_ProcessEvent+0x1a>
 8000248:	2b01      	cmp	r3, #1
 800024a:	d00d      	beq.n	8000268 <EM_ProcessEvent+0x34>
					break;
			}

			break;
	}
}
 800024c:	e019      	b.n	8000282 <EM_ProcessEvent+0x4e>
			switch(newEvent)
 800024e:	1dfb      	adds	r3, r7, #7
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	2b01      	cmp	r3, #1
 8000254:	d000      	beq.n	8000258 <EM_ProcessEvent+0x24>
					break;
 8000256:	e006      	b.n	8000266 <EM_ProcessEvent+0x32>
					eTheSystemState = LM_EnableUVMode();
 8000258:	f000 f81a 	bl	8000290 <LM_EnableUVMode>
 800025c:	0003      	movs	r3, r0
 800025e:	001a      	movs	r2, r3
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <EM_ProcessEvent+0x58>)
 8000262:	701a      	strb	r2, [r3, #0]
					break;
 8000264:	46c0      	nop			; (mov r8, r8)
			break;
 8000266:	e00c      	b.n	8000282 <EM_ProcessEvent+0x4e>
			switch(newEvent)
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d000      	beq.n	8000272 <EM_ProcessEvent+0x3e>
					break;
 8000270:	e006      	b.n	8000280 <EM_ProcessEvent+0x4c>
					eTheSystemState = LM_DisableUVMode();
 8000272:	f000 f837 	bl	80002e4 <LM_DisableUVMode>
 8000276:	0003      	movs	r3, r0
 8000278:	001a      	movs	r2, r3
 800027a:	4b04      	ldr	r3, [pc, #16]	; (800028c <EM_ProcessEvent+0x58>)
 800027c:	701a      	strb	r2, [r3, #0]
					break;
 800027e:	46c0      	nop			; (mov r8, r8)
			break;
 8000280:	46c0      	nop			; (mov r8, r8)
}
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	46bd      	mov	sp, r7
 8000286:	b002      	add	sp, #8
 8000288:	bd80      	pop	{r7, pc}
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	20000094 	.word	0x20000094

08000290 <LM_EnableUVMode>:
 *	@retval 	UVBOX_SystemStateTypedef - 	UVBOX_LidOpen,
											UVBOX_LidClosed
 *
 */
UVBOX_SystemStateTypedef LM_EnableUVMode()
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	LM_SetStatusLed(UVBOX_StatusLedGreen);
 8000294:	2000      	movs	r0, #0
 8000296:	f000 f94f 	bl	8000538 <LM_SetStatusLed>

	UV_PWM_TIMER.Instance->CCR1 = MAX_UVLED_PWM_PERIOD;
 800029a:	4b0f      	ldr	r3, [pc, #60]	; (80002d8 <LM_EnableUVMode+0x48>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	22a0      	movs	r2, #160	; 0xa0
 80002a0:	635a      	str	r2, [r3, #52]	; 0x34
	UV_PWM_TIMER.Instance->CCR2 = MAX_UVLED_PWM_PERIOD;
 80002a2:	4b0d      	ldr	r3, [pc, #52]	; (80002d8 <LM_EnableUVMode+0x48>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	22a0      	movs	r2, #160	; 0xa0
 80002a8:	639a      	str	r2, [r3, #56]	; 0x38
	UV_PWM_TIMER.Instance->CCR3 = MAX_UVLED_PWM_PERIOD;
 80002aa:	4b0b      	ldr	r3, [pc, #44]	; (80002d8 <LM_EnableUVMode+0x48>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	22a0      	movs	r2, #160	; 0xa0
 80002b0:	63da      	str	r2, [r3, #60]	; 0x3c
	UV_PWM_TIMER.Instance->CCR4 = MAX_UVLED_PWM_PERIOD;
 80002b2:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <LM_EnableUVMode+0x48>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	22a0      	movs	r2, #160	; 0xa0
 80002b8:	641a      	str	r2, [r3, #64]	; 0x40

	// save the user LED brightness setting
	previous_encoder_value = LED_PWM_TIMER.Instance->CCR1;
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <LM_EnableUVMode+0x4c>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80002c0:	4b07      	ldr	r3, [pc, #28]	; (80002e0 <LM_EnableUVMode+0x50>)
 80002c2:	601a      	str	r2, [r3, #0]
	LED_PWM_TIMER.Instance->CCR1 = 0;
 80002c4:	4b05      	ldr	r3, [pc, #20]	; (80002dc <LM_EnableUVMode+0x4c>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2200      	movs	r2, #0
 80002ca:	635a      	str	r2, [r3, #52]	; 0x34


	TM_StartTimer();
 80002cc:	f000 f9c8 	bl	8000660 <TM_StartTimer>

	return UVBOX_LidClosed;
 80002d0:	2301      	movs	r3, #1
}
 80002d2:	0018      	movs	r0, r3
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	200001d4 	.word	0x200001d4
 80002dc:	20000254 	.word	0x20000254
 80002e0:	20000098 	.word	0x20000098

080002e4 <LM_DisableUVMode>:
 *	@retval 	UVBOX_SystemStateTypedef - 	UVBOX_LidOpen,
											UVBOX_LidClosed
 *
 */
UVBOX_SystemStateTypedef LM_DisableUVMode()
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
	LM_SetStatusLed(UVBOX_StatusLedRed);
 80002e8:	2001      	movs	r0, #1
 80002ea:	f000 f925 	bl	8000538 <LM_SetStatusLed>

	UV_PWM_TIMER.Instance->CCR1 = 0;
 80002ee:	4b0e      	ldr	r3, [pc, #56]	; (8000328 <LM_DisableUVMode+0x44>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	2200      	movs	r2, #0
 80002f4:	635a      	str	r2, [r3, #52]	; 0x34
	UV_PWM_TIMER.Instance->CCR2 = 0;
 80002f6:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <LM_DisableUVMode+0x44>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2200      	movs	r2, #0
 80002fc:	639a      	str	r2, [r3, #56]	; 0x38
	UV_PWM_TIMER.Instance->CCR3 = 0;
 80002fe:	4b0a      	ldr	r3, [pc, #40]	; (8000328 <LM_DisableUVMode+0x44>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	2200      	movs	r2, #0
 8000304:	63da      	str	r2, [r3, #60]	; 0x3c
	UV_PWM_TIMER.Instance->CCR4 = 0;
 8000306:	4b08      	ldr	r3, [pc, #32]	; (8000328 <LM_DisableUVMode+0x44>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	2200      	movs	r2, #0
 800030c:	641a      	str	r2, [r3, #64]	; 0x40

	// restore the user LED brightness setting
	LED_PWM_TIMER.Instance->CCR1 = previous_encoder_value;
 800030e:	4b07      	ldr	r3, [pc, #28]	; (800032c <LM_DisableUVMode+0x48>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a07      	ldr	r2, [pc, #28]	; (8000330 <LM_DisableUVMode+0x4c>)
 8000314:	6812      	ldr	r2, [r2, #0]
 8000316:	635a      	str	r2, [r3, #52]	; 0x34

	TM_StopTimer();
 8000318:	f000 f9b8 	bl	800068c <TM_StopTimer>
	TM_ResetTimer();
 800031c:	f000 f942 	bl	80005a4 <TM_ResetTimer>

	return UVBOX_LidOpen;
 8000320:	2300      	movs	r3, #0
}
 8000322:	0018      	movs	r0, r3
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	200001d4 	.word	0x200001d4
 800032c:	20000254 	.word	0x20000254
 8000330:	20000098 	.word	0x20000098

08000334 <_UpdateUvPwm>:
											UVBOX_ENCODER_UP
 *	@retval 	None
 *
 */
void _UpdateUvPwm(UVBOX_EncoderDirTypeDef new_encoder_dir)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0
 800033a:	0002      	movs	r2, r0
 800033c:	1dfb      	adds	r3, r7, #7
 800033e:	701a      	strb	r2, [r3, #0]
  	// encoder direction has changed from increasing to decreasing
	if( (RE_getPrevEncoderDir()) && (!new_encoder_dir) )
 8000340:	f000 f916 	bl	8000570 <RE_getPrevEncoderDir>
 8000344:	1e03      	subs	r3, r0, #0
 8000346:	d04e      	beq.n	80003e6 <_UpdateUvPwm+0xb2>
 8000348:	1dfb      	adds	r3, r7, #7
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <_UpdateUvPwm+0xb2>
	{
		UV_PWM_TIMER.Instance->CCR1 -= ENCODER_STEP;
 8000350:	4b50      	ldr	r3, [pc, #320]	; (8000494 <_UpdateUvPwm+0x160>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000356:	4b4f      	ldr	r3, [pc, #316]	; (8000494 <_UpdateUvPwm+0x160>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	3a80      	subs	r2, #128	; 0x80
 800035c:	635a      	str	r2, [r3, #52]	; 0x34
		UV_PWM_TIMER.Instance->CCR2 -= ENCODER_STEP;
 800035e:	4b4d      	ldr	r3, [pc, #308]	; (8000494 <_UpdateUvPwm+0x160>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000364:	4b4b      	ldr	r3, [pc, #300]	; (8000494 <_UpdateUvPwm+0x160>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	3a80      	subs	r2, #128	; 0x80
 800036a:	639a      	str	r2, [r3, #56]	; 0x38
		UV_PWM_TIMER.Instance->CCR3 -= ENCODER_STEP;
 800036c:	4b49      	ldr	r3, [pc, #292]	; (8000494 <_UpdateUvPwm+0x160>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000372:	4b48      	ldr	r3, [pc, #288]	; (8000494 <_UpdateUvPwm+0x160>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	3a80      	subs	r2, #128	; 0x80
 8000378:	63da      	str	r2, [r3, #60]	; 0x3c
		UV_PWM_TIMER.Instance->CCR4 -= ENCODER_STEP;
 800037a:	4b46      	ldr	r3, [pc, #280]	; (8000494 <_UpdateUvPwm+0x160>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000380:	4b44      	ldr	r3, [pc, #272]	; (8000494 <_UpdateUvPwm+0x160>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	3a80      	subs	r2, #128	; 0x80
 8000386:	641a      	str	r2, [r3, #64]	; 0x40

		// clamp lower range integer overflow to
		// MAX_UVLED_PWM_PERIOD+1
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD+1) ||
 8000388:	4b42      	ldr	r3, [pc, #264]	; (8000494 <_UpdateUvPwm+0x160>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800038e:	2ba1      	cmp	r3, #161	; 0xa1
 8000390:	d80e      	bhi.n	80003b0 <_UpdateUvPwm+0x7c>
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD+1)	||
 8000392:	4b40      	ldr	r3, [pc, #256]	; (8000494 <_UpdateUvPwm+0x160>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD+1) ||
 8000398:	2ba1      	cmp	r3, #161	; 0xa1
 800039a:	d809      	bhi.n	80003b0 <_UpdateUvPwm+0x7c>
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD+1) ||
 800039c:	4b3d      	ldr	r3, [pc, #244]	; (8000494 <_UpdateUvPwm+0x160>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD+1)	||
 80003a2:	2ba1      	cmp	r3, #161	; 0xa1
 80003a4:	d804      	bhi.n	80003b0 <_UpdateUvPwm+0x7c>
			(UV_PWM_TIMER.Instance->CCR4 > MAX_UVLED_PWM_PERIOD+1)
 80003a6:	4b3b      	ldr	r3, [pc, #236]	; (8000494 <_UpdateUvPwm+0x160>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD+1) ||
 80003ac:	2ba1      	cmp	r3, #161	; 0xa1
 80003ae:	d90f      	bls.n	80003d0 <_UpdateUvPwm+0x9c>
			)
		{
			UV_PWM_TIMER.Instance->CCR1 = 0;
 80003b0:	4b38      	ldr	r3, [pc, #224]	; (8000494 <_UpdateUvPwm+0x160>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	2200      	movs	r2, #0
 80003b6:	635a      	str	r2, [r3, #52]	; 0x34
			UV_PWM_TIMER.Instance->CCR2 = 0;
 80003b8:	4b36      	ldr	r3, [pc, #216]	; (8000494 <_UpdateUvPwm+0x160>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	2200      	movs	r2, #0
 80003be:	639a      	str	r2, [r3, #56]	; 0x38
			UV_PWM_TIMER.Instance->CCR3 = 0;
 80003c0:	4b34      	ldr	r3, [pc, #208]	; (8000494 <_UpdateUvPwm+0x160>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	2200      	movs	r2, #0
 80003c6:	63da      	str	r2, [r3, #60]	; 0x3c
			UV_PWM_TIMER.Instance->CCR4 = 0;
 80003c8:	4b32      	ldr	r3, [pc, #200]	; (8000494 <_UpdateUvPwm+0x160>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	2200      	movs	r2, #0
 80003ce:	641a      	str	r2, [r3, #64]	; 0x40
		}

		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
 80003d0:	4b31      	ldr	r3, [pc, #196]	; (8000498 <_UpdateUvPwm+0x164>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	2210      	movs	r2, #16
 80003da:	4013      	ands	r3, r2
 80003dc:	b2db      	uxtb	r3, r3
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 f8d0 	bl	8000584 <RE_setPrevEncoderDir>
			UV_PWM_TIMER.Instance->CCR4 = MAX_UVLED_PWM_PERIOD;
		}

		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
	}
}
 80003e4:	e051      	b.n	800048a <_UpdateUvPwm+0x156>
	else if( (!RE_getPrevEncoderDir()) && (new_encoder_dir) )
 80003e6:	f000 f8c3 	bl	8000570 <RE_getPrevEncoderDir>
 80003ea:	1e03      	subs	r3, r0, #0
 80003ec:	d14d      	bne.n	800048a <_UpdateUvPwm+0x156>
 80003ee:	1dfb      	adds	r3, r7, #7
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d049      	beq.n	800048a <_UpdateUvPwm+0x156>
		UV_PWM_TIMER.Instance->CCR1 += ENCODER_STEP;
 80003f6:	4b27      	ldr	r3, [pc, #156]	; (8000494 <_UpdateUvPwm+0x160>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003fc:	4b25      	ldr	r3, [pc, #148]	; (8000494 <_UpdateUvPwm+0x160>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	3280      	adds	r2, #128	; 0x80
 8000402:	635a      	str	r2, [r3, #52]	; 0x34
		UV_PWM_TIMER.Instance->CCR2 += ENCODER_STEP;
 8000404:	4b23      	ldr	r3, [pc, #140]	; (8000494 <_UpdateUvPwm+0x160>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800040a:	4b22      	ldr	r3, [pc, #136]	; (8000494 <_UpdateUvPwm+0x160>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	3280      	adds	r2, #128	; 0x80
 8000410:	639a      	str	r2, [r3, #56]	; 0x38
		UV_PWM_TIMER.Instance->CCR3 += ENCODER_STEP;
 8000412:	4b20      	ldr	r3, [pc, #128]	; (8000494 <_UpdateUvPwm+0x160>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000418:	4b1e      	ldr	r3, [pc, #120]	; (8000494 <_UpdateUvPwm+0x160>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	3280      	adds	r2, #128	; 0x80
 800041e:	63da      	str	r2, [r3, #60]	; 0x3c
		UV_PWM_TIMER.Instance->CCR4 += ENCODER_STEP;
 8000420:	4b1c      	ldr	r3, [pc, #112]	; (8000494 <_UpdateUvPwm+0x160>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000426:	4b1b      	ldr	r3, [pc, #108]	; (8000494 <_UpdateUvPwm+0x160>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	3280      	adds	r2, #128	; 0x80
 800042c:	641a      	str	r2, [r3, #64]	; 0x40
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD) ||
 800042e:	4b19      	ldr	r3, [pc, #100]	; (8000494 <_UpdateUvPwm+0x160>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000434:	2ba0      	cmp	r3, #160	; 0xa0
 8000436:	d80e      	bhi.n	8000456 <_UpdateUvPwm+0x122>
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD)	||
 8000438:	4b16      	ldr	r3, [pc, #88]	; (8000494 <_UpdateUvPwm+0x160>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD) ||
 800043e:	2ba0      	cmp	r3, #160	; 0xa0
 8000440:	d809      	bhi.n	8000456 <_UpdateUvPwm+0x122>
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD) ||
 8000442:	4b14      	ldr	r3, [pc, #80]	; (8000494 <_UpdateUvPwm+0x160>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD)	||
 8000448:	2ba0      	cmp	r3, #160	; 0xa0
 800044a:	d804      	bhi.n	8000456 <_UpdateUvPwm+0x122>
			(UV_PWM_TIMER.Instance->CCR4 > MAX_UVLED_PWM_PERIOD)
 800044c:	4b11      	ldr	r3, [pc, #68]	; (8000494 <_UpdateUvPwm+0x160>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD) ||
 8000452:	2ba0      	cmp	r3, #160	; 0xa0
 8000454:	d90f      	bls.n	8000476 <_UpdateUvPwm+0x142>
			UV_PWM_TIMER.Instance->CCR1 = MAX_UVLED_PWM_PERIOD;
 8000456:	4b0f      	ldr	r3, [pc, #60]	; (8000494 <_UpdateUvPwm+0x160>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	22a0      	movs	r2, #160	; 0xa0
 800045c:	635a      	str	r2, [r3, #52]	; 0x34
			UV_PWM_TIMER.Instance->CCR2 = MAX_UVLED_PWM_PERIOD;
 800045e:	4b0d      	ldr	r3, [pc, #52]	; (8000494 <_UpdateUvPwm+0x160>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	22a0      	movs	r2, #160	; 0xa0
 8000464:	639a      	str	r2, [r3, #56]	; 0x38
			UV_PWM_TIMER.Instance->CCR3 = MAX_UVLED_PWM_PERIOD;
 8000466:	4b0b      	ldr	r3, [pc, #44]	; (8000494 <_UpdateUvPwm+0x160>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	22a0      	movs	r2, #160	; 0xa0
 800046c:	63da      	str	r2, [r3, #60]	; 0x3c
			UV_PWM_TIMER.Instance->CCR4 = MAX_UVLED_PWM_PERIOD;
 800046e:	4b09      	ldr	r3, [pc, #36]	; (8000494 <_UpdateUvPwm+0x160>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	22a0      	movs	r2, #160	; 0xa0
 8000474:	641a      	str	r2, [r3, #64]	; 0x40
		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
 8000476:	4b08      	ldr	r3, [pc, #32]	; (8000498 <_UpdateUvPwm+0x164>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	b2db      	uxtb	r3, r3
 800047e:	2210      	movs	r2, #16
 8000480:	4013      	ands	r3, r2
 8000482:	b2db      	uxtb	r3, r3
 8000484:	0018      	movs	r0, r3
 8000486:	f000 f87d 	bl	8000584 <RE_setPrevEncoderDir>
}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	b002      	add	sp, #8
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	200001d4 	.word	0x200001d4
 8000498:	20000214 	.word	0x20000214

0800049c <_UpdateLedPwm>:
											UVBOX_ENCODER_UP
 *	@retval 	None
 *
 */
void _UpdateLedPwm(UVBOX_EncoderDirTypeDef new_encoder_dir)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	0002      	movs	r2, r0
 80004a4:	1dfb      	adds	r3, r7, #7
 80004a6:	701a      	strb	r2, [r3, #0]

	uint8_t encoder_dir = ((ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR);
 80004a8:	4b11      	ldr	r3, [pc, #68]	; (80004f0 <_UpdateLedPwm+0x54>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2210      	movs	r2, #16
 80004b0:	4013      	ands	r3, r2
 80004b2:	3b10      	subs	r3, #16
 80004b4:	425a      	negs	r2, r3
 80004b6:	4153      	adcs	r3, r2
 80004b8:	b2da      	uxtb	r2, r3
 80004ba:	210f      	movs	r1, #15
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	701a      	strb	r2, [r3, #0]
	if(encoder_dir)
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d007      	beq.n	80004d8 <_UpdateLedPwm+0x3c>
	{
		LED_PWM_TIMER.Instance->CCR1 -= ENCODER_STEP;
 80004c8:	4b0a      	ldr	r3, [pc, #40]	; (80004f4 <_UpdateLedPwm+0x58>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004ce:	4b09      	ldr	r3, [pc, #36]	; (80004f4 <_UpdateLedPwm+0x58>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	3a80      	subs	r2, #128	; 0x80
 80004d4:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		LED_PWM_TIMER.Instance->CCR1 += ENCODER_STEP;
	}
}
 80004d6:	e006      	b.n	80004e6 <_UpdateLedPwm+0x4a>
		LED_PWM_TIMER.Instance->CCR1 += ENCODER_STEP;
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <_UpdateLedPwm+0x58>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004de:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <_UpdateLedPwm+0x58>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	3280      	adds	r2, #128	; 0x80
 80004e4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b004      	add	sp, #16
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	20000214 	.word	0x20000214
 80004f4:	20000254 	.word	0x20000254

080004f8 <LM_UpdatePwm>:
 *	@param 		None
 *	@retval 	None
 *
 */
void LM_UpdatePwm()
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	if(EM_getSystemState())
 80004fc:	f7ff fe90 	bl	8000220 <EM_getSystemState>
 8000500:	1e03      	subs	r3, r0, #0
 8000502:	d00a      	beq.n	800051a <LM_UpdatePwm+0x22>
	{
	  	_UpdateUvPwm( ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR );
 8000504:	4b0b      	ldr	r3, [pc, #44]	; (8000534 <LM_UpdatePwm+0x3c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	2210      	movs	r2, #16
 800050e:	4013      	ands	r3, r2
 8000510:	b2db      	uxtb	r3, r3
 8000512:	0018      	movs	r0, r3
 8000514:	f7ff ff0e 	bl	8000334 <_UpdateUvPwm>
	}
	else
	{
		_UpdateLedPwm( ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR );
	}
}
 8000518:	e009      	b.n	800052e <LM_UpdatePwm+0x36>
		_UpdateLedPwm( ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR );
 800051a:	4b06      	ldr	r3, [pc, #24]	; (8000534 <LM_UpdatePwm+0x3c>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2210      	movs	r2, #16
 8000524:	4013      	ands	r3, r2
 8000526:	b2db      	uxtb	r3, r3
 8000528:	0018      	movs	r0, r3
 800052a:	f7ff ffb7 	bl	800049c <_UpdateLedPwm>
}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000214 	.word	0x20000214

08000538 <LM_SetStatusLed>:
											UVBOX_StatusLedBlue
 *	@retval 	None
 *
 */
void LM_SetStatusLed(UVBOX_StatusLedTypeDef new_status)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	0002      	movs	r2, r0
 8000540:	1dfb      	adds	r3, r7, #7
 8000542:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOA, STATUS_RED_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(GPIOA, STATUS_BLUE_Pin, GPIO_PIN_RESET);
		break;
	}
*/
}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b002      	add	sp, #8
 800054a:	bd80      	pop	{r7, pc}

0800054c <RE_Setup>:
 *	@param 	None
 *	@retval None
 *
 */
void RE_Setup()
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start_IT(&ROTARY_ENCODER, TIM_CHANNEL_ALL);
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <RE_Setup+0x1c>)
 8000552:	213c      	movs	r1, #60	; 0x3c
 8000554:	0018      	movs	r0, r3
 8000556:	f002 fa5f 	bl	8002a18 <HAL_TIM_Encoder_Start_IT>
	ROTARY_ENCODER.Instance->CNT = 32767;
 800055a:	4b03      	ldr	r3, [pc, #12]	; (8000568 <RE_Setup+0x1c>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a03      	ldr	r2, [pc, #12]	; (800056c <RE_Setup+0x20>)
 8000560:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000214 	.word	0x20000214
 800056c:	00007fff 	.word	0x00007fff

08000570 <RE_getPrevEncoderDir>:
 *	@retval 	UVBOX_EncoderDirTypeDef - 	UVBOX_ENCODER_DOWN = 0x0,
											UVBOX_ENCODER_UP
 *
 */
UVBOX_EncoderDirTypeDef RE_getPrevEncoderDir()
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	return previous_encoder_dir;
 8000574:	4b02      	ldr	r3, [pc, #8]	; (8000580 <RE_getPrevEncoderDir+0x10>)
 8000576:	781b      	ldrb	r3, [r3, #0]
}
 8000578:	0018      	movs	r0, r3
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	200000ac 	.word	0x200000ac

08000584 <RE_setPrevEncoderDir>:
											UVBOX_ENCODER_UP
 *	@retval 	None
 *
 */
void RE_setPrevEncoderDir(UVBOX_EncoderDirTypeDef direction)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	0002      	movs	r2, r0
 800058c:	1dfb      	adds	r3, r7, #7
 800058e:	701a      	strb	r2, [r3, #0]
	previous_encoder_dir = direction;
 8000590:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <RE_setPrevEncoderDir+0x1c>)
 8000592:	1dfa      	adds	r2, r7, #7
 8000594:	7812      	ldrb	r2, [r2, #0]
 8000596:	701a      	strb	r2, [r3, #0]
}
 8000598:	46c0      	nop			; (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	b002      	add	sp, #8
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	200000ac 	.word	0x200000ac

080005a4 <TM_ResetTimer>:
#define DEFAULT_TIMEOUT 60
uint16_t user_defined_timeout = DEFAULT_TIMEOUT;		// seconds
uint16_t timer_count = DEFAULT_TIMEOUT;

void TM_ResetTimer()
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	timer_count = DEFAULT_TIMEOUT;
 80005a8:	4b02      	ldr	r3, [pc, #8]	; (80005b4 <TM_ResetTimer+0x10>)
 80005aa:	223c      	movs	r2, #60	; 0x3c
 80005ac:	801a      	strh	r2, [r3, #0]
}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000002 	.word	0x20000002

080005b8 <TM_UserIncrementTimer>:

void TM_UserIncrementTimer()
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	user_defined_timeout += 10;
 80005bc:	4b07      	ldr	r3, [pc, #28]	; (80005dc <TM_UserIncrementTimer+0x24>)
 80005be:	881b      	ldrh	r3, [r3, #0]
 80005c0:	330a      	adds	r3, #10
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <TM_UserIncrementTimer+0x24>)
 80005c6:	801a      	strh	r2, [r3, #0]
	timer_count += 10;
 80005c8:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <TM_UserIncrementTimer+0x28>)
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	330a      	adds	r3, #10
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	4b03      	ldr	r3, [pc, #12]	; (80005e0 <TM_UserIncrementTimer+0x28>)
 80005d2:	801a      	strh	r2, [r3, #0]
}
 80005d4:	46c0      	nop			; (mov r8, r8)
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	46c0      	nop			; (mov r8, r8)
 80005dc:	20000000 	.word	0x20000000
 80005e0:	20000002 	.word	0x20000002

080005e4 <TM_UserDecrementTimer>:

void TM_UserDecrementTimer()
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
	user_defined_timeout -= 10;
 80005e8:	4b07      	ldr	r3, [pc, #28]	; (8000608 <TM_UserDecrementTimer+0x24>)
 80005ea:	881b      	ldrh	r3, [r3, #0]
 80005ec:	3b0a      	subs	r3, #10
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	4b05      	ldr	r3, [pc, #20]	; (8000608 <TM_UserDecrementTimer+0x24>)
 80005f2:	801a      	strh	r2, [r3, #0]
	timer_count -= 10;
 80005f4:	4b05      	ldr	r3, [pc, #20]	; (800060c <TM_UserDecrementTimer+0x28>)
 80005f6:	881b      	ldrh	r3, [r3, #0]
 80005f8:	3b0a      	subs	r3, #10
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	4b03      	ldr	r3, [pc, #12]	; (800060c <TM_UserDecrementTimer+0x28>)
 80005fe:	801a      	strh	r2, [r3, #0]
}
 8000600:	46c0      	nop			; (mov r8, r8)
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	20000000 	.word	0x20000000
 800060c:	20000002 	.word	0x20000002

08000610 <TM_DecrementTimer>:


void TM_DecrementTimer()
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
	timer_count--;
 8000614:	4b05      	ldr	r3, [pc, #20]	; (800062c <TM_DecrementTimer+0x1c>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	3b01      	subs	r3, #1
 800061a:	b29a      	uxth	r2, r3
 800061c:	4b03      	ldr	r3, [pc, #12]	; (800062c <TM_DecrementTimer+0x1c>)
 800061e:	801a      	strh	r2, [r3, #0]

	TM_CheckTimer();
 8000620:	f000 f810 	bl	8000644 <TM_CheckTimer>
}
 8000624:	46c0      	nop			; (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	20000002 	.word	0x20000002

08000630 <TM_GetTimerCount>:

uint16_t TM_GetTimerCount()
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	return timer_count;
 8000634:	4b02      	ldr	r3, [pc, #8]	; (8000640 <TM_GetTimerCount+0x10>)
 8000636:	881b      	ldrh	r3, [r3, #0]
}
 8000638:	0018      	movs	r0, r3
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	20000002 	.word	0x20000002

08000644 <TM_CheckTimer>:

void TM_CheckTimer()
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	if(timer_count == 0)
 8000648:	4b04      	ldr	r3, [pc, #16]	; (800065c <TM_CheckTimer+0x18>)
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d102      	bne.n	8000656 <TM_CheckTimer+0x12>
	{
		EM_ProcessEvent(UVBOX_evLidOpened);
 8000650:	2000      	movs	r0, #0
 8000652:	f7ff fdef 	bl	8000234 <EM_ProcessEvent>
	}
}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000002 	.word	0x20000002

08000660 <TM_StartTimer>:

void TM_StartTimer()
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
	EXPOSE_TIMER.Instance->SR &= ~(TIM_SR_UIF);	// reset
 8000664:	4b08      	ldr	r3, [pc, #32]	; (8000688 <TM_StartTimer+0x28>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	691a      	ldr	r2, [r3, #16]
 800066a:	4b07      	ldr	r3, [pc, #28]	; (8000688 <TM_StartTimer+0x28>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	2101      	movs	r1, #1
 8000670:	438a      	bics	r2, r1
 8000672:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&EXPOSE_TIMER);
 8000674:	4b04      	ldr	r3, [pc, #16]	; (8000688 <TM_StartTimer+0x28>)
 8000676:	0018      	movs	r0, r3
 8000678:	f002 f876 	bl	8002768 <HAL_TIM_Base_Start_IT>
	UM_DisplayRunningMsg();
 800067c:	f000 f814 	bl	80006a8 <UM_DisplayRunningMsg>
}
 8000680:	46c0      	nop			; (mov r8, r8)
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	20000194 	.word	0x20000194

0800068c <TM_StopTimer>:

void TM_StopTimer()
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&EXPOSE_TIMER);
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <TM_StopTimer+0x18>)
 8000692:	0018      	movs	r0, r3
 8000694:	f002 f88a 	bl	80027ac <HAL_TIM_Base_Stop_IT>
	UM_DisplayExpiredMsg();
 8000698:	f000 f81e 	bl	80006d8 <UM_DisplayExpiredMsg>
}
 800069c:	46c0      	nop			; (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	20000194 	.word	0x20000194

080006a8 <UM_DisplayRunningMsg>:
//UVBOX_LidStatusTypedef eLidStatus = UVBOX_LIDOPEN;
uint16_t debounce_last_interrupt_time = 0;


void UM_DisplayRunningMsg()
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 80006ae:	2000      	movs	r0, #0
 80006b0:	f003 faee 	bl	8003c90 <ILI9341_Fill_Screen>
	ILI9341_Draw_Text("RUNNING", 10, 120, RUNTEXT, 7, BGCOLOUR);
 80006b4:	4a06      	ldr	r2, [pc, #24]	; (80006d0 <UM_DisplayRunningMsg+0x28>)
 80006b6:	4807      	ldr	r0, [pc, #28]	; (80006d4 <UM_DisplayRunningMsg+0x2c>)
 80006b8:	2300      	movs	r3, #0
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	2307      	movs	r3, #7
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	0013      	movs	r3, r2
 80006c2:	2278      	movs	r2, #120	; 0x78
 80006c4:	210a      	movs	r1, #10
 80006c6:	f003 f869 	bl	800379c <ILI9341_Draw_Text>
}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	000014a2 	.word	0x000014a2
 80006d4:	08004f48 	.word	0x08004f48

080006d8 <UM_DisplayExpiredMsg>:

void UM_DisplayExpiredMsg()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 80006de:	2000      	movs	r0, #0
 80006e0:	f003 fad6 	bl	8003c90 <ILI9341_Fill_Screen>
	ILI9341_Draw_Text("STOPPED", 10, 120, STOPTEXT, 7, BGCOLOUR);
 80006e4:	4a11      	ldr	r2, [pc, #68]	; (800072c <UM_DisplayExpiredMsg+0x54>)
 80006e6:	4812      	ldr	r0, [pc, #72]	; (8000730 <UM_DisplayExpiredMsg+0x58>)
 80006e8:	2300      	movs	r3, #0
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	2307      	movs	r3, #7
 80006ee:	9300      	str	r3, [sp, #0]
 80006f0:	0013      	movs	r3, r2
 80006f2:	2278      	movs	r2, #120	; 0x78
 80006f4:	210a      	movs	r1, #10
 80006f6:	f003 f851 	bl	800379c <ILI9341_Draw_Text>
	BUZZER_PWM.Instance->CCR1 = 127;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <UM_DisplayExpiredMsg+0x5c>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	227f      	movs	r2, #127	; 0x7f
 8000700:	635a      	str	r2, [r3, #52]	; 0x34
	BUZZER_PWM.Instance->PSC = 32768;
 8000702:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <UM_DisplayExpiredMsg+0x5c>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2280      	movs	r2, #128	; 0x80
 8000708:	0212      	lsls	r2, r2, #8
 800070a:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(3000);
 800070c:	4b0a      	ldr	r3, [pc, #40]	; (8000738 <UM_DisplayExpiredMsg+0x60>)
 800070e:	0018      	movs	r0, r3
 8000710:	f001 f840 	bl	8001794 <HAL_Delay>
	BUZZER_PWM.Instance->CCR1 = 0;
 8000714:	4b07      	ldr	r3, [pc, #28]	; (8000734 <UM_DisplayExpiredMsg+0x5c>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2200      	movs	r2, #0
 800071a:	635a      	str	r2, [r3, #52]	; 0x34
	BUZZER_PWM.Instance->PSC = 0;
 800071c:	4b05      	ldr	r3, [pc, #20]	; (8000734 <UM_DisplayExpiredMsg+0x5c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2200      	movs	r2, #0
 8000722:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	0000d8c3 	.word	0x0000d8c3
 8000730:	08004f50 	.word	0x08004f50
 8000734:	20000154 	.word	0x20000154
 8000738:	00000bb8 	.word	0x00000bb8

0800073c <UM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void UM_UpdateDisplay()
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b088      	sub	sp, #32
 8000740:	af02      	add	r7, sp, #8
	UM_DisplayAsMinutesAndSeconds(TM_GetTimerCount());
 8000742:	f7ff ff75 	bl	8000630 <TM_GetTimerCount>
 8000746:	0003      	movs	r3, r0
 8000748:	0018      	movs	r0, r3
 800074a:	f000 f81d 	bl	8000788 <UM_DisplayAsMinutesAndSeconds>

	char enc_cnt[20];
	snprintf(enc_cnt, sizeof(enc_cnt), "%lu", LED_PWM_TIMER.Instance->CCR1);
 800074e:	4b0b      	ldr	r3, [pc, #44]	; (800077c <UM_UpdateDisplay+0x40>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000754:	4a0a      	ldr	r2, [pc, #40]	; (8000780 <UM_UpdateDisplay+0x44>)
 8000756:	1d38      	adds	r0, r7, #4
 8000758:	2114      	movs	r1, #20
 800075a:	f003 ffcf 	bl	80046fc <sniprintf>
	ILI9341_Draw_Text(enc_cnt, 10, 200, WHITE, 2, BLACK);
 800075e:	4a09      	ldr	r2, [pc, #36]	; (8000784 <UM_UpdateDisplay+0x48>)
 8000760:	1d38      	adds	r0, r7, #4
 8000762:	2300      	movs	r3, #0
 8000764:	9301      	str	r3, [sp, #4]
 8000766:	2302      	movs	r3, #2
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	0013      	movs	r3, r2
 800076c:	22c8      	movs	r2, #200	; 0xc8
 800076e:	210a      	movs	r1, #10
 8000770:	f003 f814 	bl	800379c <ILI9341_Draw_Text>
}
 8000774:	46c0      	nop			; (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	b006      	add	sp, #24
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000254 	.word	0x20000254
 8000780:	08004f58 	.word	0x08004f58
 8000784:	0000ffff 	.word	0x0000ffff

08000788 <UM_DisplayAsMinutesAndSeconds>:
 *	@param pSeconds
 *	@retval None
 *
 */
void UM_DisplayAsMinutesAndSeconds(uint16_t pSeconds)
{
 8000788:	b5b0      	push	{r4, r5, r7, lr}
 800078a:	b08c      	sub	sp, #48	; 0x30
 800078c:	af02      	add	r7, sp, #8
 800078e:	0002      	movs	r2, r0
 8000790:	1dbb      	adds	r3, r7, #6
 8000792:	801a      	strh	r2, [r3, #0]
	uint8_t minutes = 0;
 8000794:	2427      	movs	r4, #39	; 0x27
 8000796:	193b      	adds	r3, r7, r4
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
	uint8_t seconds = 0;
 800079c:	2526      	movs	r5, #38	; 0x26
 800079e:	197b      	adds	r3, r7, r5
 80007a0:	2200      	movs	r2, #0
 80007a2:	701a      	strb	r2, [r3, #0]

	minutes = pSeconds / 60;
 80007a4:	1dbb      	adds	r3, r7, #6
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	213c      	movs	r1, #60	; 0x3c
 80007aa:	0018      	movs	r0, r3
 80007ac:	f7ff fcac 	bl	8000108 <__udivsi3>
 80007b0:	0003      	movs	r3, r0
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	701a      	strb	r2, [r3, #0]
	seconds = pSeconds % 60;
 80007b8:	1dbb      	adds	r3, r7, #6
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	213c      	movs	r1, #60	; 0x3c
 80007be:	0018      	movs	r0, r3
 80007c0:	f7ff fd28 	bl	8000214 <__aeabi_uidivmod>
 80007c4:	000b      	movs	r3, r1
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	197b      	adds	r3, r7, r5
 80007ca:	701a      	strb	r2, [r3, #0]

	char timer_count[30];
	snprintf(timer_count, sizeof(timer_count), "%02d:%02d", minutes, seconds);
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	7819      	ldrb	r1, [r3, #0]
 80007d0:	197b      	adds	r3, r7, r5
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	4a0b      	ldr	r2, [pc, #44]	; (8000804 <UM_DisplayAsMinutesAndSeconds+0x7c>)
 80007d6:	2408      	movs	r4, #8
 80007d8:	1938      	adds	r0, r7, r4
 80007da:	9300      	str	r3, [sp, #0]
 80007dc:	000b      	movs	r3, r1
 80007de:	211e      	movs	r1, #30
 80007e0:	f003 ff8c 	bl	80046fc <sniprintf>
	ILI9341_Draw_Text(timer_count, 30, 50, TIMETEXT, 9, BGCOLOUR);
 80007e4:	4a08      	ldr	r2, [pc, #32]	; (8000808 <UM_DisplayAsMinutesAndSeconds+0x80>)
 80007e6:	1938      	adds	r0, r7, r4
 80007e8:	2300      	movs	r3, #0
 80007ea:	9301      	str	r3, [sp, #4]
 80007ec:	2309      	movs	r3, #9
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	0013      	movs	r3, r2
 80007f2:	2232      	movs	r2, #50	; 0x32
 80007f4:	211e      	movs	r1, #30
 80007f6:	f002 ffd1 	bl	800379c <ILI9341_Draw_Text>
}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b00a      	add	sp, #40	; 0x28
 8000800:	bdb0      	pop	{r4, r5, r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	08004f5c 	.word	0x08004f5c
 8000808:	000002fd 	.word	0x000002fd

0800080c <UM_Setup>:
 *	@param None
 *	@retval None
 *
 */
void UM_Setup()
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af02      	add	r7, sp, #8
	  // enable TFT ILI9341 driver
	  ILI9341_Init();
 8000812:	f003 f834 	bl	800387e <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000816:	2003      	movs	r0, #3
 8000818:	f003 fcd6 	bl	80041c8 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(BLACK);
 800081c:	2000      	movs	r0, #0
 800081e:	f003 fa37 	bl	8003c90 <ILI9341_Fill_Screen>
	  ILI9341_Draw_Text("INITIALISING...", 10, 10, SYSTEXT, 1, BGCOLOUR);
 8000822:	4a35      	ldr	r2, [pc, #212]	; (80008f8 <UM_Setup+0xec>)
 8000824:	4835      	ldr	r0, [pc, #212]	; (80008fc <UM_Setup+0xf0>)
 8000826:	2300      	movs	r3, #0
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2301      	movs	r3, #1
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	0013      	movs	r3, r2
 8000830:	220a      	movs	r2, #10
 8000832:	210a      	movs	r1, #10
 8000834:	f002 ffb2 	bl	800379c <ILI9341_Draw_Text>

	  // PWM OUTPUTS

	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_1 );
 8000838:	4b31      	ldr	r3, [pc, #196]	; (8000900 <UM_Setup+0xf4>)
 800083a:	2100      	movs	r1, #0
 800083c:	0018      	movs	r0, r3
 800083e:	f002 f80b 	bl	8002858 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_2 );
 8000842:	4b2f      	ldr	r3, [pc, #188]	; (8000900 <UM_Setup+0xf4>)
 8000844:	2104      	movs	r1, #4
 8000846:	0018      	movs	r0, r3
 8000848:	f002 f806 	bl	8002858 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_3 );
 800084c:	4b2c      	ldr	r3, [pc, #176]	; (8000900 <UM_Setup+0xf4>)
 800084e:	2108      	movs	r1, #8
 8000850:	0018      	movs	r0, r3
 8000852:	f002 f801 	bl	8002858 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_4 );
 8000856:	4b2a      	ldr	r3, [pc, #168]	; (8000900 <UM_Setup+0xf4>)
 8000858:	210c      	movs	r1, #12
 800085a:	0018      	movs	r0, r3
 800085c:	f001 fffc 	bl	8002858 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &LED_PWM_TIMER, TIM_CHANNEL_1 );
 8000860:	4b28      	ldr	r3, [pc, #160]	; (8000904 <UM_Setup+0xf8>)
 8000862:	2100      	movs	r1, #0
 8000864:	0018      	movs	r0, r3
 8000866:	f001 fff7 	bl	8002858 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &BUZZER_PWM, TIM_CHANNEL_1);
 800086a:	4b27      	ldr	r3, [pc, #156]	; (8000908 <UM_Setup+0xfc>)
 800086c:	2100      	movs	r1, #0
 800086e:	0018      	movs	r0, r3
 8000870:	f001 fff2 	bl	8002858 <HAL_TIM_PWM_Start>

	  UV_PWM_TIMER.Instance->ARR	= 0xFF;		// 	255
 8000874:	4b22      	ldr	r3, [pc, #136]	; (8000900 <UM_Setup+0xf4>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	22ff      	movs	r2, #255	; 0xff
 800087a:	62da      	str	r2, [r3, #44]	; 0x2c
	  UV_PWM_TIMER.Instance->CCR1 	= 0x00;
 800087c:	4b20      	ldr	r3, [pc, #128]	; (8000900 <UM_Setup+0xf4>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2200      	movs	r2, #0
 8000882:	635a      	str	r2, [r3, #52]	; 0x34
	  UV_PWM_TIMER.Instance->CCR2 	= 0x00;
 8000884:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <UM_Setup+0xf4>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2200      	movs	r2, #0
 800088a:	639a      	str	r2, [r3, #56]	; 0x38
	  UV_PWM_TIMER.Instance->CCR3 	= 0x00;
 800088c:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <UM_Setup+0xf4>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2200      	movs	r2, #0
 8000892:	63da      	str	r2, [r3, #60]	; 0x3c
	  UV_PWM_TIMER.Instance->CCR4 	= 0x00;
 8000894:	4b1a      	ldr	r3, [pc, #104]	; (8000900 <UM_Setup+0xf4>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2200      	movs	r2, #0
 800089a:	641a      	str	r2, [r3, #64]	; 0x40

	  LED_PWM_TIMER.Instance->ARR  	= 0xFFFF;	// Set to full scale resolution
 800089c:	4b19      	ldr	r3, [pc, #100]	; (8000904 <UM_Setup+0xf8>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a15      	ldr	r2, [pc, #84]	; (80008f8 <UM_Setup+0xec>)
 80008a2:	62da      	str	r2, [r3, #44]	; 0x2c
	  LED_PWM_TIMER.Instance->CCR1 	= 0x80FF;	// Set PWM to ~50%
 80008a4:	4b17      	ldr	r3, [pc, #92]	; (8000904 <UM_Setup+0xf8>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a18      	ldr	r2, [pc, #96]	; (800090c <UM_Setup+0x100>)
 80008aa:	635a      	str	r2, [r3, #52]	; 0x34

	  BUZZER_PWM.Instance->ARR = 0xFF;
 80008ac:	4b16      	ldr	r3, [pc, #88]	; (8000908 <UM_Setup+0xfc>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	22ff      	movs	r2, #255	; 0xff
 80008b2:	62da      	str	r2, [r3, #44]	; 0x2c
	  BUZZER_PWM.Instance->CCR1 = 0;
 80008b4:	4b14      	ldr	r3, [pc, #80]	; (8000908 <UM_Setup+0xfc>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2200      	movs	r2, #0
 80008ba:	635a      	str	r2, [r3, #52]	; 0x34
	  BUZZER_PWM.Instance->PSC = 0;
 80008bc:	4b12      	ldr	r3, [pc, #72]	; (8000908 <UM_Setup+0xfc>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2200      	movs	r2, #0
 80008c2:	629a      	str	r2, [r3, #40]	; 0x28

	  // debounce timer
	  HAL_TIM_Base_Start( &DEBOUNCE_TIMER );
 80008c4:	4b12      	ldr	r3, [pc, #72]	; (8000910 <UM_Setup+0x104>)
 80008c6:	0018      	movs	r0, r3
 80008c8:	f001 ff2c 	bl	8002724 <HAL_TIM_Base_Start>

	  // status output LED
	  LM_SetStatusLed(UVBOX_StatusLedBlue);
 80008cc:	2002      	movs	r0, #2
 80008ce:	f7ff fe33 	bl	8000538 <LM_SetStatusLed>

	  // rotary encoder
	  RE_Setup();
 80008d2:	f7ff fe3b 	bl	800054c <RE_Setup>


	  HAL_Delay(100);
 80008d6:	2064      	movs	r0, #100	; 0x64
 80008d8:	f000 ff5c 	bl	8001794 <HAL_Delay>
	  ILI9341_Draw_Text("READY!", 100, 10, SYSTEXT, 1, BGCOLOUR);
 80008dc:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <UM_Setup+0xec>)
 80008de:	480d      	ldr	r0, [pc, #52]	; (8000914 <UM_Setup+0x108>)
 80008e0:	2300      	movs	r3, #0
 80008e2:	9301      	str	r3, [sp, #4]
 80008e4:	2301      	movs	r3, #1
 80008e6:	9300      	str	r3, [sp, #0]
 80008e8:	0013      	movs	r3, r2
 80008ea:	220a      	movs	r2, #10
 80008ec:	2164      	movs	r1, #100	; 0x64
 80008ee:	f002 ff55 	bl	800379c <ILI9341_Draw_Text>



}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	0000ffff 	.word	0x0000ffff
 80008fc:	08004f68 	.word	0x08004f68
 8000900:	200001d4 	.word	0x200001d4
 8000904:	20000254 	.word	0x20000254
 8000908:	20000154 	.word	0x20000154
 800090c:	000080ff 	.word	0x000080ff
 8000910:	20000114 	.word	0x20000114
 8000914:	08004f78 	.word	0x08004f78

08000918 <UM_EXTI0_1_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void UM_EXTI0_1_IRQHandler()
{
 8000918:	b590      	push	{r4, r7, lr}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
	uint16_t debounce_interrupt_time = DEBOUNCE_TIMER.Instance->CNT;
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <UM_EXTI0_1_IRQHandler+0x5c>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000924:	1dbb      	adds	r3, r7, #6
 8000926:	801a      	strh	r2, [r3, #0]
	if ((debounce_interrupt_time - UM_getLastDebounceTime()) > MAX_DEBOUNCE_DELAY)
 8000928:	1dbb      	adds	r3, r7, #6
 800092a:	881c      	ldrh	r4, [r3, #0]
 800092c:	f000 f85c 	bl	80009e8 <UM_getLastDebounceTime>
 8000930:	0003      	movs	r3, r0
 8000932:	1ae3      	subs	r3, r4, r3
 8000934:	2baf      	cmp	r3, #175	; 0xaf
 8000936:	dd14      	ble.n	8000962 <UM_EXTI0_1_IRQHandler+0x4a>
	{
		if(EM_getSystemState())	// LID CLOSED
 8000938:	f7ff fc72 	bl	8000220 <EM_getSystemState>
 800093c:	1e03      	subs	r3, r0, #0
 800093e:	d110      	bne.n	8000962 <UM_EXTI0_1_IRQHandler+0x4a>
			//EM_ProcessEvent(UVBOX_evLidOpened);
		}
		else
		{

			if( (EXTI->PR & EXTI_PR_PR0) == EXTI_PR_PR0)
 8000940:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <UM_EXTI0_1_IRQHandler+0x60>)
 8000942:	695b      	ldr	r3, [r3, #20]
 8000944:	2201      	movs	r2, #1
 8000946:	4013      	ands	r3, r2
 8000948:	2b01      	cmp	r3, #1
 800094a:	d102      	bne.n	8000952 <UM_EXTI0_1_IRQHandler+0x3a>
			{
				TM_UserDecrementTimer();
 800094c:	f7ff fe4a 	bl	80005e4 <TM_UserDecrementTimer>
 8000950:	e007      	b.n	8000962 <UM_EXTI0_1_IRQHandler+0x4a>
			}
			else if( (EXTI->PR & EXTI_PR_PR1) == EXTI_PR_PR1)
 8000952:	4b09      	ldr	r3, [pc, #36]	; (8000978 <UM_EXTI0_1_IRQHandler+0x60>)
 8000954:	695b      	ldr	r3, [r3, #20]
 8000956:	2202      	movs	r2, #2
 8000958:	4013      	ands	r3, r2
 800095a:	2b02      	cmp	r3, #2
 800095c:	d101      	bne.n	8000962 <UM_EXTI0_1_IRQHandler+0x4a>
			{
				TM_UserIncrementTimer();
 800095e:	f7ff fe2b 	bl	80005b8 <TM_UserIncrementTimer>
			}

		}
	}
	UM_SetLastDebounceTime(debounce_interrupt_time);
 8000962:	1dbb      	adds	r3, r7, #6
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	0018      	movs	r0, r3
 8000968:	f000 f82e 	bl	80009c8 <UM_SetLastDebounceTime>


}
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46bd      	mov	sp, r7
 8000970:	b003      	add	sp, #12
 8000972:	bd90      	pop	{r4, r7, pc}
 8000974:	20000114 	.word	0x20000114
 8000978:	40010400 	.word	0x40010400

0800097c <UM_EXTI2_3_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void UM_EXTI2_3_IRQHandler()
{
 800097c:	b590      	push	{r4, r7, lr}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
	uint16_t debounce_interrupt_time = DEBOUNCE_TIMER.Instance->CNT;
 8000982:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <UM_EXTI2_3_IRQHandler+0x48>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000988:	1dbb      	adds	r3, r7, #6
 800098a:	801a      	strh	r2, [r3, #0]
	if ((debounce_interrupt_time - UM_getLastDebounceTime()) > MAX_DEBOUNCE_DELAY)
 800098c:	1dbb      	adds	r3, r7, #6
 800098e:	881c      	ldrh	r4, [r3, #0]
 8000990:	f000 f82a 	bl	80009e8 <UM_getLastDebounceTime>
 8000994:	0003      	movs	r3, r0
 8000996:	1ae3      	subs	r3, r4, r3
 8000998:	2baf      	cmp	r3, #175	; 0xaf
 800099a:	dd0a      	ble.n	80009b2 <UM_EXTI2_3_IRQHandler+0x36>
	{
		if(EM_getSystemState())	// LID CLOSED
 800099c:	f7ff fc40 	bl	8000220 <EM_getSystemState>
 80009a0:	1e03      	subs	r3, r0, #0
 80009a2:	d003      	beq.n	80009ac <UM_EXTI2_3_IRQHandler+0x30>
		{
			EM_ProcessEvent(UVBOX_evLidOpened);
 80009a4:	2000      	movs	r0, #0
 80009a6:	f7ff fc45 	bl	8000234 <EM_ProcessEvent>
 80009aa:	e002      	b.n	80009b2 <UM_EXTI2_3_IRQHandler+0x36>
		}
		else
		{
			EM_ProcessEvent(UVBOX_evLidClosed);
 80009ac:	2001      	movs	r0, #1
 80009ae:	f7ff fc41 	bl	8000234 <EM_ProcessEvent>
		}
	}
	UM_SetLastDebounceTime(debounce_interrupt_time);
 80009b2:	1dbb      	adds	r3, r7, #6
 80009b4:	881b      	ldrh	r3, [r3, #0]
 80009b6:	0018      	movs	r0, r3
 80009b8:	f000 f806 	bl	80009c8 <UM_SetLastDebounceTime>
}
 80009bc:	46c0      	nop			; (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	b003      	add	sp, #12
 80009c2:	bd90      	pop	{r4, r7, pc}
 80009c4:	20000114 	.word	0x20000114

080009c8 <UM_SetLastDebounceTime>:
 *	@param pDebounceTime
 *	@retval None
 *
 */
void UM_SetLastDebounceTime(uint16_t pDebounceTime)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	0002      	movs	r2, r0
 80009d0:	1dbb      	adds	r3, r7, #6
 80009d2:	801a      	strh	r2, [r3, #0]
	debounce_last_interrupt_time = pDebounceTime;
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <UM_SetLastDebounceTime+0x1c>)
 80009d6:	1dba      	adds	r2, r7, #6
 80009d8:	8812      	ldrh	r2, [r2, #0]
 80009da:	801a      	strh	r2, [r3, #0]
}
 80009dc:	46c0      	nop			; (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	b002      	add	sp, #8
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	2000009c 	.word	0x2000009c

080009e8 <UM_getLastDebounceTime>:
 *	@param None
 *	@retval debounce_last_interrupt_time
 *
 */
uint16_t UM_getLastDebounceTime()
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	return debounce_last_interrupt_time;
 80009ec:	4b02      	ldr	r3, [pc, #8]	; (80009f8 <UM_getLastDebounceTime+0x10>)
 80009ee:	881b      	ldrh	r3, [r3, #0]
}
 80009f0:	0018      	movs	r0, r3
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	2000009c 	.word	0x2000009c

080009fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b089      	sub	sp, #36	; 0x24
 8000a00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a02:	240c      	movs	r4, #12
 8000a04:	193b      	adds	r3, r7, r4
 8000a06:	0018      	movs	r0, r3
 8000a08:	2314      	movs	r3, #20
 8000a0a:	001a      	movs	r2, r3
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	f003 fe6d 	bl	80046ec <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a12:	4b48      	ldr	r3, [pc, #288]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a14:	695a      	ldr	r2, [r3, #20]
 8000a16:	4b47      	ldr	r3, [pc, #284]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a18:	2180      	movs	r1, #128	; 0x80
 8000a1a:	03c9      	lsls	r1, r1, #15
 8000a1c:	430a      	orrs	r2, r1
 8000a1e:	615a      	str	r2, [r3, #20]
 8000a20:	4b44      	ldr	r3, [pc, #272]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a22:	695a      	ldr	r2, [r3, #20]
 8000a24:	2380      	movs	r3, #128	; 0x80
 8000a26:	03db      	lsls	r3, r3, #15
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2e:	4b41      	ldr	r3, [pc, #260]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a30:	695a      	ldr	r2, [r3, #20]
 8000a32:	4b40      	ldr	r3, [pc, #256]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a34:	2180      	movs	r1, #128	; 0x80
 8000a36:	0289      	lsls	r1, r1, #10
 8000a38:	430a      	orrs	r2, r1
 8000a3a:	615a      	str	r2, [r3, #20]
 8000a3c:	4b3d      	ldr	r3, [pc, #244]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a3e:	695a      	ldr	r2, [r3, #20]
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	029b      	lsls	r3, r3, #10
 8000a44:	4013      	ands	r3, r2
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4a:	4b3a      	ldr	r3, [pc, #232]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a4c:	695a      	ldr	r2, [r3, #20]
 8000a4e:	4b39      	ldr	r3, [pc, #228]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a50:	2180      	movs	r1, #128	; 0x80
 8000a52:	02c9      	lsls	r1, r1, #11
 8000a54:	430a      	orrs	r2, r1
 8000a56:	615a      	str	r2, [r3, #20]
 8000a58:	4b36      	ldr	r3, [pc, #216]	; (8000b34 <MX_GPIO_Init+0x138>)
 8000a5a:	695a      	ldr	r2, [r3, #20]
 8000a5c:	2380      	movs	r3, #128	; 0x80
 8000a5e:	02db      	lsls	r3, r3, #11
 8000a60:	4013      	ands	r3, r2
 8000a62:	603b      	str	r3, [r7, #0]
 8000a64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|DC_Pin, GPIO_PIN_RESET);
 8000a66:	2390      	movs	r3, #144	; 0x90
 8000a68:	05db      	lsls	r3, r3, #23
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2118      	movs	r1, #24
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f001 f900 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000a74:	4b30      	ldr	r3, [pc, #192]	; (8000b38 <MX_GPIO_Init+0x13c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	2101      	movs	r1, #1
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f001 f8fa 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	2201      	movs	r2, #1
 8000a84:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a86:	193b      	adds	r3, r7, r4
 8000a88:	4a2c      	ldr	r2, [pc, #176]	; (8000b3c <MX_GPIO_Init+0x140>)
 8000a8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a8c:	193b      	adds	r3, r7, r4
 8000a8e:	2202      	movs	r2, #2
 8000a90:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a92:	193b      	adds	r3, r7, r4
 8000a94:	4a2a      	ldr	r2, [pc, #168]	; (8000b40 <MX_GPIO_Init+0x144>)
 8000a96:	0019      	movs	r1, r3
 8000a98:	0010      	movs	r0, r2
 8000a9a:	f000 ff7b 	bl	8001994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000a9e:	193b      	adds	r3, r7, r4
 8000aa0:	2206      	movs	r2, #6
 8000aa2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa4:	193b      	adds	r3, r7, r4
 8000aa6:	4a25      	ldr	r2, [pc, #148]	; (8000b3c <MX_GPIO_Init+0x140>)
 8000aa8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	2202      	movs	r2, #2
 8000aae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab0:	193a      	adds	r2, r7, r4
 8000ab2:	2390      	movs	r3, #144	; 0x90
 8000ab4:	05db      	lsls	r3, r3, #23
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f000 ff6b 	bl	8001994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin;
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	2218      	movs	r2, #24
 8000ac2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	193a      	adds	r2, r7, r4
 8000ad8:	2390      	movs	r3, #144	; 0x90
 8000ada:	05db      	lsls	r3, r3, #23
 8000adc:	0011      	movs	r1, r2
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f000 ff58 	bl	8001994 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RST_Pin;
 8000ae4:	0021      	movs	r1, r4
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2201      	movs	r2, #1
 8000aea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	2201      	movs	r2, #1
 8000af0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	187b      	adds	r3, r7, r1
 8000af4:	2200      	movs	r2, #0
 8000af6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	187b      	adds	r3, r7, r1
 8000afa:	2200      	movs	r2, #0
 8000afc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000afe:	187b      	adds	r3, r7, r1
 8000b00:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <MX_GPIO_Init+0x13c>)
 8000b02:	0019      	movs	r1, r3
 8000b04:	0010      	movs	r0, r2
 8000b06:	f000 ff45 	bl	8001994 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	2005      	movs	r0, #5
 8000b10:	f000 ff0e 	bl	8001930 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000b14:	2005      	movs	r0, #5
 8000b16:	f000 ff20 	bl	800195a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 1, 0);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	2006      	movs	r0, #6
 8000b20:	f000 ff06 	bl	8001930 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000b24:	2006      	movs	r0, #6
 8000b26:	f000 ff18 	bl	800195a <HAL_NVIC_EnableIRQ>

}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b009      	add	sp, #36	; 0x24
 8000b30:	bd90      	pop	{r4, r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	40021000 	.word	0x40021000
 8000b38:	48000400 	.word	0x48000400
 8000b3c:	10110000 	.word	0x10110000
 8000b40:	48001400 	.word	0x48001400

08000b44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b48:	f000 fdc0 	bl	80016cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b4c:	f000 f817 	bl	8000b7e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b50:	f7ff ff54 	bl	80009fc <MX_GPIO_Init>
  MX_TIM1_Init();
 8000b54:	f000 f98e 	bl	8000e74 <MX_TIM1_Init>
  MX_TIM17_Init();
 8000b58:	f000 fbb6 	bl	80012c8 <MX_TIM17_Init>
  MX_TIM14_Init();
 8000b5c:	f000 fb40 	bl	80011e0 <MX_TIM14_Init>
  MX_SPI1_Init();
 8000b60:	f000 f85c 	bl	8000c1c <MX_SPI1_Init>
  MX_TIM2_Init();
 8000b64:	f000 fa3c 	bl	8000fe0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b68:	f000 fa9e 	bl	80010a8 <MX_TIM3_Init>
  MX_TIM16_Init();
 8000b6c:	f000 fb86 	bl	800127c <MX_TIM16_Init>
  MX_TIM6_Init();
 8000b70:	f000 fafa 	bl	8001168 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  UM_Setup();
 8000b74:	f7ff fe4a 	bl	800080c <UM_Setup>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 // LM_UpdatePwm();
	  UM_UpdateDisplay();
 8000b78:	f7ff fde0 	bl	800073c <UM_UpdateDisplay>
 8000b7c:	e7fc      	b.n	8000b78 <main+0x34>

08000b7e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b7e:	b590      	push	{r4, r7, lr}
 8000b80:	b091      	sub	sp, #68	; 0x44
 8000b82:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b84:	2410      	movs	r4, #16
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	0018      	movs	r0, r3
 8000b8a:	2330      	movs	r3, #48	; 0x30
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	2100      	movs	r1, #0
 8000b90:	f003 fdac 	bl	80046ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b94:	003b      	movs	r3, r7
 8000b96:	0018      	movs	r0, r3
 8000b98:	2310      	movs	r3, #16
 8000b9a:	001a      	movs	r2, r3
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	f003 fda5 	bl	80046ec <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ba2:	0021      	movs	r1, r4
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2202      	movs	r2, #2
 8000ba8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	2201      	movs	r2, #1
 8000bae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	2210      	movs	r2, #16
 8000bb4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bb6:	187b      	adds	r3, r7, r1
 8000bb8:	2202      	movs	r2, #2
 8000bba:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	22a0      	movs	r2, #160	; 0xa0
 8000bc6:	0392      	lsls	r2, r2, #14
 8000bc8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000bca:	187b      	adds	r3, r7, r1
 8000bcc:	2200      	movs	r2, #0
 8000bce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f001 f892 	bl	8001cfc <HAL_RCC_OscConfig>
 8000bd8:	1e03      	subs	r3, r0, #0
 8000bda:	d001      	beq.n	8000be0 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000bdc:	f000 f819 	bl	8000c12 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000be0:	003b      	movs	r3, r7
 8000be2:	2207      	movs	r2, #7
 8000be4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000be6:	003b      	movs	r3, r7
 8000be8:	2202      	movs	r2, #2
 8000bea:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bec:	003b      	movs	r3, r7
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bf2:	003b      	movs	r3, r7
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bf8:	003b      	movs	r3, r7
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f001 fb99 	bl	8002334 <HAL_RCC_ClockConfig>
 8000c02:	1e03      	subs	r3, r0, #0
 8000c04:	d001      	beq.n	8000c0a <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000c06:	f000 f804 	bl	8000c12 <Error_Handler>
  }
}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b011      	add	sp, #68	; 0x44
 8000c10:	bd90      	pop	{r4, r7, pc}

08000c12 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c22:	4a1c      	ldr	r2, [pc, #112]	; (8000c94 <MX_SPI1_Init+0x78>)
 8000c24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c28:	2282      	movs	r2, #130	; 0x82
 8000c2a:	0052      	lsls	r2, r2, #1
 8000c2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c2e:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c34:	4b16      	ldr	r3, [pc, #88]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c36:	22e0      	movs	r2, #224	; 0xe0
 8000c38:	00d2      	lsls	r2, r2, #3
 8000c3a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c3c:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c42:	4b13      	ldr	r3, [pc, #76]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c4a:	2280      	movs	r2, #128	; 0x80
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000c50:	4b0f      	ldr	r3, [pc, #60]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c52:	2208      	movs	r2, #8
 8000c54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c62:	4b0b      	ldr	r3, [pc, #44]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c68:	4b09      	ldr	r3, [pc, #36]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c6e:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c76:	2208      	movs	r2, #8
 8000c78:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c7a:	4b05      	ldr	r3, [pc, #20]	; (8000c90 <MX_SPI1_Init+0x74>)
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f001 fc8b 	bl	8002598 <HAL_SPI_Init>
 8000c82:	1e03      	subs	r3, r0, #0
 8000c84:	d001      	beq.n	8000c8a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c86:	f7ff ffc4 	bl	8000c12 <Error_Handler>
  }

}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	200000b0 	.word	0x200000b0
 8000c94:	40013000 	.word	0x40013000

08000c98 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08a      	sub	sp, #40	; 0x28
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	2314      	movs	r3, #20
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	2314      	movs	r3, #20
 8000ca8:	001a      	movs	r2, r3
 8000caa:	2100      	movs	r1, #0
 8000cac:	f003 fd1e 	bl	80046ec <memset>
  if(spiHandle->Instance==SPI1)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a1c      	ldr	r2, [pc, #112]	; (8000d28 <HAL_SPI_MspInit+0x90>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d132      	bne.n	8000d20 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cba:	4b1c      	ldr	r3, [pc, #112]	; (8000d2c <HAL_SPI_MspInit+0x94>)
 8000cbc:	699a      	ldr	r2, [r3, #24]
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <HAL_SPI_MspInit+0x94>)
 8000cc0:	2180      	movs	r1, #128	; 0x80
 8000cc2:	0149      	lsls	r1, r1, #5
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	619a      	str	r2, [r3, #24]
 8000cc8:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <HAL_SPI_MspInit+0x94>)
 8000cca:	699a      	ldr	r2, [r3, #24]
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	015b      	lsls	r3, r3, #5
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_SPI_MspInit+0x94>)
 8000cd8:	695a      	ldr	r2, [r3, #20]
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <HAL_SPI_MspInit+0x94>)
 8000cdc:	2180      	movs	r1, #128	; 0x80
 8000cde:	0289      	lsls	r1, r1, #10
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	615a      	str	r2, [r3, #20]
 8000ce4:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <HAL_SPI_MspInit+0x94>)
 8000ce6:	695a      	ldr	r2, [r3, #20]
 8000ce8:	2380      	movs	r3, #128	; 0x80
 8000cea:	029b      	lsls	r3, r3, #10
 8000cec:	4013      	ands	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000cf2:	2114      	movs	r1, #20
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	22e0      	movs	r2, #224	; 0xe0
 8000cf8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	187b      	adds	r3, r7, r1
 8000cfc:	2202      	movs	r2, #2
 8000cfe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d06:	187b      	adds	r3, r7, r1
 8000d08:	2203      	movs	r2, #3
 8000d0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d12:	187a      	adds	r2, r7, r1
 8000d14:	2390      	movs	r3, #144	; 0x90
 8000d16:	05db      	lsls	r3, r3, #23
 8000d18:	0011      	movs	r1, r2
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f000 fe3a 	bl	8001994 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000d20:	46c0      	nop			; (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b00a      	add	sp, #40	; 0x28
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40013000 	.word	0x40013000
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d36:	4b0f      	ldr	r3, [pc, #60]	; (8000d74 <HAL_MspInit+0x44>)
 8000d38:	699a      	ldr	r2, [r3, #24]
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <HAL_MspInit+0x44>)
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	619a      	str	r2, [r3, #24]
 8000d42:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <HAL_MspInit+0x44>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	2201      	movs	r2, #1
 8000d48:	4013      	ands	r3, r2
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4e:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <HAL_MspInit+0x44>)
 8000d50:	69da      	ldr	r2, [r3, #28]
 8000d52:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <HAL_MspInit+0x44>)
 8000d54:	2180      	movs	r1, #128	; 0x80
 8000d56:	0549      	lsls	r1, r1, #21
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	61da      	str	r2, [r3, #28]
 8000d5c:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <HAL_MspInit+0x44>)
 8000d5e:	69da      	ldr	r2, [r3, #28]
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	055b      	lsls	r3, r3, #21
 8000d64:	4013      	ands	r3, r2
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b002      	add	sp, #8
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	40021000 	.word	0x40021000

08000d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d86:	e7fe      	b.n	8000d86 <HardFault_Handler+0x4>

08000d88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000da0:	f000 fcdc 	bl	800175c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
	UM_EXTI0_1_IRQHandler();
 8000dae:	f7ff fdb3 	bl	8000918 <UM_EXTI0_1_IRQHandler>
  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000db2:	2001      	movs	r0, #1
 8000db4:	f000 ff7c 	bl	8001cb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000db8:	2002      	movs	r0, #2
 8000dba:	f000 ff79 	bl	8001cb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
	UM_EXTI2_3_IRQHandler();
 8000dc8:	f7ff fdd8 	bl	800097c <UM_EXTI2_3_IRQHandler>
  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000dcc:	2004      	movs	r0, #4
 8000dce:	f000 ff6f 	bl	8001cb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	LM_UpdatePwm();
 8000ddc:	f7ff fb8c 	bl	80004f8 <LM_UpdatePwm>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <TIM2_IRQHandler+0x18>)
 8000de2:	0018      	movs	r0, r3
 8000de4:	f001 fe6f 	bl	8002ac6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	20000214 	.word	0x20000214

08000df4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	TM_DecrementTimer();
 8000df8:	f7ff fc0a 	bl	8000610 <TM_DecrementTimer>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000dfc:	4b03      	ldr	r3, [pc, #12]	; (8000e0c <TIM6_DAC_IRQHandler+0x18>)
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f001 fe61 	bl	8002ac6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	20000194 	.word	0x20000194

08000e10 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000e18:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <_sbrk+0x50>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d102      	bne.n	8000e26 <_sbrk+0x16>
		heap_end = &end;
 8000e20:	4b0f      	ldr	r3, [pc, #60]	; (8000e60 <_sbrk+0x50>)
 8000e22:	4a10      	ldr	r2, [pc, #64]	; (8000e64 <_sbrk+0x54>)
 8000e24:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000e26:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <_sbrk+0x50>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <_sbrk+0x50>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	18d3      	adds	r3, r2, r3
 8000e34:	466a      	mov	r2, sp
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d907      	bls.n	8000e4a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000e3a:	f003 fc2d 	bl	8004698 <__errno>
 8000e3e:	0003      	movs	r3, r0
 8000e40:	220c      	movs	r2, #12
 8000e42:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000e44:	2301      	movs	r3, #1
 8000e46:	425b      	negs	r3, r3
 8000e48:	e006      	b.n	8000e58 <_sbrk+0x48>
	}

	heap_end += incr;
 8000e4a:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <_sbrk+0x50>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	18d2      	adds	r2, r2, r3
 8000e52:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <_sbrk+0x50>)
 8000e54:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8000e56:	68fb      	ldr	r3, [r7, #12]
}
 8000e58:	0018      	movs	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	b004      	add	sp, #16
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	200000a0 	.word	0x200000a0
 8000e64:	200002e0 	.word	0x200002e0

08000e68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b092      	sub	sp, #72	; 0x48
 8000e78:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e7a:	2340      	movs	r3, #64	; 0x40
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	0018      	movs	r0, r3
 8000e80:	2308      	movs	r3, #8
 8000e82:	001a      	movs	r2, r3
 8000e84:	2100      	movs	r1, #0
 8000e86:	f003 fc31 	bl	80046ec <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e8a:	2324      	movs	r3, #36	; 0x24
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	0018      	movs	r0, r3
 8000e90:	231c      	movs	r3, #28
 8000e92:	001a      	movs	r2, r3
 8000e94:	2100      	movs	r1, #0
 8000e96:	f003 fc29 	bl	80046ec <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	2320      	movs	r3, #32
 8000ea0:	001a      	movs	r2, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	f003 fc22 	bl	80046ec <memset>

  htim1.Instance = TIM1;
 8000ea8:	4b4b      	ldr	r3, [pc, #300]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000eaa:	4a4c      	ldr	r2, [pc, #304]	; (8000fdc <MX_TIM1_Init+0x168>)
 8000eac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000eae:	4b4a      	ldr	r3, [pc, #296]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb4:	4b48      	ldr	r3, [pc, #288]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64;
 8000eba:	4b47      	ldr	r3, [pc, #284]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000ebc:	2240      	movs	r2, #64	; 0x40
 8000ebe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec0:	4b45      	ldr	r3, [pc, #276]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ec6:	4b44      	ldr	r3, [pc, #272]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ecc:	4b42      	ldr	r3, [pc, #264]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ed2:	4b41      	ldr	r3, [pc, #260]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f001 fc93 	bl	8002800 <HAL_TIM_PWM_Init>
 8000eda:	1e03      	subs	r3, r0, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000ede:	f7ff fe98 	bl	8000c12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ee2:	2140      	movs	r1, #64	; 0x40
 8000ee4:	187b      	adds	r3, r7, r1
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eea:	187b      	adds	r3, r7, r1
 8000eec:	2200      	movs	r2, #0
 8000eee:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ef0:	187a      	adds	r2, r7, r1
 8000ef2:	4b39      	ldr	r3, [pc, #228]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000ef4:	0011      	movs	r1, r2
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f002 fa7c 	bl	80033f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000efc:	1e03      	subs	r3, r0, #0
 8000efe:	d001      	beq.n	8000f04 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000f00:	f7ff fe87 	bl	8000c12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f04:	2124      	movs	r1, #36	; 0x24
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2260      	movs	r2, #96	; 0x60
 8000f0a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000f0c:	187b      	adds	r3, r7, r1
 8000f0e:	2200      	movs	r2, #0
 8000f10:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f1e:	187b      	adds	r3, r7, r1
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2200      	movs	r2, #0
 8000f28:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f30:	1879      	adds	r1, r7, r1
 8000f32:	4b29      	ldr	r3, [pc, #164]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	0018      	movs	r0, r3
 8000f38:	f001 fedc 	bl	8002cf4 <HAL_TIM_PWM_ConfigChannel>
 8000f3c:	1e03      	subs	r3, r0, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8000f40:	f7ff fe67 	bl	8000c12 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f44:	2324      	movs	r3, #36	; 0x24
 8000f46:	18f9      	adds	r1, r7, r3
 8000f48:	4b23      	ldr	r3, [pc, #140]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000f4a:	2204      	movs	r2, #4
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	f001 fed1 	bl	8002cf4 <HAL_TIM_PWM_ConfigChannel>
 8000f52:	1e03      	subs	r3, r0, #0
 8000f54:	d001      	beq.n	8000f5a <MX_TIM1_Init+0xe6>
  {
    Error_Handler();
 8000f56:	f7ff fe5c 	bl	8000c12 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f5a:	2324      	movs	r3, #36	; 0x24
 8000f5c:	18f9      	adds	r1, r7, r3
 8000f5e:	4b1e      	ldr	r3, [pc, #120]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000f60:	2208      	movs	r2, #8
 8000f62:	0018      	movs	r0, r3
 8000f64:	f001 fec6 	bl	8002cf4 <HAL_TIM_PWM_ConfigChannel>
 8000f68:	1e03      	subs	r3, r0, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000f6c:	f7ff fe51 	bl	8000c12 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f70:	2324      	movs	r3, #36	; 0x24
 8000f72:	18f9      	adds	r1, r7, r3
 8000f74:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000f76:	220c      	movs	r2, #12
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f001 febb 	bl	8002cf4 <HAL_TIM_PWM_ConfigChannel>
 8000f7e:	1e03      	subs	r3, r0, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8000f82:	f7ff fe46 	bl	8000c12 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	2280      	movs	r2, #128	; 0x80
 8000fa8:	0192      	lsls	r2, r2, #6
 8000faa:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	2200      	movs	r2, #0
 8000fb0:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000fb2:	1d3a      	adds	r2, r7, #4
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f002 fa79 	bl	80034b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000fbe:	1e03      	subs	r3, r0, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8000fc2:	f7ff fe26 	bl	8000c12 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000fc6:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <MX_TIM1_Init+0x164>)
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f000 fabb 	bl	8001544 <HAL_TIM_MspPostInit>

}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	b012      	add	sp, #72	; 0x48
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	200001d4 	.word	0x200001d4
 8000fdc:	40012c00 	.word	0x40012c00

08000fe0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b08d      	sub	sp, #52	; 0x34
 8000fe4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000fe6:	240c      	movs	r4, #12
 8000fe8:	193b      	adds	r3, r7, r4
 8000fea:	0018      	movs	r0, r3
 8000fec:	2324      	movs	r3, #36	; 0x24
 8000fee:	001a      	movs	r2, r3
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	f003 fb7b 	bl	80046ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	2308      	movs	r3, #8
 8000ffc:	001a      	movs	r2, r3
 8000ffe:	2100      	movs	r1, #0
 8001000:	f003 fb74 	bl	80046ec <memset>

  htim2.Instance = TIM2;
 8001004:	4b26      	ldr	r3, [pc, #152]	; (80010a0 <MX_TIM2_Init+0xc0>)
 8001006:	2280      	movs	r2, #128	; 0x80
 8001008:	05d2      	lsls	r2, r2, #23
 800100a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800100c:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <MX_TIM2_Init+0xc0>)
 800100e:	2200      	movs	r2, #0
 8001010:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8001012:	4b23      	ldr	r3, [pc, #140]	; (80010a0 <MX_TIM2_Init+0xc0>)
 8001014:	2240      	movs	r2, #64	; 0x40
 8001016:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001018:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <MX_TIM2_Init+0xc0>)
 800101a:	4a22      	ldr	r2, [pc, #136]	; (80010a4 <MX_TIM2_Init+0xc4>)
 800101c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800101e:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <MX_TIM2_Init+0xc0>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001024:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <MX_TIM2_Init+0xc0>)
 8001026:	2280      	movs	r2, #128	; 0x80
 8001028:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800102a:	0021      	movs	r1, r4
 800102c:	187b      	adds	r3, r7, r1
 800102e:	2203      	movs	r2, #3
 8001030:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001032:	187b      	adds	r3, r7, r1
 8001034:	2200      	movs	r2, #0
 8001036:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001038:	187b      	adds	r3, r7, r1
 800103a:	2201      	movs	r2, #1
 800103c:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800103e:	187b      	adds	r3, r7, r1
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 4;
 8001044:	187b      	adds	r3, r7, r1
 8001046:	2204      	movs	r2, #4
 8001048:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800104a:	187b      	adds	r3, r7, r1
 800104c:	2200      	movs	r2, #0
 800104e:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001050:	187b      	adds	r3, r7, r1
 8001052:	2201      	movs	r2, #1
 8001054:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001056:	187b      	adds	r3, r7, r1
 8001058:	2200      	movs	r2, #0
 800105a:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 4;
 800105c:	187b      	adds	r3, r7, r1
 800105e:	2204      	movs	r2, #4
 8001060:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001062:	187a      	adds	r2, r7, r1
 8001064:	4b0e      	ldr	r3, [pc, #56]	; (80010a0 <MX_TIM2_Init+0xc0>)
 8001066:	0011      	movs	r1, r2
 8001068:	0018      	movs	r0, r3
 800106a:	f001 fc41 	bl	80028f0 <HAL_TIM_Encoder_Init>
 800106e:	1e03      	subs	r3, r0, #0
 8001070:	d001      	beq.n	8001076 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001072:	f7ff fdce 	bl	8000c12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2220      	movs	r2, #32
 800107a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001082:	1d3a      	adds	r2, r7, #4
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <MX_TIM2_Init+0xc0>)
 8001086:	0011      	movs	r1, r2
 8001088:	0018      	movs	r0, r3
 800108a:	f002 f9b3 	bl	80033f4 <HAL_TIMEx_MasterConfigSynchronization>
 800108e:	1e03      	subs	r3, r0, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001092:	f7ff fdbe 	bl	8000c12 <Error_Handler>
  }

}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	46bd      	mov	sp, r7
 800109a:	b00d      	add	sp, #52	; 0x34
 800109c:	bd90      	pop	{r4, r7, pc}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	20000214 	.word	0x20000214
 80010a4:	0000ffff 	.word	0x0000ffff

080010a8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ae:	2320      	movs	r3, #32
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	0018      	movs	r0, r3
 80010b4:	2308      	movs	r3, #8
 80010b6:	001a      	movs	r2, r3
 80010b8:	2100      	movs	r1, #0
 80010ba:	f003 fb17 	bl	80046ec <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	0018      	movs	r0, r3
 80010c2:	231c      	movs	r3, #28
 80010c4:	001a      	movs	r2, r3
 80010c6:	2100      	movs	r1, #0
 80010c8:	f003 fb10 	bl	80046ec <memset>

  htim3.Instance = TIM3;
 80010cc:	4b24      	ldr	r3, [pc, #144]	; (8001160 <MX_TIM3_Init+0xb8>)
 80010ce:	4a25      	ldr	r2, [pc, #148]	; (8001164 <MX_TIM3_Init+0xbc>)
 80010d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010d2:	4b23      	ldr	r3, [pc, #140]	; (8001160 <MX_TIM3_Init+0xb8>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d8:	4b21      	ldr	r3, [pc, #132]	; (8001160 <MX_TIM3_Init+0xb8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 80010de:	4b20      	ldr	r3, [pc, #128]	; (8001160 <MX_TIM3_Init+0xb8>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e4:	4b1e      	ldr	r3, [pc, #120]	; (8001160 <MX_TIM3_Init+0xb8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ea:	4b1d      	ldr	r3, [pc, #116]	; (8001160 <MX_TIM3_Init+0xb8>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80010f0:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <MX_TIM3_Init+0xb8>)
 80010f2:	0018      	movs	r0, r3
 80010f4:	f001 fb84 	bl	8002800 <HAL_TIM_PWM_Init>
 80010f8:	1e03      	subs	r3, r0, #0
 80010fa:	d001      	beq.n	8001100 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80010fc:	f7ff fd89 	bl	8000c12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001100:	2120      	movs	r1, #32
 8001102:	187b      	adds	r3, r7, r1
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001108:	187b      	adds	r3, r7, r1
 800110a:	2200      	movs	r2, #0
 800110c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800110e:	187a      	adds	r2, r7, r1
 8001110:	4b13      	ldr	r3, [pc, #76]	; (8001160 <MX_TIM3_Init+0xb8>)
 8001112:	0011      	movs	r1, r2
 8001114:	0018      	movs	r0, r3
 8001116:	f002 f96d 	bl	80033f4 <HAL_TIMEx_MasterConfigSynchronization>
 800111a:	1e03      	subs	r3, r0, #0
 800111c:	d001      	beq.n	8001122 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800111e:	f7ff fd78 	bl	8000c12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	2260      	movs	r2, #96	; 0x60
 8001126:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001128:	1d3b      	adds	r3, r7, #4
 800112a:	2200      	movs	r2, #0
 800112c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001134:	1d3b      	adds	r3, r7, #4
 8001136:	2200      	movs	r2, #0
 8001138:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800113a:	1d39      	adds	r1, r7, #4
 800113c:	4b08      	ldr	r3, [pc, #32]	; (8001160 <MX_TIM3_Init+0xb8>)
 800113e:	2200      	movs	r2, #0
 8001140:	0018      	movs	r0, r3
 8001142:	f001 fdd7 	bl	8002cf4 <HAL_TIM_PWM_ConfigChannel>
 8001146:	1e03      	subs	r3, r0, #0
 8001148:	d001      	beq.n	800114e <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 800114a:	f7ff fd62 	bl	8000c12 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 800114e:	4b04      	ldr	r3, [pc, #16]	; (8001160 <MX_TIM3_Init+0xb8>)
 8001150:	0018      	movs	r0, r3
 8001152:	f000 f9f7 	bl	8001544 <HAL_TIM_MspPostInit>

}
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	46bd      	mov	sp, r7
 800115a:	b00a      	add	sp, #40	; 0x28
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	20000154 	.word	0x20000154
 8001164:	40000400 	.word	0x40000400

08001168 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116e:	003b      	movs	r3, r7
 8001170:	0018      	movs	r0, r3
 8001172:	2308      	movs	r3, #8
 8001174:	001a      	movs	r2, r3
 8001176:	2100      	movs	r1, #0
 8001178:	f003 fab8 	bl	80046ec <memset>

  htim6.Instance = TIM6;
 800117c:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <MX_TIM6_Init+0x6c>)
 800117e:	4a16      	ldr	r2, [pc, #88]	; (80011d8 <MX_TIM6_Init+0x70>)
 8001180:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 366;
 8001182:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <MX_TIM6_Init+0x6c>)
 8001184:	22b7      	movs	r2, #183	; 0xb7
 8001186:	0052      	lsls	r2, r2, #1
 8001188:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <MX_TIM6_Init+0x6c>)
 800118c:	2200      	movs	r2, #0
 800118e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001190:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <MX_TIM6_Init+0x6c>)
 8001192:	4a12      	ldr	r2, [pc, #72]	; (80011dc <MX_TIM6_Init+0x74>)
 8001194:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_TIM6_Init+0x6c>)
 8001198:	2280      	movs	r2, #128	; 0x80
 800119a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800119c:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <MX_TIM6_Init+0x6c>)
 800119e:	0018      	movs	r0, r3
 80011a0:	f001 fa94 	bl	80026cc <HAL_TIM_Base_Init>
 80011a4:	1e03      	subs	r3, r0, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 80011a8:	f7ff fd33 	bl	8000c12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ac:	003b      	movs	r3, r7
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b2:	003b      	movs	r3, r7
 80011b4:	2200      	movs	r2, #0
 80011b6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80011b8:	003a      	movs	r2, r7
 80011ba:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_TIM6_Init+0x6c>)
 80011bc:	0011      	movs	r1, r2
 80011be:	0018      	movs	r0, r3
 80011c0:	f002 f918 	bl	80033f4 <HAL_TIMEx_MasterConfigSynchronization>
 80011c4:	1e03      	subs	r3, r0, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 80011c8:	f7ff fd23 	bl	8000c12 <Error_Handler>
  }

}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b002      	add	sp, #8
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000194 	.word	0x20000194
 80011d8:	40001000 	.word	0x40001000
 80011dc:	0000ffff 	.word	0x0000ffff

080011e0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b088      	sub	sp, #32
 80011e4:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	0018      	movs	r0, r3
 80011ea:	231c      	movs	r3, #28
 80011ec:	001a      	movs	r2, r3
 80011ee:	2100      	movs	r1, #0
 80011f0:	f003 fa7c 	bl	80046ec <memset>

  htim14.Instance = TIM14;
 80011f4:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <MX_TIM14_Init+0x94>)
 80011f6:	4a20      	ldr	r2, [pc, #128]	; (8001278 <MX_TIM14_Init+0x98>)
 80011f8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80011fa:	4b1e      	ldr	r3, [pc, #120]	; (8001274 <MX_TIM14_Init+0x94>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001200:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <MX_TIM14_Init+0x94>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 64;
 8001206:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <MX_TIM14_Init+0x94>)
 8001208:	2240      	movs	r2, #64	; 0x40
 800120a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800120c:	4b19      	ldr	r3, [pc, #100]	; (8001274 <MX_TIM14_Init+0x94>)
 800120e:	2200      	movs	r2, #0
 8001210:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001212:	4b18      	ldr	r3, [pc, #96]	; (8001274 <MX_TIM14_Init+0x94>)
 8001214:	2200      	movs	r2, #0
 8001216:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001218:	4b16      	ldr	r3, [pc, #88]	; (8001274 <MX_TIM14_Init+0x94>)
 800121a:	0018      	movs	r0, r3
 800121c:	f001 fa56 	bl	80026cc <HAL_TIM_Base_Init>
 8001220:	1e03      	subs	r3, r0, #0
 8001222:	d001      	beq.n	8001228 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8001224:	f7ff fcf5 	bl	8000c12 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <MX_TIM14_Init+0x94>)
 800122a:	0018      	movs	r0, r3
 800122c:	f001 fae8 	bl	8002800 <HAL_TIM_PWM_Init>
 8001230:	1e03      	subs	r3, r0, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8001234:	f7ff fced 	bl	8000c12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	2260      	movs	r2, #96	; 0x60
 800123c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	2200      	movs	r2, #0
 8001242:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001250:	1d39      	adds	r1, r7, #4
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <MX_TIM14_Init+0x94>)
 8001254:	2200      	movs	r2, #0
 8001256:	0018      	movs	r0, r3
 8001258:	f001 fd4c 	bl	8002cf4 <HAL_TIM_PWM_ConfigChannel>
 800125c:	1e03      	subs	r3, r0, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8001260:	f7ff fcd7 	bl	8000c12 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim14);
 8001264:	4b03      	ldr	r3, [pc, #12]	; (8001274 <MX_TIM14_Init+0x94>)
 8001266:	0018      	movs	r0, r3
 8001268:	f000 f96c 	bl	8001544 <HAL_TIM_MspPostInit>

}
 800126c:	46c0      	nop			; (mov r8, r8)
 800126e:	46bd      	mov	sp, r7
 8001270:	b008      	add	sp, #32
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000254 	.word	0x20000254
 8001278:	40002000 	.word	0x40002000

0800127c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_TIM16_Init+0x44>)
 8001282:	4a10      	ldr	r2, [pc, #64]	; (80012c4 <MX_TIM16_Init+0x48>)
 8001284:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <MX_TIM16_Init+0x44>)
 8001288:	2200      	movs	r2, #0
 800128a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <MX_TIM16_Init+0x44>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 0;
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <MX_TIM16_Init+0x44>)
 8001294:	2200      	movs	r2, #0
 8001296:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <MX_TIM16_Init+0x44>)
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800129e:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <MX_TIM16_Init+0x44>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <MX_TIM16_Init+0x44>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80012aa:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <MX_TIM16_Init+0x44>)
 80012ac:	0018      	movs	r0, r3
 80012ae:	f001 fa0d 	bl	80026cc <HAL_TIM_Base_Init>
 80012b2:	1e03      	subs	r3, r0, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80012b6:	f7ff fcac 	bl	8000c12 <Error_Handler>
  }

}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000294 	.word	0x20000294
 80012c4:	40014400 	.word	0x40014400

080012c8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <MX_TIM17_Init+0x44>)
 80012ce:	4a10      	ldr	r2, [pc, #64]	; (8001310 <MX_TIM17_Init+0x48>)
 80012d0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 65535;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <MX_TIM17_Init+0x44>)
 80012d4:	4a0f      	ldr	r2, [pc, #60]	; (8001314 <MX_TIM17_Init+0x4c>)
 80012d6:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_TIM17_Init+0x44>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <MX_TIM17_Init+0x44>)
 80012e0:	4a0c      	ldr	r2, [pc, #48]	; (8001314 <MX_TIM17_Init+0x4c>)
 80012e2:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_TIM17_Init+0x44>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80012ea:	4b08      	ldr	r3, [pc, #32]	; (800130c <MX_TIM17_Init+0x44>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_TIM17_Init+0x44>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80012f6:	4b05      	ldr	r3, [pc, #20]	; (800130c <MX_TIM17_Init+0x44>)
 80012f8:	0018      	movs	r0, r3
 80012fa:	f001 f9e7 	bl	80026cc <HAL_TIM_Base_Init>
 80012fe:	1e03      	subs	r3, r0, #0
 8001300:	d001      	beq.n	8001306 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8001302:	f7ff fc86 	bl	8000c12 <Error_Handler>
  }

}
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000114 	.word	0x20000114
 8001310:	40014800 	.word	0x40014800
 8001314:	0000ffff 	.word	0x0000ffff

08001318 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a13      	ldr	r2, [pc, #76]	; (8001374 <HAL_TIM_PWM_MspInit+0x5c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d10e      	bne.n	8001348 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800132a:	4b13      	ldr	r3, [pc, #76]	; (8001378 <HAL_TIM_PWM_MspInit+0x60>)
 800132c:	699a      	ldr	r2, [r3, #24]
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_TIM_PWM_MspInit+0x60>)
 8001330:	2180      	movs	r1, #128	; 0x80
 8001332:	0109      	lsls	r1, r1, #4
 8001334:	430a      	orrs	r2, r1
 8001336:	619a      	str	r2, [r3, #24]
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_TIM_PWM_MspInit+0x60>)
 800133a:	699a      	ldr	r2, [r3, #24]
 800133c:	2380      	movs	r3, #128	; 0x80
 800133e:	011b      	lsls	r3, r3, #4
 8001340:	4013      	ands	r3, r2
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001346:	e010      	b.n	800136a <HAL_TIM_PWM_MspInit+0x52>
  else if(tim_pwmHandle->Instance==TIM3)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a0b      	ldr	r2, [pc, #44]	; (800137c <HAL_TIM_PWM_MspInit+0x64>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d10b      	bne.n	800136a <HAL_TIM_PWM_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <HAL_TIM_PWM_MspInit+0x60>)
 8001354:	69da      	ldr	r2, [r3, #28]
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <HAL_TIM_PWM_MspInit+0x60>)
 8001358:	2102      	movs	r1, #2
 800135a:	430a      	orrs	r2, r1
 800135c:	61da      	str	r2, [r3, #28]
 800135e:	4b06      	ldr	r3, [pc, #24]	; (8001378 <HAL_TIM_PWM_MspInit+0x60>)
 8001360:	69db      	ldr	r3, [r3, #28]
 8001362:	2202      	movs	r2, #2
 8001364:	4013      	ands	r3, r2
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	68bb      	ldr	r3, [r7, #8]
}
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b004      	add	sp, #16
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	40012c00 	.word	0x40012c00
 8001378:	40021000 	.word	0x40021000
 800137c:	40000400 	.word	0x40000400

08001380 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b08b      	sub	sp, #44	; 0x2c
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001388:	2314      	movs	r3, #20
 800138a:	18fb      	adds	r3, r7, r3
 800138c:	0018      	movs	r0, r3
 800138e:	2314      	movs	r3, #20
 8001390:	001a      	movs	r2, r3
 8001392:	2100      	movs	r1, #0
 8001394:	f003 f9aa 	bl	80046ec <memset>
  if(tim_encoderHandle->Instance==TIM2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	2380      	movs	r3, #128	; 0x80
 800139e:	05db      	lsls	r3, r3, #23
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d15e      	bne.n	8001462 <HAL_TIM_Encoder_MspInit+0xe2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013a4:	4b31      	ldr	r3, [pc, #196]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013a6:	69da      	ldr	r2, [r3, #28]
 80013a8:	4b30      	ldr	r3, [pc, #192]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013aa:	2101      	movs	r1, #1
 80013ac:	430a      	orrs	r2, r1
 80013ae:	61da      	str	r2, [r3, #28]
 80013b0:	4b2e      	ldr	r3, [pc, #184]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013b2:	69db      	ldr	r3, [r3, #28]
 80013b4:	2201      	movs	r2, #1
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
 80013ba:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b2b      	ldr	r3, [pc, #172]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013be:	695a      	ldr	r2, [r3, #20]
 80013c0:	4b2a      	ldr	r3, [pc, #168]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013c2:	2180      	movs	r1, #128	; 0x80
 80013c4:	0289      	lsls	r1, r1, #10
 80013c6:	430a      	orrs	r2, r1
 80013c8:	615a      	str	r2, [r3, #20]
 80013ca:	4b28      	ldr	r3, [pc, #160]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013cc:	695a      	ldr	r2, [r3, #20]
 80013ce:	2380      	movs	r3, #128	; 0x80
 80013d0:	029b      	lsls	r3, r3, #10
 80013d2:	4013      	ands	r3, r2
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d8:	4b24      	ldr	r3, [pc, #144]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013da:	695a      	ldr	r2, [r3, #20]
 80013dc:	4b23      	ldr	r3, [pc, #140]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013de:	2180      	movs	r1, #128	; 0x80
 80013e0:	02c9      	lsls	r1, r1, #11
 80013e2:	430a      	orrs	r2, r1
 80013e4:	615a      	str	r2, [r3, #20]
 80013e6:	4b21      	ldr	r3, [pc, #132]	; (800146c <HAL_TIM_Encoder_MspInit+0xec>)
 80013e8:	695a      	ldr	r2, [r3, #20]
 80013ea:	2380      	movs	r3, #128	; 0x80
 80013ec:	02db      	lsls	r3, r3, #11
 80013ee:	4013      	ands	r3, r2
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013f4:	2114      	movs	r1, #20
 80013f6:	187b      	adds	r3, r7, r1
 80013f8:	2280      	movs	r2, #128	; 0x80
 80013fa:	0212      	lsls	r2, r2, #8
 80013fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	000c      	movs	r4, r1
 8001400:	193b      	adds	r3, r7, r4
 8001402:	2202      	movs	r2, #2
 8001404:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	193b      	adds	r3, r7, r4
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	193b      	adds	r3, r7, r4
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001412:	193b      	adds	r3, r7, r4
 8001414:	2202      	movs	r2, #2
 8001416:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	193a      	adds	r2, r7, r4
 800141a:	2390      	movs	r3, #144	; 0x90
 800141c:	05db      	lsls	r3, r3, #23
 800141e:	0011      	movs	r1, r2
 8001420:	0018      	movs	r0, r3
 8001422:	f000 fab7 	bl	8001994 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001426:	0021      	movs	r1, r4
 8001428:	187b      	adds	r3, r7, r1
 800142a:	2208      	movs	r2, #8
 800142c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142e:	187b      	adds	r3, r7, r1
 8001430:	2202      	movs	r2, #2
 8001432:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	187b      	adds	r3, r7, r1
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143a:	187b      	adds	r3, r7, r1
 800143c:	2200      	movs	r2, #0
 800143e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001440:	187b      	adds	r3, r7, r1
 8001442:	2202      	movs	r2, #2
 8001444:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001446:	187b      	adds	r3, r7, r1
 8001448:	4a09      	ldr	r2, [pc, #36]	; (8001470 <HAL_TIM_Encoder_MspInit+0xf0>)
 800144a:	0019      	movs	r1, r3
 800144c:	0010      	movs	r0, r2
 800144e:	f000 faa1 	bl	8001994 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2101      	movs	r1, #1
 8001456:	200f      	movs	r0, #15
 8001458:	f000 fa6a 	bl	8001930 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800145c:	200f      	movs	r0, #15
 800145e:	f000 fa7c 	bl	800195a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	46bd      	mov	sp, r7
 8001466:	b00b      	add	sp, #44	; 0x2c
 8001468:	bd90      	pop	{r4, r7, pc}
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	40021000 	.word	0x40021000
 8001470:	48000400 	.word	0x48000400

08001474 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a2b      	ldr	r2, [pc, #172]	; (8001530 <HAL_TIM_Base_MspInit+0xbc>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d114      	bne.n	80014b0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001486:	4b2b      	ldr	r3, [pc, #172]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 8001488:	69da      	ldr	r2, [r3, #28]
 800148a:	4b2a      	ldr	r3, [pc, #168]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 800148c:	2110      	movs	r1, #16
 800148e:	430a      	orrs	r2, r1
 8001490:	61da      	str	r2, [r3, #28]
 8001492:	4b28      	ldr	r3, [pc, #160]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	2210      	movs	r2, #16
 8001498:	4013      	ands	r3, r2
 800149a:	617b      	str	r3, [r7, #20]
 800149c:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2101      	movs	r1, #1
 80014a2:	2011      	movs	r0, #17
 80014a4:	f000 fa44 	bl	8001930 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014a8:	2011      	movs	r0, #17
 80014aa:	f000 fa56 	bl	800195a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80014ae:	e03a      	b.n	8001526 <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM14)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a20      	ldr	r2, [pc, #128]	; (8001538 <HAL_TIM_Base_MspInit+0xc4>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d10e      	bne.n	80014d8 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80014ba:	4b1e      	ldr	r3, [pc, #120]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 80014bc:	69da      	ldr	r2, [r3, #28]
 80014be:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	0049      	lsls	r1, r1, #1
 80014c4:	430a      	orrs	r2, r1
 80014c6:	61da      	str	r2, [r3, #28]
 80014c8:	4b1a      	ldr	r3, [pc, #104]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 80014ca:	69da      	ldr	r2, [r3, #28]
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4013      	ands	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
}
 80014d6:	e026      	b.n	8001526 <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM16)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a17      	ldr	r2, [pc, #92]	; (800153c <HAL_TIM_Base_MspInit+0xc8>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d10e      	bne.n	8001500 <HAL_TIM_Base_MspInit+0x8c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 80014e4:	699a      	ldr	r2, [r3, #24]
 80014e6:	4b13      	ldr	r3, [pc, #76]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 80014e8:	2180      	movs	r1, #128	; 0x80
 80014ea:	0289      	lsls	r1, r1, #10
 80014ec:	430a      	orrs	r2, r1
 80014ee:	619a      	str	r2, [r3, #24]
 80014f0:	4b10      	ldr	r3, [pc, #64]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 80014f2:	699a      	ldr	r2, [r3, #24]
 80014f4:	2380      	movs	r3, #128	; 0x80
 80014f6:	029b      	lsls	r3, r3, #10
 80014f8:	4013      	ands	r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
}
 80014fe:	e012      	b.n	8001526 <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM17)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0e      	ldr	r2, [pc, #56]	; (8001540 <HAL_TIM_Base_MspInit+0xcc>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d10d      	bne.n	8001526 <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 800150c:	699a      	ldr	r2, [r3, #24]
 800150e:	4b09      	ldr	r3, [pc, #36]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 8001510:	2180      	movs	r1, #128	; 0x80
 8001512:	02c9      	lsls	r1, r1, #11
 8001514:	430a      	orrs	r2, r1
 8001516:	619a      	str	r2, [r3, #24]
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <HAL_TIM_Base_MspInit+0xc0>)
 800151a:	699a      	ldr	r2, [r3, #24]
 800151c:	2380      	movs	r3, #128	; 0x80
 800151e:	02db      	lsls	r3, r3, #11
 8001520:	4013      	ands	r3, r2
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	68bb      	ldr	r3, [r7, #8]
}
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	46bd      	mov	sp, r7
 800152a:	b006      	add	sp, #24
 800152c:	bd80      	pop	{r7, pc}
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	40001000 	.word	0x40001000
 8001534:	40021000 	.word	0x40021000
 8001538:	40002000 	.word	0x40002000
 800153c:	40014400 	.word	0x40014400
 8001540:	40014800 	.word	0x40014800

08001544 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	; 0x28
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	2314      	movs	r3, #20
 800154e:	18fb      	adds	r3, r7, r3
 8001550:	0018      	movs	r0, r3
 8001552:	2314      	movs	r3, #20
 8001554:	001a      	movs	r2, r3
 8001556:	2100      	movs	r1, #0
 8001558:	f003 f8c8 	bl	80046ec <memset>
  if(timHandle->Instance==TIM1)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a40      	ldr	r2, [pc, #256]	; (8001664 <HAL_TIM_MspPostInit+0x120>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d126      	bne.n	80015b4 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001566:	4b40      	ldr	r3, [pc, #256]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 8001568:	695a      	ldr	r2, [r3, #20]
 800156a:	4b3f      	ldr	r3, [pc, #252]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 800156c:	2180      	movs	r1, #128	; 0x80
 800156e:	0289      	lsls	r1, r1, #10
 8001570:	430a      	orrs	r2, r1
 8001572:	615a      	str	r2, [r3, #20]
 8001574:	4b3c      	ldr	r3, [pc, #240]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 8001576:	695a      	ldr	r2, [r3, #20]
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	029b      	lsls	r3, r3, #10
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001582:	2114      	movs	r1, #20
 8001584:	187b      	adds	r3, r7, r1
 8001586:	22f0      	movs	r2, #240	; 0xf0
 8001588:	0112      	lsls	r2, r2, #4
 800158a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158c:	187b      	adds	r3, r7, r1
 800158e:	2202      	movs	r2, #2
 8001590:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	187b      	adds	r3, r7, r1
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	187b      	adds	r3, r7, r1
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	2202      	movs	r2, #2
 80015a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	187a      	adds	r2, r7, r1
 80015a6:	2390      	movs	r3, #144	; 0x90
 80015a8:	05db      	lsls	r3, r3, #23
 80015aa:	0011      	movs	r1, r2
 80015ac:	0018      	movs	r0, r3
 80015ae:	f000 f9f1 	bl	8001994 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80015b2:	e052      	b.n	800165a <HAL_TIM_MspPostInit+0x116>
  else if(timHandle->Instance==TIM3)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a2c      	ldr	r2, [pc, #176]	; (800166c <HAL_TIM_MspPostInit+0x128>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d124      	bne.n	8001608 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b2a      	ldr	r3, [pc, #168]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 80015c0:	695a      	ldr	r2, [r3, #20]
 80015c2:	4b29      	ldr	r3, [pc, #164]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 80015c4:	2180      	movs	r1, #128	; 0x80
 80015c6:	02c9      	lsls	r1, r1, #11
 80015c8:	430a      	orrs	r2, r1
 80015ca:	615a      	str	r2, [r3, #20]
 80015cc:	4b26      	ldr	r3, [pc, #152]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 80015ce:	695a      	ldr	r2, [r3, #20]
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	02db      	lsls	r3, r3, #11
 80015d4:	4013      	ands	r3, r2
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015da:	2114      	movs	r1, #20
 80015dc:	187b      	adds	r3, r7, r1
 80015de:	2210      	movs	r2, #16
 80015e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e2:	187b      	adds	r3, r7, r1
 80015e4:	2202      	movs	r2, #2
 80015e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015e8:	187b      	adds	r3, r7, r1
 80015ea:	2202      	movs	r2, #2
 80015ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ee:	187b      	adds	r3, r7, r1
 80015f0:	2200      	movs	r2, #0
 80015f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	2201      	movs	r2, #1
 80015f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fa:	187b      	adds	r3, r7, r1
 80015fc:	4a1c      	ldr	r2, [pc, #112]	; (8001670 <HAL_TIM_MspPostInit+0x12c>)
 80015fe:	0019      	movs	r1, r3
 8001600:	0010      	movs	r0, r2
 8001602:	f000 f9c7 	bl	8001994 <HAL_GPIO_Init>
}
 8001606:	e028      	b.n	800165a <HAL_TIM_MspPostInit+0x116>
  else if(timHandle->Instance==TIM14)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a19      	ldr	r2, [pc, #100]	; (8001674 <HAL_TIM_MspPostInit+0x130>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d123      	bne.n	800165a <HAL_TIM_MspPostInit+0x116>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 8001614:	695a      	ldr	r2, [r3, #20]
 8001616:	4b14      	ldr	r3, [pc, #80]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 8001618:	2180      	movs	r1, #128	; 0x80
 800161a:	02c9      	lsls	r1, r1, #11
 800161c:	430a      	orrs	r2, r1
 800161e:	615a      	str	r2, [r3, #20]
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <HAL_TIM_MspPostInit+0x124>)
 8001622:	695a      	ldr	r2, [r3, #20]
 8001624:	2380      	movs	r3, #128	; 0x80
 8001626:	02db      	lsls	r3, r3, #11
 8001628:	4013      	ands	r3, r2
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800162e:	2114      	movs	r1, #20
 8001630:	187b      	adds	r3, r7, r1
 8001632:	2202      	movs	r2, #2
 8001634:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	187b      	adds	r3, r7, r1
 8001638:	2202      	movs	r2, #2
 800163a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	187b      	adds	r3, r7, r1
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	187b      	adds	r3, r7, r1
 8001644:	2200      	movs	r2, #0
 8001646:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM14;
 8001648:	187b      	adds	r3, r7, r1
 800164a:	2200      	movs	r2, #0
 800164c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164e:	187b      	adds	r3, r7, r1
 8001650:	4a07      	ldr	r2, [pc, #28]	; (8001670 <HAL_TIM_MspPostInit+0x12c>)
 8001652:	0019      	movs	r1, r3
 8001654:	0010      	movs	r0, r2
 8001656:	f000 f99d 	bl	8001994 <HAL_GPIO_Init>
}
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	46bd      	mov	sp, r7
 800165e:	b00a      	add	sp, #40	; 0x28
 8001660:	bd80      	pop	{r7, pc}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	40012c00 	.word	0x40012c00
 8001668:	40021000 	.word	0x40021000
 800166c:	40000400 	.word	0x40000400
 8001670:	48000400 	.word	0x48000400
 8001674:	40002000 	.word	0x40002000

08001678 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001678:	480d      	ldr	r0, [pc, #52]	; (80016b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800167a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800167c:	480d      	ldr	r0, [pc, #52]	; (80016b4 <LoopForever+0x6>)
  ldr r1, =_edata
 800167e:	490e      	ldr	r1, [pc, #56]	; (80016b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001680:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <LoopForever+0xe>)
  movs r3, #0
 8001682:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001684:	e002      	b.n	800168c <LoopCopyDataInit>

08001686 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001686:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001688:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800168a:	3304      	adds	r3, #4

0800168c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800168c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001690:	d3f9      	bcc.n	8001686 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001692:	4a0b      	ldr	r2, [pc, #44]	; (80016c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001694:	4c0b      	ldr	r4, [pc, #44]	; (80016c4 <LoopForever+0x16>)
  movs r3, #0
 8001696:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001698:	e001      	b.n	800169e <LoopFillZerobss>

0800169a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800169a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800169c:	3204      	adds	r2, #4

0800169e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016a0:	d3fb      	bcc.n	800169a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80016a2:	f7ff fbe1 	bl	8000e68 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80016a6:	f002 fffd 	bl	80046a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016aa:	f7ff fa4b 	bl	8000b44 <main>

080016ae <LoopForever>:

LoopForever:
    b LoopForever
 80016ae:	e7fe      	b.n	80016ae <LoopForever>
  ldr   r0, =_estack
 80016b0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80016b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80016bc:	0800522c 	.word	0x0800522c
  ldr r2, =_sbss
 80016c0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80016c4:	200002dc 	.word	0x200002dc

080016c8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016c8:	e7fe      	b.n	80016c8 <ADC1_COMP_IRQHandler>
	...

080016cc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <HAL_Init+0x24>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <HAL_Init+0x24>)
 80016d6:	2110      	movs	r1, #16
 80016d8:	430a      	orrs	r2, r1
 80016da:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80016dc:	2000      	movs	r0, #0
 80016de:	f000 f809 	bl	80016f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016e2:	f7ff fb25 	bl	8000d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	0018      	movs	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	40022000 	.word	0x40022000

080016f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f4:	b590      	push	{r4, r7, lr}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016fc:	4b14      	ldr	r3, [pc, #80]	; (8001750 <HAL_InitTick+0x5c>)
 80016fe:	681c      	ldr	r4, [r3, #0]
 8001700:	4b14      	ldr	r3, [pc, #80]	; (8001754 <HAL_InitTick+0x60>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	0019      	movs	r1, r3
 8001706:	23fa      	movs	r3, #250	; 0xfa
 8001708:	0098      	lsls	r0, r3, #2
 800170a:	f7fe fcfd 	bl	8000108 <__udivsi3>
 800170e:	0003      	movs	r3, r0
 8001710:	0019      	movs	r1, r3
 8001712:	0020      	movs	r0, r4
 8001714:	f7fe fcf8 	bl	8000108 <__udivsi3>
 8001718:	0003      	movs	r3, r0
 800171a:	0018      	movs	r0, r3
 800171c:	f000 f92d 	bl	800197a <HAL_SYSTICK_Config>
 8001720:	1e03      	subs	r3, r0, #0
 8001722:	d001      	beq.n	8001728 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e00f      	b.n	8001748 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b03      	cmp	r3, #3
 800172c:	d80b      	bhi.n	8001746 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	2301      	movs	r3, #1
 8001732:	425b      	negs	r3, r3
 8001734:	2200      	movs	r2, #0
 8001736:	0018      	movs	r0, r3
 8001738:	f000 f8fa 	bl	8001930 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <HAL_InitTick+0x64>)
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001742:	2300      	movs	r3, #0
 8001744:	e000      	b.n	8001748 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
}
 8001748:	0018      	movs	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	b003      	add	sp, #12
 800174e:	bd90      	pop	{r4, r7, pc}
 8001750:	20000004 	.word	0x20000004
 8001754:	2000000c 	.word	0x2000000c
 8001758:	20000008 	.word	0x20000008

0800175c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001760:	4b05      	ldr	r3, [pc, #20]	; (8001778 <HAL_IncTick+0x1c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	001a      	movs	r2, r3
 8001766:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_IncTick+0x20>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	18d2      	adds	r2, r2, r3
 800176c:	4b03      	ldr	r3, [pc, #12]	; (800177c <HAL_IncTick+0x20>)
 800176e:	601a      	str	r2, [r3, #0]
}
 8001770:	46c0      	nop			; (mov r8, r8)
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	2000000c 	.word	0x2000000c
 800177c:	200002d4 	.word	0x200002d4

08001780 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  return uwTick;
 8001784:	4b02      	ldr	r3, [pc, #8]	; (8001790 <HAL_GetTick+0x10>)
 8001786:	681b      	ldr	r3, [r3, #0]
}
 8001788:	0018      	movs	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	200002d4 	.word	0x200002d4

08001794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800179c:	f7ff fff0 	bl	8001780 <HAL_GetTick>
 80017a0:	0003      	movs	r3, r0
 80017a2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	3301      	adds	r3, #1
 80017ac:	d005      	beq.n	80017ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ae:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <HAL_Delay+0x40>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	001a      	movs	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	189b      	adds	r3, r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80017ba:	46c0      	nop			; (mov r8, r8)
 80017bc:	f7ff ffe0 	bl	8001780 <HAL_GetTick>
 80017c0:	0002      	movs	r2, r0
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d8f7      	bhi.n	80017bc <HAL_Delay+0x28>
  {
  }
}
 80017cc:	46c0      	nop			; (mov r8, r8)
 80017ce:	46bd      	mov	sp, r7
 80017d0:	b004      	add	sp, #16
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	2000000c 	.word	0x2000000c

080017d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	0002      	movs	r2, r0
 80017e0:	1dfb      	adds	r3, r7, #7
 80017e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017e4:	1dfb      	adds	r3, r7, #7
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b7f      	cmp	r3, #127	; 0x7f
 80017ea:	d809      	bhi.n	8001800 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ec:	1dfb      	adds	r3, r7, #7
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	001a      	movs	r2, r3
 80017f2:	231f      	movs	r3, #31
 80017f4:	401a      	ands	r2, r3
 80017f6:	4b04      	ldr	r3, [pc, #16]	; (8001808 <__NVIC_EnableIRQ+0x30>)
 80017f8:	2101      	movs	r1, #1
 80017fa:	4091      	lsls	r1, r2
 80017fc:	000a      	movs	r2, r1
 80017fe:	601a      	str	r2, [r3, #0]
  }
}
 8001800:	46c0      	nop			; (mov r8, r8)
 8001802:	46bd      	mov	sp, r7
 8001804:	b002      	add	sp, #8
 8001806:	bd80      	pop	{r7, pc}
 8001808:	e000e100 	.word	0xe000e100

0800180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800180c:	b590      	push	{r4, r7, lr}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	0002      	movs	r2, r0
 8001814:	6039      	str	r1, [r7, #0]
 8001816:	1dfb      	adds	r3, r7, #7
 8001818:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800181a:	1dfb      	adds	r3, r7, #7
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b7f      	cmp	r3, #127	; 0x7f
 8001820:	d828      	bhi.n	8001874 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001822:	4a2f      	ldr	r2, [pc, #188]	; (80018e0 <__NVIC_SetPriority+0xd4>)
 8001824:	1dfb      	adds	r3, r7, #7
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b25b      	sxtb	r3, r3
 800182a:	089b      	lsrs	r3, r3, #2
 800182c:	33c0      	adds	r3, #192	; 0xc0
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	589b      	ldr	r3, [r3, r2]
 8001832:	1dfa      	adds	r2, r7, #7
 8001834:	7812      	ldrb	r2, [r2, #0]
 8001836:	0011      	movs	r1, r2
 8001838:	2203      	movs	r2, #3
 800183a:	400a      	ands	r2, r1
 800183c:	00d2      	lsls	r2, r2, #3
 800183e:	21ff      	movs	r1, #255	; 0xff
 8001840:	4091      	lsls	r1, r2
 8001842:	000a      	movs	r2, r1
 8001844:	43d2      	mvns	r2, r2
 8001846:	401a      	ands	r2, r3
 8001848:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	019b      	lsls	r3, r3, #6
 800184e:	22ff      	movs	r2, #255	; 0xff
 8001850:	401a      	ands	r2, r3
 8001852:	1dfb      	adds	r3, r7, #7
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	0018      	movs	r0, r3
 8001858:	2303      	movs	r3, #3
 800185a:	4003      	ands	r3, r0
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001860:	481f      	ldr	r0, [pc, #124]	; (80018e0 <__NVIC_SetPriority+0xd4>)
 8001862:	1dfb      	adds	r3, r7, #7
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	b25b      	sxtb	r3, r3
 8001868:	089b      	lsrs	r3, r3, #2
 800186a:	430a      	orrs	r2, r1
 800186c:	33c0      	adds	r3, #192	; 0xc0
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001872:	e031      	b.n	80018d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001874:	4a1b      	ldr	r2, [pc, #108]	; (80018e4 <__NVIC_SetPriority+0xd8>)
 8001876:	1dfb      	adds	r3, r7, #7
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	0019      	movs	r1, r3
 800187c:	230f      	movs	r3, #15
 800187e:	400b      	ands	r3, r1
 8001880:	3b08      	subs	r3, #8
 8001882:	089b      	lsrs	r3, r3, #2
 8001884:	3306      	adds	r3, #6
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	18d3      	adds	r3, r2, r3
 800188a:	3304      	adds	r3, #4
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	1dfa      	adds	r2, r7, #7
 8001890:	7812      	ldrb	r2, [r2, #0]
 8001892:	0011      	movs	r1, r2
 8001894:	2203      	movs	r2, #3
 8001896:	400a      	ands	r2, r1
 8001898:	00d2      	lsls	r2, r2, #3
 800189a:	21ff      	movs	r1, #255	; 0xff
 800189c:	4091      	lsls	r1, r2
 800189e:	000a      	movs	r2, r1
 80018a0:	43d2      	mvns	r2, r2
 80018a2:	401a      	ands	r2, r3
 80018a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	019b      	lsls	r3, r3, #6
 80018aa:	22ff      	movs	r2, #255	; 0xff
 80018ac:	401a      	ands	r2, r3
 80018ae:	1dfb      	adds	r3, r7, #7
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	0018      	movs	r0, r3
 80018b4:	2303      	movs	r3, #3
 80018b6:	4003      	ands	r3, r0
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018bc:	4809      	ldr	r0, [pc, #36]	; (80018e4 <__NVIC_SetPriority+0xd8>)
 80018be:	1dfb      	adds	r3, r7, #7
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	001c      	movs	r4, r3
 80018c4:	230f      	movs	r3, #15
 80018c6:	4023      	ands	r3, r4
 80018c8:	3b08      	subs	r3, #8
 80018ca:	089b      	lsrs	r3, r3, #2
 80018cc:	430a      	orrs	r2, r1
 80018ce:	3306      	adds	r3, #6
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	18c3      	adds	r3, r0, r3
 80018d4:	3304      	adds	r3, #4
 80018d6:	601a      	str	r2, [r3, #0]
}
 80018d8:	46c0      	nop			; (mov r8, r8)
 80018da:	46bd      	mov	sp, r7
 80018dc:	b003      	add	sp, #12
 80018de:	bd90      	pop	{r4, r7, pc}
 80018e0:	e000e100 	.word	0xe000e100
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3b01      	subs	r3, #1
 80018f4:	4a0c      	ldr	r2, [pc, #48]	; (8001928 <SysTick_Config+0x40>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d901      	bls.n	80018fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018fa:	2301      	movs	r3, #1
 80018fc:	e010      	b.n	8001920 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018fe:	4b0b      	ldr	r3, [pc, #44]	; (800192c <SysTick_Config+0x44>)
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	3a01      	subs	r2, #1
 8001904:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001906:	2301      	movs	r3, #1
 8001908:	425b      	negs	r3, r3
 800190a:	2103      	movs	r1, #3
 800190c:	0018      	movs	r0, r3
 800190e:	f7ff ff7d 	bl	800180c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001912:	4b06      	ldr	r3, [pc, #24]	; (800192c <SysTick_Config+0x44>)
 8001914:	2200      	movs	r2, #0
 8001916:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <SysTick_Config+0x44>)
 800191a:	2207      	movs	r2, #7
 800191c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800191e:	2300      	movs	r3, #0
}
 8001920:	0018      	movs	r0, r3
 8001922:	46bd      	mov	sp, r7
 8001924:	b002      	add	sp, #8
 8001926:	bd80      	pop	{r7, pc}
 8001928:	00ffffff 	.word	0x00ffffff
 800192c:	e000e010 	.word	0xe000e010

08001930 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
 800193a:	210f      	movs	r1, #15
 800193c:	187b      	adds	r3, r7, r1
 800193e:	1c02      	adds	r2, r0, #0
 8001940:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	187b      	adds	r3, r7, r1
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	b25b      	sxtb	r3, r3
 800194a:	0011      	movs	r1, r2
 800194c:	0018      	movs	r0, r3
 800194e:	f7ff ff5d 	bl	800180c <__NVIC_SetPriority>
}
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	46bd      	mov	sp, r7
 8001956:	b004      	add	sp, #16
 8001958:	bd80      	pop	{r7, pc}

0800195a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195a:	b580      	push	{r7, lr}
 800195c:	b082      	sub	sp, #8
 800195e:	af00      	add	r7, sp, #0
 8001960:	0002      	movs	r2, r0
 8001962:	1dfb      	adds	r3, r7, #7
 8001964:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001966:	1dfb      	adds	r3, r7, #7
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	b25b      	sxtb	r3, r3
 800196c:	0018      	movs	r0, r3
 800196e:	f7ff ff33 	bl	80017d8 <__NVIC_EnableIRQ>
}
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	46bd      	mov	sp, r7
 8001976:	b002      	add	sp, #8
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b082      	sub	sp, #8
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	0018      	movs	r0, r3
 8001986:	f7ff ffaf 	bl	80018e8 <SysTick_Config>
 800198a:	0003      	movs	r3, r0
}
 800198c:	0018      	movs	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	b002      	add	sp, #8
 8001992:	bd80      	pop	{r7, pc}

08001994 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800199e:	2300      	movs	r3, #0
 80019a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a2:	e14f      	b.n	8001c44 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2101      	movs	r1, #1
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	4091      	lsls	r1, r2
 80019ae:	000a      	movs	r2, r1
 80019b0:	4013      	ands	r3, r2
 80019b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d100      	bne.n	80019bc <HAL_GPIO_Init+0x28>
 80019ba:	e140      	b.n	8001c3e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_Init+0x38>
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	2b12      	cmp	r3, #18
 80019ca:	d123      	bne.n	8001a14 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	08da      	lsrs	r2, r3, #3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3208      	adds	r2, #8
 80019d4:	0092      	lsls	r2, r2, #2
 80019d6:	58d3      	ldr	r3, [r2, r3]
 80019d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	2207      	movs	r2, #7
 80019de:	4013      	ands	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	220f      	movs	r2, #15
 80019e4:	409a      	lsls	r2, r3
 80019e6:	0013      	movs	r3, r2
 80019e8:	43da      	mvns	r2, r3
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	4013      	ands	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	691a      	ldr	r2, [r3, #16]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2107      	movs	r1, #7
 80019f8:	400b      	ands	r3, r1
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	409a      	lsls	r2, r3
 80019fe:	0013      	movs	r3, r2
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	08da      	lsrs	r2, r3, #3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	3208      	adds	r2, #8
 8001a0e:	0092      	lsls	r2, r2, #2
 8001a10:	6939      	ldr	r1, [r7, #16]
 8001a12:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	2203      	movs	r2, #3
 8001a20:	409a      	lsls	r2, r3
 8001a22:	0013      	movs	r3, r2
 8001a24:	43da      	mvns	r2, r3
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2203      	movs	r2, #3
 8001a32:	401a      	ands	r2, r3
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	409a      	lsls	r2, r3
 8001a3a:	0013      	movs	r3, r2
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d00b      	beq.n	8001a68 <HAL_GPIO_Init+0xd4>
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d007      	beq.n	8001a68 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a5c:	2b11      	cmp	r3, #17
 8001a5e:	d003      	beq.n	8001a68 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	2b12      	cmp	r3, #18
 8001a66:	d130      	bne.n	8001aca <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	2203      	movs	r2, #3
 8001a74:	409a      	lsls	r2, r3
 8001a76:	0013      	movs	r3, r2
 8001a78:	43da      	mvns	r2, r3
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	0013      	movs	r3, r2
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	409a      	lsls	r2, r3
 8001aa4:	0013      	movs	r3, r2
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	091b      	lsrs	r3, r3, #4
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	409a      	lsls	r2, r3
 8001abc:	0013      	movs	r3, r2
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	0013      	movs	r3, r2
 8001ada:	43da      	mvns	r2, r3
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	409a      	lsls	r2, r3
 8001aec:	0013      	movs	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	2380      	movs	r3, #128	; 0x80
 8001b00:	055b      	lsls	r3, r3, #21
 8001b02:	4013      	ands	r3, r2
 8001b04:	d100      	bne.n	8001b08 <HAL_GPIO_Init+0x174>
 8001b06:	e09a      	b.n	8001c3e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b08:	4b54      	ldr	r3, [pc, #336]	; (8001c5c <HAL_GPIO_Init+0x2c8>)
 8001b0a:	699a      	ldr	r2, [r3, #24]
 8001b0c:	4b53      	ldr	r3, [pc, #332]	; (8001c5c <HAL_GPIO_Init+0x2c8>)
 8001b0e:	2101      	movs	r1, #1
 8001b10:	430a      	orrs	r2, r1
 8001b12:	619a      	str	r2, [r3, #24]
 8001b14:	4b51      	ldr	r3, [pc, #324]	; (8001c5c <HAL_GPIO_Init+0x2c8>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b20:	4a4f      	ldr	r2, [pc, #316]	; (8001c60 <HAL_GPIO_Init+0x2cc>)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	089b      	lsrs	r3, r3, #2
 8001b26:	3302      	adds	r3, #2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	589b      	ldr	r3, [r3, r2]
 8001b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	2203      	movs	r2, #3
 8001b32:	4013      	ands	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	220f      	movs	r2, #15
 8001b38:	409a      	lsls	r2, r3
 8001b3a:	0013      	movs	r3, r2
 8001b3c:	43da      	mvns	r2, r3
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	4013      	ands	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	2390      	movs	r3, #144	; 0x90
 8001b48:	05db      	lsls	r3, r3, #23
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d013      	beq.n	8001b76 <HAL_GPIO_Init+0x1e2>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a44      	ldr	r2, [pc, #272]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d00d      	beq.n	8001b72 <HAL_GPIO_Init+0x1de>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a43      	ldr	r2, [pc, #268]	; (8001c68 <HAL_GPIO_Init+0x2d4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d007      	beq.n	8001b6e <HAL_GPIO_Init+0x1da>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a42      	ldr	r2, [pc, #264]	; (8001c6c <HAL_GPIO_Init+0x2d8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d101      	bne.n	8001b6a <HAL_GPIO_Init+0x1d6>
 8001b66:	2303      	movs	r3, #3
 8001b68:	e006      	b.n	8001b78 <HAL_GPIO_Init+0x1e4>
 8001b6a:	2305      	movs	r3, #5
 8001b6c:	e004      	b.n	8001b78 <HAL_GPIO_Init+0x1e4>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e002      	b.n	8001b78 <HAL_GPIO_Init+0x1e4>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <HAL_GPIO_Init+0x1e4>
 8001b76:	2300      	movs	r3, #0
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	2103      	movs	r1, #3
 8001b7c:	400a      	ands	r2, r1
 8001b7e:	0092      	lsls	r2, r2, #2
 8001b80:	4093      	lsls	r3, r2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b88:	4935      	ldr	r1, [pc, #212]	; (8001c60 <HAL_GPIO_Init+0x2cc>)
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	3302      	adds	r3, #2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b96:	4b36      	ldr	r3, [pc, #216]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685a      	ldr	r2, [r3, #4]
 8001baa:	2380      	movs	r3, #128	; 0x80
 8001bac:	025b      	lsls	r3, r3, #9
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bba:	4b2d      	ldr	r3, [pc, #180]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	43da      	mvns	r2, r3
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	029b      	lsls	r3, r3, #10
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d003      	beq.n	8001be4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001be4:	4b22      	ldr	r3, [pc, #136]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bea:	4b21      	ldr	r3, [pc, #132]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685a      	ldr	r2, [r3, #4]
 8001bfe:	2380      	movs	r3, #128	; 0x80
 8001c00:	035b      	lsls	r3, r3, #13
 8001c02:	4013      	ands	r3, r2
 8001c04:	d003      	beq.n	8001c0e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c0e:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c14:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	43da      	mvns	r2, r3
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	4013      	ands	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	2380      	movs	r3, #128	; 0x80
 8001c2a:	039b      	lsls	r3, r3, #14
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d003      	beq.n	8001c38 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c38:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <HAL_GPIO_Init+0x2dc>)
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	3301      	adds	r3, #1
 8001c42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	40da      	lsrs	r2, r3
 8001c4c:	1e13      	subs	r3, r2, #0
 8001c4e:	d000      	beq.n	8001c52 <HAL_GPIO_Init+0x2be>
 8001c50:	e6a8      	b.n	80019a4 <HAL_GPIO_Init+0x10>
  } 
}
 8001c52:	46c0      	nop			; (mov r8, r8)
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b006      	add	sp, #24
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40010000 	.word	0x40010000
 8001c64:	48000400 	.word	0x48000400
 8001c68:	48000800 	.word	0x48000800
 8001c6c:	48000c00 	.word	0x48000c00
 8001c70:	40010400 	.word	0x40010400

08001c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	0008      	movs	r0, r1
 8001c7e:	0011      	movs	r1, r2
 8001c80:	1cbb      	adds	r3, r7, #2
 8001c82:	1c02      	adds	r2, r0, #0
 8001c84:	801a      	strh	r2, [r3, #0]
 8001c86:	1c7b      	adds	r3, r7, #1
 8001c88:	1c0a      	adds	r2, r1, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c8c:	1c7b      	adds	r3, r7, #1
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d004      	beq.n	8001c9e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c94:	1cbb      	adds	r3, r7, #2
 8001c96:	881a      	ldrh	r2, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c9c:	e003      	b.n	8001ca6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c9e:	1cbb      	adds	r3, r7, #2
 8001ca0:	881a      	ldrh	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	b002      	add	sp, #8
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	0002      	movs	r2, r0
 8001cb8:	1dbb      	adds	r3, r7, #6
 8001cba:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cbc:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	1dba      	adds	r2, r7, #6
 8001cc2:	8812      	ldrh	r2, [r2, #0]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d008      	beq.n	8001cda <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001cca:	1dba      	adds	r2, r7, #6
 8001ccc:	8812      	ldrh	r2, [r2, #0]
 8001cce:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cd0:	1dbb      	adds	r3, r7, #6
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f000 f807 	bl	8001ce8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b002      	add	sp, #8
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	40010400 	.word	0x40010400

08001ce8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	0002      	movs	r2, r0
 8001cf0:	1dbb      	adds	r3, r7, #6
 8001cf2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8001cf4:	46c0      	nop			; (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b002      	add	sp, #8
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b088      	sub	sp, #32
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e303      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2201      	movs	r2, #1
 8001d14:	4013      	ands	r3, r2
 8001d16:	d100      	bne.n	8001d1a <HAL_RCC_OscConfig+0x1e>
 8001d18:	e08d      	b.n	8001e36 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d1a:	4bc4      	ldr	r3, [pc, #784]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	220c      	movs	r2, #12
 8001d20:	4013      	ands	r3, r2
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d00e      	beq.n	8001d44 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d26:	4bc1      	ldr	r3, [pc, #772]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	d116      	bne.n	8001d60 <HAL_RCC_OscConfig+0x64>
 8001d32:	4bbe      	ldr	r3, [pc, #760]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	025b      	lsls	r3, r3, #9
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	2380      	movs	r3, #128	; 0x80
 8001d3e:	025b      	lsls	r3, r3, #9
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d10d      	bne.n	8001d60 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d44:	4bb9      	ldr	r3, [pc, #740]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	029b      	lsls	r3, r3, #10
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d100      	bne.n	8001d52 <HAL_RCC_OscConfig+0x56>
 8001d50:	e070      	b.n	8001e34 <HAL_RCC_OscConfig+0x138>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d000      	beq.n	8001d5c <HAL_RCC_OscConfig+0x60>
 8001d5a:	e06b      	b.n	8001e34 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e2da      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d107      	bne.n	8001d78 <HAL_RCC_OscConfig+0x7c>
 8001d68:	4bb0      	ldr	r3, [pc, #704]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	4baf      	ldr	r3, [pc, #700]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d6e:	2180      	movs	r1, #128	; 0x80
 8001d70:	0249      	lsls	r1, r1, #9
 8001d72:	430a      	orrs	r2, r1
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	e02f      	b.n	8001dd8 <HAL_RCC_OscConfig+0xdc>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10c      	bne.n	8001d9a <HAL_RCC_OscConfig+0x9e>
 8001d80:	4baa      	ldr	r3, [pc, #680]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	4ba9      	ldr	r3, [pc, #676]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d86:	49aa      	ldr	r1, [pc, #680]	; (8002030 <HAL_RCC_OscConfig+0x334>)
 8001d88:	400a      	ands	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	4ba7      	ldr	r3, [pc, #668]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4ba6      	ldr	r3, [pc, #664]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001d92:	49a8      	ldr	r1, [pc, #672]	; (8002034 <HAL_RCC_OscConfig+0x338>)
 8001d94:	400a      	ands	r2, r1
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	e01e      	b.n	8001dd8 <HAL_RCC_OscConfig+0xdc>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b05      	cmp	r3, #5
 8001da0:	d10e      	bne.n	8001dc0 <HAL_RCC_OscConfig+0xc4>
 8001da2:	4ba2      	ldr	r3, [pc, #648]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	4ba1      	ldr	r3, [pc, #644]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001da8:	2180      	movs	r1, #128	; 0x80
 8001daa:	02c9      	lsls	r1, r1, #11
 8001dac:	430a      	orrs	r2, r1
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	4b9e      	ldr	r3, [pc, #632]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4b9d      	ldr	r3, [pc, #628]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001db6:	2180      	movs	r1, #128	; 0x80
 8001db8:	0249      	lsls	r1, r1, #9
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	e00b      	b.n	8001dd8 <HAL_RCC_OscConfig+0xdc>
 8001dc0:	4b9a      	ldr	r3, [pc, #616]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b99      	ldr	r3, [pc, #612]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001dc6:	499a      	ldr	r1, [pc, #616]	; (8002030 <HAL_RCC_OscConfig+0x334>)
 8001dc8:	400a      	ands	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	4b97      	ldr	r3, [pc, #604]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	4b96      	ldr	r3, [pc, #600]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001dd2:	4998      	ldr	r1, [pc, #608]	; (8002034 <HAL_RCC_OscConfig+0x338>)
 8001dd4:	400a      	ands	r2, r1
 8001dd6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d014      	beq.n	8001e0a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de0:	f7ff fcce 	bl	8001780 <HAL_GetTick>
 8001de4:	0003      	movs	r3, r0
 8001de6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dea:	f7ff fcc9 	bl	8001780 <HAL_GetTick>
 8001dee:	0002      	movs	r2, r0
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b64      	cmp	r3, #100	; 0x64
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e28c      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfc:	4b8b      	ldr	r3, [pc, #556]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2380      	movs	r3, #128	; 0x80
 8001e02:	029b      	lsls	r3, r3, #10
 8001e04:	4013      	ands	r3, r2
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0xee>
 8001e08:	e015      	b.n	8001e36 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0a:	f7ff fcb9 	bl	8001780 <HAL_GetTick>
 8001e0e:	0003      	movs	r3, r0
 8001e10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e14:	f7ff fcb4 	bl	8001780 <HAL_GetTick>
 8001e18:	0002      	movs	r2, r0
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b64      	cmp	r3, #100	; 0x64
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e277      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e26:	4b81      	ldr	r3, [pc, #516]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	029b      	lsls	r3, r3, #10
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d1f0      	bne.n	8001e14 <HAL_RCC_OscConfig+0x118>
 8001e32:	e000      	b.n	8001e36 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e34:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d100      	bne.n	8001e42 <HAL_RCC_OscConfig+0x146>
 8001e40:	e069      	b.n	8001f16 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e42:	4b7a      	ldr	r3, [pc, #488]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	220c      	movs	r2, #12
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d00b      	beq.n	8001e64 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e4c:	4b77      	ldr	r3, [pc, #476]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	220c      	movs	r2, #12
 8001e52:	4013      	ands	r3, r2
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	d11c      	bne.n	8001e92 <HAL_RCC_OscConfig+0x196>
 8001e58:	4b74      	ldr	r3, [pc, #464]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	2380      	movs	r3, #128	; 0x80
 8001e5e:	025b      	lsls	r3, r3, #9
 8001e60:	4013      	ands	r3, r2
 8001e62:	d116      	bne.n	8001e92 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e64:	4b71      	ldr	r3, [pc, #452]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2202      	movs	r2, #2
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d005      	beq.n	8001e7a <HAL_RCC_OscConfig+0x17e>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d001      	beq.n	8001e7a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e24d      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e7a:	4b6c      	ldr	r3, [pc, #432]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	22f8      	movs	r2, #248	; 0xf8
 8001e80:	4393      	bics	r3, r2
 8001e82:	0019      	movs	r1, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	00da      	lsls	r2, r3, #3
 8001e8a:	4b68      	ldr	r3, [pc, #416]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e90:	e041      	b.n	8001f16 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d024      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e9a:	4b64      	ldr	r3, [pc, #400]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	4b63      	ldr	r3, [pc, #396]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea6:	f7ff fc6b 	bl	8001780 <HAL_GetTick>
 8001eaa:	0003      	movs	r3, r0
 8001eac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eae:	e008      	b.n	8001ec2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001eb0:	f7ff fc66 	bl	8001780 <HAL_GetTick>
 8001eb4:	0002      	movs	r2, r0
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e229      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec2:	4b5a      	ldr	r3, [pc, #360]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2202      	movs	r2, #2
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d0f1      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ecc:	4b57      	ldr	r3, [pc, #348]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	22f8      	movs	r2, #248	; 0xf8
 8001ed2:	4393      	bics	r3, r2
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	00da      	lsls	r2, r3, #3
 8001edc:	4b53      	ldr	r3, [pc, #332]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	e018      	b.n	8001f16 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ee4:	4b51      	ldr	r3, [pc, #324]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4b50      	ldr	r3, [pc, #320]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001eea:	2101      	movs	r1, #1
 8001eec:	438a      	bics	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef0:	f7ff fc46 	bl	8001780 <HAL_GetTick>
 8001ef4:	0003      	movs	r3, r0
 8001ef6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001efa:	f7ff fc41 	bl	8001780 <HAL_GetTick>
 8001efe:	0002      	movs	r2, r0
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e204      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f0c:	4b47      	ldr	r3, [pc, #284]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2202      	movs	r2, #2
 8001f12:	4013      	ands	r3, r2
 8001f14:	d1f1      	bne.n	8001efa <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2208      	movs	r2, #8
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d036      	beq.n	8001f8e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d019      	beq.n	8001f5c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f28:	4b40      	ldr	r3, [pc, #256]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001f2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f2c:	4b3f      	ldr	r3, [pc, #252]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001f2e:	2101      	movs	r1, #1
 8001f30:	430a      	orrs	r2, r1
 8001f32:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f34:	f7ff fc24 	bl	8001780 <HAL_GetTick>
 8001f38:	0003      	movs	r3, r0
 8001f3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f3e:	f7ff fc1f 	bl	8001780 <HAL_GetTick>
 8001f42:	0002      	movs	r2, r0
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e1e2      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f50:	4b36      	ldr	r3, [pc, #216]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f54:	2202      	movs	r2, #2
 8001f56:	4013      	ands	r3, r2
 8001f58:	d0f1      	beq.n	8001f3e <HAL_RCC_OscConfig+0x242>
 8001f5a:	e018      	b.n	8001f8e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f5c:	4b33      	ldr	r3, [pc, #204]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f60:	4b32      	ldr	r3, [pc, #200]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001f62:	2101      	movs	r1, #1
 8001f64:	438a      	bics	r2, r1
 8001f66:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f68:	f7ff fc0a 	bl	8001780 <HAL_GetTick>
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f72:	f7ff fc05 	bl	8001780 <HAL_GetTick>
 8001f76:	0002      	movs	r2, r0
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e1c8      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f84:	4b29      	ldr	r3, [pc, #164]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f88:	2202      	movs	r2, #2
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	d1f1      	bne.n	8001f72 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2204      	movs	r2, #4
 8001f94:	4013      	ands	r3, r2
 8001f96:	d100      	bne.n	8001f9a <HAL_RCC_OscConfig+0x29e>
 8001f98:	e0b6      	b.n	8002108 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f9a:	231f      	movs	r3, #31
 8001f9c:	18fb      	adds	r3, r7, r3
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa2:	4b22      	ldr	r3, [pc, #136]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001fa4:	69da      	ldr	r2, [r3, #28]
 8001fa6:	2380      	movs	r3, #128	; 0x80
 8001fa8:	055b      	lsls	r3, r3, #21
 8001faa:	4013      	ands	r3, r2
 8001fac:	d111      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fae:	4b1f      	ldr	r3, [pc, #124]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001fb0:	69da      	ldr	r2, [r3, #28]
 8001fb2:	4b1e      	ldr	r3, [pc, #120]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001fb4:	2180      	movs	r1, #128	; 0x80
 8001fb6:	0549      	lsls	r1, r1, #21
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	61da      	str	r2, [r3, #28]
 8001fbc:	4b1b      	ldr	r3, [pc, #108]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8001fbe:	69da      	ldr	r2, [r3, #28]
 8001fc0:	2380      	movs	r3, #128	; 0x80
 8001fc2:	055b      	lsls	r3, r3, #21
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001fca:	231f      	movs	r3, #31
 8001fcc:	18fb      	adds	r3, r7, r3
 8001fce:	2201      	movs	r2, #1
 8001fd0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd2:	4b19      	ldr	r3, [pc, #100]	; (8002038 <HAL_RCC_OscConfig+0x33c>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	2380      	movs	r3, #128	; 0x80
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d11a      	bne.n	8002014 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fde:	4b16      	ldr	r3, [pc, #88]	; (8002038 <HAL_RCC_OscConfig+0x33c>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	4b15      	ldr	r3, [pc, #84]	; (8002038 <HAL_RCC_OscConfig+0x33c>)
 8001fe4:	2180      	movs	r1, #128	; 0x80
 8001fe6:	0049      	lsls	r1, r1, #1
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fec:	f7ff fbc8 	bl	8001780 <HAL_GetTick>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff6:	f7ff fbc3 	bl	8001780 <HAL_GetTick>
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b64      	cmp	r3, #100	; 0x64
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e186      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002008:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <HAL_RCC_OscConfig+0x33c>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	2380      	movs	r3, #128	; 0x80
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	4013      	ands	r3, r2
 8002012:	d0f0      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d10f      	bne.n	800203c <HAL_RCC_OscConfig+0x340>
 800201c:	4b03      	ldr	r3, [pc, #12]	; (800202c <HAL_RCC_OscConfig+0x330>)
 800201e:	6a1a      	ldr	r2, [r3, #32]
 8002020:	4b02      	ldr	r3, [pc, #8]	; (800202c <HAL_RCC_OscConfig+0x330>)
 8002022:	2101      	movs	r1, #1
 8002024:	430a      	orrs	r2, r1
 8002026:	621a      	str	r2, [r3, #32]
 8002028:	e036      	b.n	8002098 <HAL_RCC_OscConfig+0x39c>
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	40021000 	.word	0x40021000
 8002030:	fffeffff 	.word	0xfffeffff
 8002034:	fffbffff 	.word	0xfffbffff
 8002038:	40007000 	.word	0x40007000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10c      	bne.n	800205e <HAL_RCC_OscConfig+0x362>
 8002044:	4bb6      	ldr	r3, [pc, #728]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002046:	6a1a      	ldr	r2, [r3, #32]
 8002048:	4bb5      	ldr	r3, [pc, #724]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800204a:	2101      	movs	r1, #1
 800204c:	438a      	bics	r2, r1
 800204e:	621a      	str	r2, [r3, #32]
 8002050:	4bb3      	ldr	r3, [pc, #716]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002052:	6a1a      	ldr	r2, [r3, #32]
 8002054:	4bb2      	ldr	r3, [pc, #712]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002056:	2104      	movs	r1, #4
 8002058:	438a      	bics	r2, r1
 800205a:	621a      	str	r2, [r3, #32]
 800205c:	e01c      	b.n	8002098 <HAL_RCC_OscConfig+0x39c>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	2b05      	cmp	r3, #5
 8002064:	d10c      	bne.n	8002080 <HAL_RCC_OscConfig+0x384>
 8002066:	4bae      	ldr	r3, [pc, #696]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002068:	6a1a      	ldr	r2, [r3, #32]
 800206a:	4bad      	ldr	r3, [pc, #692]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800206c:	2104      	movs	r1, #4
 800206e:	430a      	orrs	r2, r1
 8002070:	621a      	str	r2, [r3, #32]
 8002072:	4bab      	ldr	r3, [pc, #684]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002074:	6a1a      	ldr	r2, [r3, #32]
 8002076:	4baa      	ldr	r3, [pc, #680]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002078:	2101      	movs	r1, #1
 800207a:	430a      	orrs	r2, r1
 800207c:	621a      	str	r2, [r3, #32]
 800207e:	e00b      	b.n	8002098 <HAL_RCC_OscConfig+0x39c>
 8002080:	4ba7      	ldr	r3, [pc, #668]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002082:	6a1a      	ldr	r2, [r3, #32]
 8002084:	4ba6      	ldr	r3, [pc, #664]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002086:	2101      	movs	r1, #1
 8002088:	438a      	bics	r2, r1
 800208a:	621a      	str	r2, [r3, #32]
 800208c:	4ba4      	ldr	r3, [pc, #656]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800208e:	6a1a      	ldr	r2, [r3, #32]
 8002090:	4ba3      	ldr	r3, [pc, #652]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002092:	2104      	movs	r1, #4
 8002094:	438a      	bics	r2, r1
 8002096:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d014      	beq.n	80020ca <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020a0:	f7ff fb6e 	bl	8001780 <HAL_GetTick>
 80020a4:	0003      	movs	r3, r0
 80020a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a8:	e009      	b.n	80020be <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020aa:	f7ff fb69 	bl	8001780 <HAL_GetTick>
 80020ae:	0002      	movs	r2, r0
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	4a9b      	ldr	r2, [pc, #620]	; (8002324 <HAL_RCC_OscConfig+0x628>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e12b      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020be:	4b98      	ldr	r3, [pc, #608]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	2202      	movs	r2, #2
 80020c4:	4013      	ands	r3, r2
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x3ae>
 80020c8:	e013      	b.n	80020f2 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ca:	f7ff fb59 	bl	8001780 <HAL_GetTick>
 80020ce:	0003      	movs	r3, r0
 80020d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020d2:	e009      	b.n	80020e8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020d4:	f7ff fb54 	bl	8001780 <HAL_GetTick>
 80020d8:	0002      	movs	r2, r0
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	4a91      	ldr	r2, [pc, #580]	; (8002324 <HAL_RCC_OscConfig+0x628>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d901      	bls.n	80020e8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e116      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e8:	4b8d      	ldr	r3, [pc, #564]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	2202      	movs	r2, #2
 80020ee:	4013      	ands	r3, r2
 80020f0:	d1f0      	bne.n	80020d4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020f2:	231f      	movs	r3, #31
 80020f4:	18fb      	adds	r3, r7, r3
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d105      	bne.n	8002108 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020fc:	4b88      	ldr	r3, [pc, #544]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80020fe:	69da      	ldr	r2, [r3, #28]
 8002100:	4b87      	ldr	r3, [pc, #540]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002102:	4989      	ldr	r1, [pc, #548]	; (8002328 <HAL_RCC_OscConfig+0x62c>)
 8002104:	400a      	ands	r2, r1
 8002106:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2210      	movs	r2, #16
 800210e:	4013      	ands	r3, r2
 8002110:	d063      	beq.n	80021da <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d12a      	bne.n	8002170 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800211a:	4b81      	ldr	r3, [pc, #516]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800211c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800211e:	4b80      	ldr	r3, [pc, #512]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002120:	2104      	movs	r1, #4
 8002122:	430a      	orrs	r2, r1
 8002124:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002126:	4b7e      	ldr	r3, [pc, #504]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002128:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800212a:	4b7d      	ldr	r3, [pc, #500]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800212c:	2101      	movs	r1, #1
 800212e:	430a      	orrs	r2, r1
 8002130:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002132:	f7ff fb25 	bl	8001780 <HAL_GetTick>
 8002136:	0003      	movs	r3, r0
 8002138:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800213c:	f7ff fb20 	bl	8001780 <HAL_GetTick>
 8002140:	0002      	movs	r2, r0
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e0e3      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800214e:	4b74      	ldr	r3, [pc, #464]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002152:	2202      	movs	r2, #2
 8002154:	4013      	ands	r3, r2
 8002156:	d0f1      	beq.n	800213c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002158:	4b71      	ldr	r3, [pc, #452]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800215a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800215c:	22f8      	movs	r2, #248	; 0xf8
 800215e:	4393      	bics	r3, r2
 8002160:	0019      	movs	r1, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	00da      	lsls	r2, r3, #3
 8002168:	4b6d      	ldr	r3, [pc, #436]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800216a:	430a      	orrs	r2, r1
 800216c:	635a      	str	r2, [r3, #52]	; 0x34
 800216e:	e034      	b.n	80021da <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	3305      	adds	r3, #5
 8002176:	d111      	bne.n	800219c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002178:	4b69      	ldr	r3, [pc, #420]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800217a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800217c:	4b68      	ldr	r3, [pc, #416]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800217e:	2104      	movs	r1, #4
 8002180:	438a      	bics	r2, r1
 8002182:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002184:	4b66      	ldr	r3, [pc, #408]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002188:	22f8      	movs	r2, #248	; 0xf8
 800218a:	4393      	bics	r3, r2
 800218c:	0019      	movs	r1, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	00da      	lsls	r2, r3, #3
 8002194:	4b62      	ldr	r3, [pc, #392]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002196:	430a      	orrs	r2, r1
 8002198:	635a      	str	r2, [r3, #52]	; 0x34
 800219a:	e01e      	b.n	80021da <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800219c:	4b60      	ldr	r3, [pc, #384]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800219e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021a0:	4b5f      	ldr	r3, [pc, #380]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80021a2:	2104      	movs	r1, #4
 80021a4:	430a      	orrs	r2, r1
 80021a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80021a8:	4b5d      	ldr	r3, [pc, #372]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80021aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021ac:	4b5c      	ldr	r3, [pc, #368]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80021ae:	2101      	movs	r1, #1
 80021b0:	438a      	bics	r2, r1
 80021b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021b4:	f7ff fae4 	bl	8001780 <HAL_GetTick>
 80021b8:	0003      	movs	r3, r0
 80021ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80021bc:	e008      	b.n	80021d0 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80021be:	f7ff fadf 	bl	8001780 <HAL_GetTick>
 80021c2:	0002      	movs	r2, r0
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e0a2      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80021d0:	4b53      	ldr	r3, [pc, #332]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80021d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d4:	2202      	movs	r2, #2
 80021d6:	4013      	ands	r3, r2
 80021d8:	d1f1      	bne.n	80021be <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d100      	bne.n	80021e4 <HAL_RCC_OscConfig+0x4e8>
 80021e2:	e097      	b.n	8002314 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e4:	4b4e      	ldr	r3, [pc, #312]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	220c      	movs	r2, #12
 80021ea:	4013      	ands	r3, r2
 80021ec:	2b08      	cmp	r3, #8
 80021ee:	d100      	bne.n	80021f2 <HAL_RCC_OscConfig+0x4f6>
 80021f0:	e06b      	b.n	80022ca <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d14c      	bne.n	8002294 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fa:	4b49      	ldr	r3, [pc, #292]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	4b48      	ldr	r3, [pc, #288]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002200:	494a      	ldr	r1, [pc, #296]	; (800232c <HAL_RCC_OscConfig+0x630>)
 8002202:	400a      	ands	r2, r1
 8002204:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002206:	f7ff fabb 	bl	8001780 <HAL_GetTick>
 800220a:	0003      	movs	r3, r0
 800220c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002210:	f7ff fab6 	bl	8001780 <HAL_GetTick>
 8002214:	0002      	movs	r2, r0
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e079      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002222:	4b3f      	ldr	r3, [pc, #252]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	049b      	lsls	r3, r3, #18
 800222a:	4013      	ands	r3, r2
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800222e:	4b3c      	ldr	r3, [pc, #240]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002232:	220f      	movs	r2, #15
 8002234:	4393      	bics	r3, r2
 8002236:	0019      	movs	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800223c:	4b38      	ldr	r3, [pc, #224]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800223e:	430a      	orrs	r2, r1
 8002240:	62da      	str	r2, [r3, #44]	; 0x2c
 8002242:	4b37      	ldr	r3, [pc, #220]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	4a3a      	ldr	r2, [pc, #232]	; (8002330 <HAL_RCC_OscConfig+0x634>)
 8002248:	4013      	ands	r3, r2
 800224a:	0019      	movs	r1, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002254:	431a      	orrs	r2, r3
 8002256:	4b32      	ldr	r3, [pc, #200]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002258:	430a      	orrs	r2, r1
 800225a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800225c:	4b30      	ldr	r3, [pc, #192]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4b2f      	ldr	r3, [pc, #188]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002262:	2180      	movs	r1, #128	; 0x80
 8002264:	0449      	lsls	r1, r1, #17
 8002266:	430a      	orrs	r2, r1
 8002268:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226a:	f7ff fa89 	bl	8001780 <HAL_GetTick>
 800226e:	0003      	movs	r3, r0
 8002270:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002274:	f7ff fa84 	bl	8001780 <HAL_GetTick>
 8002278:	0002      	movs	r2, r0
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e047      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002286:	4b26      	ldr	r3, [pc, #152]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	049b      	lsls	r3, r3, #18
 800228e:	4013      	ands	r3, r2
 8002290:	d0f0      	beq.n	8002274 <HAL_RCC_OscConfig+0x578>
 8002292:	e03f      	b.n	8002314 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002294:	4b22      	ldr	r3, [pc, #136]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b21      	ldr	r3, [pc, #132]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 800229a:	4924      	ldr	r1, [pc, #144]	; (800232c <HAL_RCC_OscConfig+0x630>)
 800229c:	400a      	ands	r2, r1
 800229e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a0:	f7ff fa6e 	bl	8001780 <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022aa:	f7ff fa69 	bl	8001780 <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e02c      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022bc:	4b18      	ldr	r3, [pc, #96]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	049b      	lsls	r3, r3, #18
 80022c4:	4013      	ands	r3, r2
 80022c6:	d1f0      	bne.n	80022aa <HAL_RCC_OscConfig+0x5ae>
 80022c8:	e024      	b.n	8002314 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e01f      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80022d6:	4b12      	ldr	r3, [pc, #72]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80022dc:	4b10      	ldr	r3, [pc, #64]	; (8002320 <HAL_RCC_OscConfig+0x624>)
 80022de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	2380      	movs	r3, #128	; 0x80
 80022e6:	025b      	lsls	r3, r3, #9
 80022e8:	401a      	ands	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d10e      	bne.n	8002310 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	220f      	movs	r2, #15
 80022f6:	401a      	ands	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d107      	bne.n	8002310 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	23f0      	movs	r3, #240	; 0xf0
 8002304:	039b      	lsls	r3, r3, #14
 8002306:	401a      	ands	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800230c:	429a      	cmp	r2, r3
 800230e:	d001      	beq.n	8002314 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e000      	b.n	8002316 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	0018      	movs	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	b008      	add	sp, #32
 800231c:	bd80      	pop	{r7, pc}
 800231e:	46c0      	nop			; (mov r8, r8)
 8002320:	40021000 	.word	0x40021000
 8002324:	00001388 	.word	0x00001388
 8002328:	efffffff 	.word	0xefffffff
 800232c:	feffffff 	.word	0xfeffffff
 8002330:	ffc2ffff 	.word	0xffc2ffff

08002334 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e0b3      	b.n	80024b0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002348:	4b5b      	ldr	r3, [pc, #364]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2201      	movs	r2, #1
 800234e:	4013      	ands	r3, r2
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	429a      	cmp	r2, r3
 8002354:	d911      	bls.n	800237a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002356:	4b58      	ldr	r3, [pc, #352]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2201      	movs	r2, #1
 800235c:	4393      	bics	r3, r2
 800235e:	0019      	movs	r1, r3
 8002360:	4b55      	ldr	r3, [pc, #340]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002368:	4b53      	ldr	r3, [pc, #332]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2201      	movs	r2, #1
 800236e:	4013      	ands	r3, r2
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d001      	beq.n	800237a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e09a      	b.n	80024b0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2202      	movs	r2, #2
 8002380:	4013      	ands	r3, r2
 8002382:	d015      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2204      	movs	r2, #4
 800238a:	4013      	ands	r3, r2
 800238c:	d006      	beq.n	800239c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800238e:	4b4b      	ldr	r3, [pc, #300]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	4b4a      	ldr	r3, [pc, #296]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 8002394:	21e0      	movs	r1, #224	; 0xe0
 8002396:	00c9      	lsls	r1, r1, #3
 8002398:	430a      	orrs	r2, r1
 800239a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800239c:	4b47      	ldr	r3, [pc, #284]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	22f0      	movs	r2, #240	; 0xf0
 80023a2:	4393      	bics	r3, r2
 80023a4:	0019      	movs	r1, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	4b44      	ldr	r3, [pc, #272]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 80023ac:	430a      	orrs	r2, r1
 80023ae:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2201      	movs	r2, #1
 80023b6:	4013      	ands	r3, r2
 80023b8:	d040      	beq.n	800243c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b3e      	ldr	r3, [pc, #248]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	2380      	movs	r3, #128	; 0x80
 80023c8:	029b      	lsls	r3, r3, #10
 80023ca:	4013      	ands	r3, r2
 80023cc:	d114      	bne.n	80023f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e06e      	b.n	80024b0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023da:	4b38      	ldr	r3, [pc, #224]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	2380      	movs	r3, #128	; 0x80
 80023e0:	049b      	lsls	r3, r3, #18
 80023e2:	4013      	ands	r3, r2
 80023e4:	d108      	bne.n	80023f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e062      	b.n	80024b0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b34      	ldr	r3, [pc, #208]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2202      	movs	r2, #2
 80023f0:	4013      	ands	r3, r2
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e05b      	b.n	80024b0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023f8:	4b30      	ldr	r3, [pc, #192]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	2203      	movs	r2, #3
 80023fe:	4393      	bics	r3, r2
 8002400:	0019      	movs	r1, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	4b2d      	ldr	r3, [pc, #180]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 8002408:	430a      	orrs	r2, r1
 800240a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800240c:	f7ff f9b8 	bl	8001780 <HAL_GetTick>
 8002410:	0003      	movs	r3, r0
 8002412:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002414:	e009      	b.n	800242a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002416:	f7ff f9b3 	bl	8001780 <HAL_GetTick>
 800241a:	0002      	movs	r2, r0
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	4a27      	ldr	r2, [pc, #156]	; (80024c0 <HAL_RCC_ClockConfig+0x18c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e042      	b.n	80024b0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b24      	ldr	r3, [pc, #144]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	220c      	movs	r2, #12
 8002430:	401a      	ands	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1ec      	bne.n	8002416 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800243c:	4b1e      	ldr	r3, [pc, #120]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2201      	movs	r2, #1
 8002442:	4013      	ands	r3, r2
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d211      	bcs.n	800246e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b1b      	ldr	r3, [pc, #108]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2201      	movs	r2, #1
 8002450:	4393      	bics	r3, r2
 8002452:	0019      	movs	r1, r3
 8002454:	4b18      	ldr	r3, [pc, #96]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	430a      	orrs	r2, r1
 800245a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800245c:	4b16      	ldr	r3, [pc, #88]	; (80024b8 <HAL_RCC_ClockConfig+0x184>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2201      	movs	r2, #1
 8002462:	4013      	ands	r3, r2
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	429a      	cmp	r2, r3
 8002468:	d001      	beq.n	800246e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e020      	b.n	80024b0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2204      	movs	r2, #4
 8002474:	4013      	ands	r3, r2
 8002476:	d009      	beq.n	800248c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002478:	4b10      	ldr	r3, [pc, #64]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4a11      	ldr	r2, [pc, #68]	; (80024c4 <HAL_RCC_ClockConfig+0x190>)
 800247e:	4013      	ands	r3, r2
 8002480:	0019      	movs	r1, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	4b0d      	ldr	r3, [pc, #52]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 8002488:	430a      	orrs	r2, r1
 800248a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800248c:	f000 f820 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 8002490:	0001      	movs	r1, r0
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <HAL_RCC_ClockConfig+0x188>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	091b      	lsrs	r3, r3, #4
 8002498:	220f      	movs	r2, #15
 800249a:	4013      	ands	r3, r2
 800249c:	4a0a      	ldr	r2, [pc, #40]	; (80024c8 <HAL_RCC_ClockConfig+0x194>)
 800249e:	5cd3      	ldrb	r3, [r2, r3]
 80024a0:	000a      	movs	r2, r1
 80024a2:	40da      	lsrs	r2, r3
 80024a4:	4b09      	ldr	r3, [pc, #36]	; (80024cc <HAL_RCC_ClockConfig+0x198>)
 80024a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80024a8:	2000      	movs	r0, #0
 80024aa:	f7ff f923 	bl	80016f4 <HAL_InitTick>
  
  return HAL_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	0018      	movs	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	b004      	add	sp, #16
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40022000 	.word	0x40022000
 80024bc:	40021000 	.word	0x40021000
 80024c0:	00001388 	.word	0x00001388
 80024c4:	fffff8ff 	.word	0xfffff8ff
 80024c8:	08004fa0 	.word	0x08004fa0
 80024cc:	20000004 	.word	0x20000004

080024d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b08f      	sub	sp, #60	; 0x3c
 80024d4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80024d6:	2314      	movs	r3, #20
 80024d8:	18fb      	adds	r3, r7, r3
 80024da:	4a2b      	ldr	r2, [pc, #172]	; (8002588 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80024de:	c313      	stmia	r3!, {r0, r1, r4}
 80024e0:	6812      	ldr	r2, [r2, #0]
 80024e2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80024e4:	1d3b      	adds	r3, r7, #4
 80024e6:	4a29      	ldr	r2, [pc, #164]	; (800258c <HAL_RCC_GetSysClockFreq+0xbc>)
 80024e8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80024ea:	c313      	stmia	r3!, {r0, r1, r4}
 80024ec:	6812      	ldr	r2, [r2, #0]
 80024ee:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024f4:	2300      	movs	r3, #0
 80024f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80024f8:	2300      	movs	r3, #0
 80024fa:	637b      	str	r3, [r7, #52]	; 0x34
 80024fc:	2300      	movs	r3, #0
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002500:	2300      	movs	r3, #0
 8002502:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002504:	4b22      	ldr	r3, [pc, #136]	; (8002590 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800250a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800250c:	220c      	movs	r2, #12
 800250e:	4013      	ands	r3, r2
 8002510:	2b04      	cmp	r3, #4
 8002512:	d002      	beq.n	800251a <HAL_RCC_GetSysClockFreq+0x4a>
 8002514:	2b08      	cmp	r3, #8
 8002516:	d003      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x50>
 8002518:	e02d      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800251a:	4b1e      	ldr	r3, [pc, #120]	; (8002594 <HAL_RCC_GetSysClockFreq+0xc4>)
 800251c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800251e:	e02d      	b.n	800257c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002522:	0c9b      	lsrs	r3, r3, #18
 8002524:	220f      	movs	r2, #15
 8002526:	4013      	ands	r3, r2
 8002528:	2214      	movs	r2, #20
 800252a:	18ba      	adds	r2, r7, r2
 800252c:	5cd3      	ldrb	r3, [r2, r3]
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002530:	4b17      	ldr	r3, [pc, #92]	; (8002590 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002534:	220f      	movs	r2, #15
 8002536:	4013      	ands	r3, r2
 8002538:	1d3a      	adds	r2, r7, #4
 800253a:	5cd3      	ldrb	r3, [r2, r3]
 800253c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800253e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002540:	2380      	movs	r3, #128	; 0x80
 8002542:	025b      	lsls	r3, r3, #9
 8002544:	4013      	ands	r3, r2
 8002546:	d009      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002548:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800254a:	4812      	ldr	r0, [pc, #72]	; (8002594 <HAL_RCC_GetSysClockFreq+0xc4>)
 800254c:	f7fd fddc 	bl	8000108 <__udivsi3>
 8002550:	0003      	movs	r3, r0
 8002552:	001a      	movs	r2, r3
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	4353      	muls	r3, r2
 8002558:	637b      	str	r3, [r7, #52]	; 0x34
 800255a:	e009      	b.n	8002570 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800255c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800255e:	000a      	movs	r2, r1
 8002560:	0152      	lsls	r2, r2, #5
 8002562:	1a52      	subs	r2, r2, r1
 8002564:	0193      	lsls	r3, r2, #6
 8002566:	1a9b      	subs	r3, r3, r2
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	185b      	adds	r3, r3, r1
 800256c:	021b      	lsls	r3, r3, #8
 800256e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002572:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002574:	e002      	b.n	800257c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002576:	4b07      	ldr	r3, [pc, #28]	; (8002594 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002578:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800257a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800257c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800257e:	0018      	movs	r0, r3
 8002580:	46bd      	mov	sp, r7
 8002582:	b00f      	add	sp, #60	; 0x3c
 8002584:	bd90      	pop	{r4, r7, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	08004f80 	.word	0x08004f80
 800258c:	08004f90 	.word	0x08004f90
 8002590:	40021000 	.word	0x40021000
 8002594:	007a1200 	.word	0x007a1200

08002598 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e08a      	b.n	80026c0 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	225d      	movs	r2, #93	; 0x5d
 80025b4:	5c9b      	ldrb	r3, [r3, r2]
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d107      	bne.n	80025cc <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	225c      	movs	r2, #92	; 0x5c
 80025c0:	2100      	movs	r1, #0
 80025c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	0018      	movs	r0, r3
 80025c8:	f7fe fb66 	bl	8000c98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	225d      	movs	r2, #93	; 0x5d
 80025d0:	2102      	movs	r1, #2
 80025d2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2140      	movs	r1, #64	; 0x40
 80025e0:	438a      	bics	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	23e0      	movs	r3, #224	; 0xe0
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d902      	bls.n	80025f6 <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80025f0:	2300      	movs	r3, #0
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	e002      	b.n	80025fc <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80025f6:	2380      	movs	r3, #128	; 0x80
 80025f8:	015b      	lsls	r3, r3, #5
 80025fa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68da      	ldr	r2, [r3, #12]
 8002600:	23f0      	movs	r3, #240	; 0xf0
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	429a      	cmp	r2, r3
 8002606:	d008      	beq.n	800261a <HAL_SPI_Init+0x82>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	23e0      	movs	r3, #224	; 0xe0
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	429a      	cmp	r2, r3
 8002612:	d002      	beq.n	800261a <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	2b00      	cmp	r3, #0
 8002620:	d10c      	bne.n	800263c <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	23e0      	movs	r3, #224	; 0xe0
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	429a      	cmp	r2, r3
 800262c:	d903      	bls.n	8002636 <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2202      	movs	r2, #2
 8002632:	631a      	str	r2, [r3, #48]	; 0x30
 8002634:	e002      	b.n	800263c <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	431a      	orrs	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	695b      	ldr	r3, [r3, #20]
 8002650:	431a      	orrs	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6999      	ldr	r1, [r3, #24]
 8002656:	2380      	movs	r3, #128	; 0x80
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	400b      	ands	r3, r1
 800265c:	431a      	orrs	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	431a      	orrs	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	431a      	orrs	r2, r3
 800266a:	0011      	movs	r1, r2
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	0c1b      	lsrs	r3, r3, #16
 800267e:	2204      	movs	r2, #4
 8002680:	401a      	ands	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	431a      	orrs	r2, r3
 8002694:	0011      	movs	r1, r2
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	430a      	orrs	r2, r1
 800269e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	69da      	ldr	r2, [r3, #28]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4907      	ldr	r1, [pc, #28]	; (80026c8 <HAL_SPI_Init+0x130>)
 80026ac:	400a      	ands	r2, r1
 80026ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	225d      	movs	r2, #93	; 0x5d
 80026ba:	2101      	movs	r1, #1
 80026bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	0018      	movs	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	b004      	add	sp, #16
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	fffff7ff 	.word	0xfffff7ff

080026cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e01e      	b.n	800271c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	223d      	movs	r2, #61	; 0x3d
 80026e2:	5c9b      	ldrb	r3, [r3, r2]
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d107      	bne.n	80026fa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	223c      	movs	r2, #60	; 0x3c
 80026ee:	2100      	movs	r1, #0
 80026f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	0018      	movs	r0, r3
 80026f6:	f7fe febd 	bl	8001474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	223d      	movs	r2, #61	; 0x3d
 80026fe:	2102      	movs	r1, #2
 8002700:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	3304      	adds	r3, #4
 800270a:	0019      	movs	r1, r3
 800270c:	0010      	movs	r0, r2
 800270e:	f000 fbd1 	bl	8002eb4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	223d      	movs	r2, #61	; 0x3d
 8002716:	2101      	movs	r1, #1
 8002718:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	0018      	movs	r0, r3
 800271e:	46bd      	mov	sp, r7
 8002720:	b002      	add	sp, #8
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	223d      	movs	r2, #61	; 0x3d
 8002730:	2102      	movs	r1, #2
 8002732:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2207      	movs	r2, #7
 800273c:	4013      	ands	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2b06      	cmp	r3, #6
 8002744:	d007      	beq.n	8002756 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2101      	movs	r1, #1
 8002752:	430a      	orrs	r2, r1
 8002754:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	223d      	movs	r2, #61	; 0x3d
 800275a:	2101      	movs	r1, #1
 800275c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b004      	add	sp, #16
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2101      	movs	r1, #1
 800277c:	430a      	orrs	r2, r1
 800277e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2207      	movs	r2, #7
 8002788:	4013      	ands	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2b06      	cmp	r3, #6
 8002790:	d007      	beq.n	80027a2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2101      	movs	r1, #1
 800279e:	430a      	orrs	r2, r1
 80027a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	0018      	movs	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b004      	add	sp, #16
 80027aa:	bd80      	pop	{r7, pc}

080027ac <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2101      	movs	r1, #1
 80027c0:	438a      	bics	r2, r1
 80027c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	4a0b      	ldr	r2, [pc, #44]	; (80027f8 <HAL_TIM_Base_Stop_IT+0x4c>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	d10d      	bne.n	80027ec <HAL_TIM_Base_Stop_IT+0x40>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	4a09      	ldr	r2, [pc, #36]	; (80027fc <HAL_TIM_Base_Stop_IT+0x50>)
 80027d8:	4013      	ands	r3, r2
 80027da:	d107      	bne.n	80027ec <HAL_TIM_Base_Stop_IT+0x40>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2101      	movs	r1, #1
 80027e8:	438a      	bics	r2, r1
 80027ea:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	0018      	movs	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	b002      	add	sp, #8
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	00001111 	.word	0x00001111
 80027fc:	00000444 	.word	0x00000444

08002800 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e01e      	b.n	8002850 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	223d      	movs	r2, #61	; 0x3d
 8002816:	5c9b      	ldrb	r3, [r3, r2]
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d107      	bne.n	800282e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	223c      	movs	r2, #60	; 0x3c
 8002822:	2100      	movs	r1, #0
 8002824:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	0018      	movs	r0, r3
 800282a:	f7fe fd75 	bl	8001318 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	223d      	movs	r2, #61	; 0x3d
 8002832:	2102      	movs	r1, #2
 8002834:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3304      	adds	r3, #4
 800283e:	0019      	movs	r1, r3
 8002840:	0010      	movs	r0, r2
 8002842:	f000 fb37 	bl	8002eb4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	223d      	movs	r2, #61	; 0x3d
 800284a:	2101      	movs	r1, #1
 800284c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	0018      	movs	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	b002      	add	sp, #8
 8002856:	bd80      	pop	{r7, pc}

08002858 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6839      	ldr	r1, [r7, #0]
 8002868:	2201      	movs	r2, #1
 800286a:	0018      	movs	r0, r3
 800286c:	f000 fd9e 	bl	80033ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a1a      	ldr	r2, [pc, #104]	; (80028e0 <HAL_TIM_PWM_Start+0x88>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00e      	beq.n	8002898 <HAL_TIM_PWM_Start+0x40>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a19      	ldr	r2, [pc, #100]	; (80028e4 <HAL_TIM_PWM_Start+0x8c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d009      	beq.n	8002898 <HAL_TIM_PWM_Start+0x40>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a17      	ldr	r2, [pc, #92]	; (80028e8 <HAL_TIM_PWM_Start+0x90>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d004      	beq.n	8002898 <HAL_TIM_PWM_Start+0x40>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a16      	ldr	r2, [pc, #88]	; (80028ec <HAL_TIM_PWM_Start+0x94>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d101      	bne.n	800289c <HAL_TIM_PWM_Start+0x44>
 8002898:	2301      	movs	r3, #1
 800289a:	e000      	b.n	800289e <HAL_TIM_PWM_Start+0x46>
 800289c:	2300      	movs	r3, #0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d008      	beq.n	80028b4 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2180      	movs	r1, #128	; 0x80
 80028ae:	0209      	lsls	r1, r1, #8
 80028b0:	430a      	orrs	r2, r1
 80028b2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	2207      	movs	r2, #7
 80028bc:	4013      	ands	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2b06      	cmp	r3, #6
 80028c4:	d007      	beq.n	80028d6 <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2101      	movs	r1, #1
 80028d2:	430a      	orrs	r2, r1
 80028d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	0018      	movs	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	b004      	add	sp, #16
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40014000 	.word	0x40014000
 80028e8:	40014400 	.word	0x40014400
 80028ec:	40014800 	.word	0x40014800

080028f0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e07c      	b.n	80029fe <HAL_TIM_Encoder_Init+0x10e>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	223d      	movs	r2, #61	; 0x3d
 8002908:	5c9b      	ldrb	r3, [r3, r2]
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	d107      	bne.n	8002920 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	223c      	movs	r2, #60	; 0x3c
 8002914:	2100      	movs	r1, #0
 8002916:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	0018      	movs	r0, r3
 800291c:	f7fe fd30 	bl	8001380 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	223d      	movs	r2, #61	; 0x3d
 8002924:	2102      	movs	r1, #2
 8002926:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	689a      	ldr	r2, [r3, #8]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4935      	ldr	r1, [pc, #212]	; (8002a08 <HAL_TIM_Encoder_Init+0x118>)
 8002934:	400a      	ands	r2, r1
 8002936:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3304      	adds	r3, #4
 8002940:	0019      	movs	r1, r3
 8002942:	0010      	movs	r0, r2
 8002944:	f000 fab6 	bl	8002eb4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	4313      	orrs	r3, r2
 8002968:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	4a27      	ldr	r2, [pc, #156]	; (8002a0c <HAL_TIM_Encoder_Init+0x11c>)
 800296e:	4013      	ands	r3, r2
 8002970:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	021b      	lsls	r3, r3, #8
 800297c:	4313      	orrs	r3, r2
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4313      	orrs	r3, r2
 8002982:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	4a22      	ldr	r2, [pc, #136]	; (8002a10 <HAL_TIM_Encoder_Init+0x120>)
 8002988:	4013      	ands	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	4a21      	ldr	r2, [pc, #132]	; (8002a14 <HAL_TIM_Encoder_Init+0x124>)
 8002990:	4013      	ands	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	69db      	ldr	r3, [r3, #28]
 800299c:	021b      	lsls	r3, r3, #8
 800299e:	4313      	orrs	r3, r2
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	011a      	lsls	r2, r3, #4
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	031b      	lsls	r3, r3, #12
 80029b2:	4313      	orrs	r3, r2
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2222      	movs	r2, #34	; 0x22
 80029be:	4393      	bics	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2288      	movs	r2, #136	; 0x88
 80029c6:	4393      	bics	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685a      	ldr	r2, [r3, #4]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	4313      	orrs	r3, r2
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	4313      	orrs	r3, r2
 80029da:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	223d      	movs	r2, #61	; 0x3d
 80029f8:	2101      	movs	r1, #1
 80029fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	0018      	movs	r0, r3
 8002a00:	46bd      	mov	sp, r7
 8002a02:	b006      	add	sp, #24
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	ffffbff8 	.word	0xffffbff8
 8002a0c:	fffffcfc 	.word	0xfffffcfc
 8002a10:	fffff3f3 	.word	0xfffff3f3
 8002a14:	ffff0f0f 	.word	0xffff0f0f

08002a18 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <HAL_TIM_Encoder_Start_IT+0x16>
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d010      	beq.n	8002a4e <HAL_TIM_Encoder_Start_IT+0x36>
 8002a2c:	e01f      	b.n	8002a6e <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2201      	movs	r2, #1
 8002a34:	2100      	movs	r1, #0
 8002a36:	0018      	movs	r0, r3
 8002a38:	f000 fcb8 	bl	80033ac <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2102      	movs	r1, #2
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	60da      	str	r2, [r3, #12]
      break;
 8002a4c:	e02e      	b.n	8002aac <HAL_TIM_Encoder_Start_IT+0x94>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2201      	movs	r2, #1
 8002a54:	2104      	movs	r1, #4
 8002a56:	0018      	movs	r0, r3
 8002a58:	f000 fca8 	bl	80033ac <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68da      	ldr	r2, [r3, #12]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2104      	movs	r1, #4
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	60da      	str	r2, [r3, #12]
      break;
 8002a6c:	e01e      	b.n	8002aac <HAL_TIM_Encoder_Start_IT+0x94>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2201      	movs	r2, #1
 8002a74:	2100      	movs	r1, #0
 8002a76:	0018      	movs	r0, r3
 8002a78:	f000 fc98 	bl	80033ac <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2201      	movs	r2, #1
 8002a82:	2104      	movs	r1, #4
 8002a84:	0018      	movs	r0, r3
 8002a86:	f000 fc91 	bl	80033ac <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68da      	ldr	r2, [r3, #12]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2102      	movs	r1, #2
 8002a96:	430a      	orrs	r2, r1
 8002a98:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68da      	ldr	r2, [r3, #12]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2104      	movs	r1, #4
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	60da      	str	r2, [r3, #12]
      break;
 8002aaa:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	0018      	movs	r0, r3
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b002      	add	sp, #8
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d124      	bne.n	8002b26 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d11d      	bne.n	8002b26 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2203      	movs	r2, #3
 8002af0:	4252      	negs	r2, r2
 8002af2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	2203      	movs	r2, #3
 8002b02:	4013      	ands	r3, r2
 8002b04:	d004      	beq.n	8002b10 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f000 f9bb 	bl	8002e84 <HAL_TIM_IC_CaptureCallback>
 8002b0e:	e007      	b.n	8002b20 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	0018      	movs	r0, r3
 8002b14:	f000 f9ae 	bl	8002e74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f000 f9ba 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	2204      	movs	r2, #4
 8002b2e:	4013      	ands	r3, r2
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d125      	bne.n	8002b80 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d11e      	bne.n	8002b80 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2205      	movs	r2, #5
 8002b48:	4252      	negs	r2, r2
 8002b4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2202      	movs	r2, #2
 8002b50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	699a      	ldr	r2, [r3, #24]
 8002b58:	23c0      	movs	r3, #192	; 0xc0
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d004      	beq.n	8002b6a <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	0018      	movs	r0, r3
 8002b64:	f000 f98e 	bl	8002e84 <HAL_TIM_IC_CaptureCallback>
 8002b68:	e007      	b.n	8002b7a <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	f000 f981 	bl	8002e74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	0018      	movs	r0, r3
 8002b76:	f000 f98d 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	2208      	movs	r2, #8
 8002b88:	4013      	ands	r3, r2
 8002b8a:	2b08      	cmp	r3, #8
 8002b8c:	d124      	bne.n	8002bd8 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	2208      	movs	r2, #8
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	d11d      	bne.n	8002bd8 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2209      	movs	r2, #9
 8002ba2:	4252      	negs	r2, r2
 8002ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2204      	movs	r2, #4
 8002baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d004      	beq.n	8002bc2 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f000 f962 	bl	8002e84 <HAL_TIM_IC_CaptureCallback>
 8002bc0:	e007      	b.n	8002bd2 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	f000 f955 	bl	8002e74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f000 f961 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	2210      	movs	r2, #16
 8002be0:	4013      	ands	r3, r2
 8002be2:	2b10      	cmp	r3, #16
 8002be4:	d125      	bne.n	8002c32 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	2210      	movs	r2, #16
 8002bee:	4013      	ands	r3, r2
 8002bf0:	2b10      	cmp	r3, #16
 8002bf2:	d11e      	bne.n	8002c32 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2211      	movs	r2, #17
 8002bfa:	4252      	negs	r2, r2
 8002bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2208      	movs	r2, #8
 8002c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	69da      	ldr	r2, [r3, #28]
 8002c0a:	23c0      	movs	r3, #192	; 0xc0
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d004      	beq.n	8002c1c <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	0018      	movs	r0, r3
 8002c16:	f000 f935 	bl	8002e84 <HAL_TIM_IC_CaptureCallback>
 8002c1a:	e007      	b.n	8002c2c <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f000 f928 	bl	8002e74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	0018      	movs	r0, r3
 8002c28:	f000 f934 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d10f      	bne.n	8002c60 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	2201      	movs	r2, #1
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d108      	bne.n	8002c60 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2202      	movs	r2, #2
 8002c54:	4252      	negs	r2, r2
 8002c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f000 f902 	bl	8002e64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	2280      	movs	r2, #128	; 0x80
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b80      	cmp	r3, #128	; 0x80
 8002c6c:	d10f      	bne.n	8002c8e <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	2280      	movs	r2, #128	; 0x80
 8002c76:	4013      	ands	r3, r2
 8002c78:	2b80      	cmp	r3, #128	; 0x80
 8002c7a:	d108      	bne.n	8002c8e <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2281      	movs	r2, #129	; 0x81
 8002c82:	4252      	negs	r2, r2
 8002c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f000 fc77 	bl	800357c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	2240      	movs	r2, #64	; 0x40
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b40      	cmp	r3, #64	; 0x40
 8002c9a:	d10f      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	2240      	movs	r2, #64	; 0x40
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	2b40      	cmp	r3, #64	; 0x40
 8002ca8:	d108      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2241      	movs	r2, #65	; 0x41
 8002cb0:	4252      	negs	r2, r2
 8002cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f000 f8f4 	bl	8002ea4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	2b20      	cmp	r3, #32
 8002cc8:	d10f      	bne.n	8002cea <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2b20      	cmp	r3, #32
 8002cd6:	d108      	bne.n	8002cea <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2221      	movs	r2, #33	; 0x21
 8002cde:	4252      	negs	r2, r2
 8002ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	f000 fc41 	bl	800356c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	46bd      	mov	sp, r7
 8002cee:	b002      	add	sp, #8
 8002cf0:	bd80      	pop	{r7, pc}
	...

08002cf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	223c      	movs	r2, #60	; 0x3c
 8002d04:	5c9b      	ldrb	r3, [r3, r2]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e0a4      	b.n	8002e58 <HAL_TIM_PWM_ConfigChannel+0x164>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	223c      	movs	r2, #60	; 0x3c
 8002d12:	2101      	movs	r1, #1
 8002d14:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	223d      	movs	r2, #61	; 0x3d
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d029      	beq.n	8002d78 <HAL_TIM_PWM_ConfigChannel+0x84>
 8002d24:	d802      	bhi.n	8002d2c <HAL_TIM_PWM_ConfigChannel+0x38>
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8002d2a:	e08c      	b.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d046      	beq.n	8002dbe <HAL_TIM_PWM_ConfigChannel+0xca>
 8002d30:	2b0c      	cmp	r3, #12
 8002d32:	d065      	beq.n	8002e00 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8002d34:	e087      	b.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	0011      	movs	r1, r2
 8002d3e:	0018      	movs	r0, r3
 8002d40:	f000 f938 	bl	8002fb4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	699a      	ldr	r2, [r3, #24]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2108      	movs	r1, #8
 8002d50:	430a      	orrs	r2, r1
 8002d52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699a      	ldr	r2, [r3, #24]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2104      	movs	r1, #4
 8002d60:	438a      	bics	r2, r1
 8002d62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6999      	ldr	r1, [r3, #24]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	691a      	ldr	r2, [r3, #16]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	619a      	str	r2, [r3, #24]
      break;
 8002d76:	e066      	b.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	0011      	movs	r1, r2
 8002d80:	0018      	movs	r0, r3
 8002d82:	f000 f99f 	bl	80030c4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	699a      	ldr	r2, [r3, #24]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2180      	movs	r1, #128	; 0x80
 8002d92:	0109      	lsls	r1, r1, #4
 8002d94:	430a      	orrs	r2, r1
 8002d96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699a      	ldr	r2, [r3, #24]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	492f      	ldr	r1, [pc, #188]	; (8002e60 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002da4:	400a      	ands	r2, r1
 8002da6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6999      	ldr	r1, [r3, #24]
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	021a      	lsls	r2, r3, #8
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	619a      	str	r2, [r3, #24]
      break;
 8002dbc:	e043      	b.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	0011      	movs	r1, r2
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f000 fa00 	bl	80031cc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	69da      	ldr	r2, [r3, #28]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2108      	movs	r1, #8
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2104      	movs	r1, #4
 8002de8:	438a      	bics	r2, r1
 8002dea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	69d9      	ldr	r1, [r3, #28]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	691a      	ldr	r2, [r3, #16]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	61da      	str	r2, [r3, #28]
      break;
 8002dfe:	e022      	b.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	0011      	movs	r1, r2
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f000 fa65 	bl	80032d8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	69da      	ldr	r2, [r3, #28]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2180      	movs	r1, #128	; 0x80
 8002e1a:	0109      	lsls	r1, r1, #4
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	69da      	ldr	r2, [r3, #28]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	490d      	ldr	r1, [pc, #52]	; (8002e60 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002e2c:	400a      	ands	r2, r1
 8002e2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	69d9      	ldr	r1, [r3, #28]
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	021a      	lsls	r2, r3, #8
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	61da      	str	r2, [r3, #28]
      break;
 8002e44:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	223d      	movs	r2, #61	; 0x3d
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	223c      	movs	r2, #60	; 0x3c
 8002e52:	2100      	movs	r1, #0
 8002e54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	0018      	movs	r0, r3
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	b004      	add	sp, #16
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	fffffbff 	.word	0xfffffbff

08002e64 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b002      	add	sp, #8
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e7c:	46c0      	nop			; (mov r8, r8)
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	b002      	add	sp, #8
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e8c:	46c0      	nop			; (mov r8, r8)
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b002      	add	sp, #8
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e9c:	46c0      	nop			; (mov r8, r8)
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b002      	add	sp, #8
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002eac:	46c0      	nop			; (mov r8, r8)
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b002      	add	sp, #8
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a34      	ldr	r2, [pc, #208]	; (8002f98 <TIM_Base_SetConfig+0xe4>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d008      	beq.n	8002ede <TIM_Base_SetConfig+0x2a>
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	2380      	movs	r3, #128	; 0x80
 8002ed0:	05db      	lsls	r3, r3, #23
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d003      	beq.n	8002ede <TIM_Base_SetConfig+0x2a>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a30      	ldr	r2, [pc, #192]	; (8002f9c <TIM_Base_SetConfig+0xe8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d108      	bne.n	8002ef0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2270      	movs	r2, #112	; 0x70
 8002ee2:	4393      	bics	r3, r2
 8002ee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a29      	ldr	r2, [pc, #164]	; (8002f98 <TIM_Base_SetConfig+0xe4>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d018      	beq.n	8002f2a <TIM_Base_SetConfig+0x76>
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	05db      	lsls	r3, r3, #23
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d013      	beq.n	8002f2a <TIM_Base_SetConfig+0x76>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a25      	ldr	r2, [pc, #148]	; (8002f9c <TIM_Base_SetConfig+0xe8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d00f      	beq.n	8002f2a <TIM_Base_SetConfig+0x76>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a24      	ldr	r2, [pc, #144]	; (8002fa0 <TIM_Base_SetConfig+0xec>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d00b      	beq.n	8002f2a <TIM_Base_SetConfig+0x76>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a23      	ldr	r2, [pc, #140]	; (8002fa4 <TIM_Base_SetConfig+0xf0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d007      	beq.n	8002f2a <TIM_Base_SetConfig+0x76>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a22      	ldr	r2, [pc, #136]	; (8002fa8 <TIM_Base_SetConfig+0xf4>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d003      	beq.n	8002f2a <TIM_Base_SetConfig+0x76>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a21      	ldr	r2, [pc, #132]	; (8002fac <TIM_Base_SetConfig+0xf8>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d108      	bne.n	8002f3c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	4a20      	ldr	r2, [pc, #128]	; (8002fb0 <TIM_Base_SetConfig+0xfc>)
 8002f2e:	4013      	ands	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2280      	movs	r2, #128	; 0x80
 8002f40:	4393      	bics	r3, r2
 8002f42:	001a      	movs	r2, r3
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	695b      	ldr	r3, [r3, #20]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a0c      	ldr	r2, [pc, #48]	; (8002f98 <TIM_Base_SetConfig+0xe4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d00b      	beq.n	8002f82 <TIM_Base_SetConfig+0xce>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a0d      	ldr	r2, [pc, #52]	; (8002fa4 <TIM_Base_SetConfig+0xf0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d007      	beq.n	8002f82 <TIM_Base_SetConfig+0xce>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a0c      	ldr	r2, [pc, #48]	; (8002fa8 <TIM_Base_SetConfig+0xf4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d003      	beq.n	8002f82 <TIM_Base_SetConfig+0xce>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <TIM_Base_SetConfig+0xf8>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d103      	bne.n	8002f8a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	691a      	ldr	r2, [r3, #16]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	615a      	str	r2, [r3, #20]
}
 8002f90:	46c0      	nop			; (mov r8, r8)
 8002f92:	46bd      	mov	sp, r7
 8002f94:	b004      	add	sp, #16
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40012c00 	.word	0x40012c00
 8002f9c:	40000400 	.word	0x40000400
 8002fa0:	40002000 	.word	0x40002000
 8002fa4:	40014000 	.word	0x40014000
 8002fa8:	40014400 	.word	0x40014400
 8002fac:	40014800 	.word	0x40014800
 8002fb0:	fffffcff 	.word	0xfffffcff

08002fb4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	4393      	bics	r3, r2
 8002fc6:	001a      	movs	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2270      	movs	r2, #112	; 0x70
 8002fe2:	4393      	bics	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2203      	movs	r2, #3
 8002fea:	4393      	bics	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	4393      	bics	r3, r2
 8002ffe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	4313      	orrs	r3, r2
 8003008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a27      	ldr	r2, [pc, #156]	; (80030ac <TIM_OC1_SetConfig+0xf8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d00b      	beq.n	800302a <TIM_OC1_SetConfig+0x76>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a26      	ldr	r2, [pc, #152]	; (80030b0 <TIM_OC1_SetConfig+0xfc>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d007      	beq.n	800302a <TIM_OC1_SetConfig+0x76>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a25      	ldr	r2, [pc, #148]	; (80030b4 <TIM_OC1_SetConfig+0x100>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d003      	beq.n	800302a <TIM_OC1_SetConfig+0x76>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a24      	ldr	r2, [pc, #144]	; (80030b8 <TIM_OC1_SetConfig+0x104>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d10c      	bne.n	8003044 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	2208      	movs	r2, #8
 800302e:	4393      	bics	r3, r2
 8003030:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	4313      	orrs	r3, r2
 800303a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	2204      	movs	r2, #4
 8003040:	4393      	bics	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a19      	ldr	r2, [pc, #100]	; (80030ac <TIM_OC1_SetConfig+0xf8>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d00b      	beq.n	8003064 <TIM_OC1_SetConfig+0xb0>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a18      	ldr	r2, [pc, #96]	; (80030b0 <TIM_OC1_SetConfig+0xfc>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d007      	beq.n	8003064 <TIM_OC1_SetConfig+0xb0>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a17      	ldr	r2, [pc, #92]	; (80030b4 <TIM_OC1_SetConfig+0x100>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d003      	beq.n	8003064 <TIM_OC1_SetConfig+0xb0>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a16      	ldr	r2, [pc, #88]	; (80030b8 <TIM_OC1_SetConfig+0x104>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d111      	bne.n	8003088 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	4a15      	ldr	r2, [pc, #84]	; (80030bc <TIM_OC1_SetConfig+0x108>)
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	4a14      	ldr	r2, [pc, #80]	; (80030c0 <TIM_OC1_SetConfig+0x10c>)
 8003070:	4013      	ands	r3, r2
 8003072:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	4313      	orrs	r3, r2
 800307c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	699b      	ldr	r3, [r3, #24]
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	4313      	orrs	r3, r2
 8003086:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	621a      	str	r2, [r3, #32]
}
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	46bd      	mov	sp, r7
 80030a6:	b006      	add	sp, #24
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	46c0      	nop			; (mov r8, r8)
 80030ac:	40012c00 	.word	0x40012c00
 80030b0:	40014000 	.word	0x40014000
 80030b4:	40014400 	.word	0x40014400
 80030b8:	40014800 	.word	0x40014800
 80030bc:	fffffeff 	.word	0xfffffeff
 80030c0:	fffffdff 	.word	0xfffffdff

080030c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	2210      	movs	r2, #16
 80030d4:	4393      	bics	r3, r2
 80030d6:	001a      	movs	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	4a2e      	ldr	r2, [pc, #184]	; (80031ac <TIM_OC2_SetConfig+0xe8>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4a2d      	ldr	r2, [pc, #180]	; (80031b0 <TIM_OC2_SetConfig+0xec>)
 80030fa:	4013      	ands	r3, r2
 80030fc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	021b      	lsls	r3, r3, #8
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	4313      	orrs	r3, r2
 8003108:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2220      	movs	r2, #32
 800310e:	4393      	bics	r3, r2
 8003110:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	4313      	orrs	r3, r2
 800311c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a24      	ldr	r2, [pc, #144]	; (80031b4 <TIM_OC2_SetConfig+0xf0>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d10d      	bne.n	8003142 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2280      	movs	r2, #128	; 0x80
 800312a:	4393      	bics	r3, r2
 800312c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	4313      	orrs	r3, r2
 8003138:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	2240      	movs	r2, #64	; 0x40
 800313e:	4393      	bics	r3, r2
 8003140:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a1b      	ldr	r2, [pc, #108]	; (80031b4 <TIM_OC2_SetConfig+0xf0>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d00b      	beq.n	8003162 <TIM_OC2_SetConfig+0x9e>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a1a      	ldr	r2, [pc, #104]	; (80031b8 <TIM_OC2_SetConfig+0xf4>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d007      	beq.n	8003162 <TIM_OC2_SetConfig+0x9e>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a19      	ldr	r2, [pc, #100]	; (80031bc <TIM_OC2_SetConfig+0xf8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d003      	beq.n	8003162 <TIM_OC2_SetConfig+0x9e>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a18      	ldr	r2, [pc, #96]	; (80031c0 <TIM_OC2_SetConfig+0xfc>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d113      	bne.n	800318a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	4a17      	ldr	r2, [pc, #92]	; (80031c4 <TIM_OC2_SetConfig+0x100>)
 8003166:	4013      	ands	r3, r2
 8003168:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	4a16      	ldr	r2, [pc, #88]	; (80031c8 <TIM_OC2_SetConfig+0x104>)
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	4313      	orrs	r3, r2
 800317c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	4313      	orrs	r3, r2
 8003188:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	621a      	str	r2, [r3, #32]
}
 80031a4:	46c0      	nop			; (mov r8, r8)
 80031a6:	46bd      	mov	sp, r7
 80031a8:	b006      	add	sp, #24
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	ffff8fff 	.word	0xffff8fff
 80031b0:	fffffcff 	.word	0xfffffcff
 80031b4:	40012c00 	.word	0x40012c00
 80031b8:	40014000 	.word	0x40014000
 80031bc:	40014400 	.word	0x40014400
 80031c0:	40014800 	.word	0x40014800
 80031c4:	fffffbff 	.word	0xfffffbff
 80031c8:	fffff7ff 	.word	0xfffff7ff

080031cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	4a35      	ldr	r2, [pc, #212]	; (80032b0 <TIM_OC3_SetConfig+0xe4>)
 80031dc:	401a      	ands	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2270      	movs	r2, #112	; 0x70
 80031f8:	4393      	bics	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2203      	movs	r2, #3
 8003200:	4393      	bics	r3, r2
 8003202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	4313      	orrs	r3, r2
 800320c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	4a28      	ldr	r2, [pc, #160]	; (80032b4 <TIM_OC3_SetConfig+0xe8>)
 8003212:	4013      	ands	r3, r2
 8003214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	021b      	lsls	r3, r3, #8
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	4313      	orrs	r3, r2
 8003220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a24      	ldr	r2, [pc, #144]	; (80032b8 <TIM_OC3_SetConfig+0xec>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d10d      	bne.n	8003246 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	4a23      	ldr	r2, [pc, #140]	; (80032bc <TIM_OC3_SetConfig+0xf0>)
 800322e:	4013      	ands	r3, r2
 8003230:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	021b      	lsls	r3, r3, #8
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	4313      	orrs	r3, r2
 800323c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	4a1f      	ldr	r2, [pc, #124]	; (80032c0 <TIM_OC3_SetConfig+0xf4>)
 8003242:	4013      	ands	r3, r2
 8003244:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a1b      	ldr	r2, [pc, #108]	; (80032b8 <TIM_OC3_SetConfig+0xec>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d00b      	beq.n	8003266 <TIM_OC3_SetConfig+0x9a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a1c      	ldr	r2, [pc, #112]	; (80032c4 <TIM_OC3_SetConfig+0xf8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d007      	beq.n	8003266 <TIM_OC3_SetConfig+0x9a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a1b      	ldr	r2, [pc, #108]	; (80032c8 <TIM_OC3_SetConfig+0xfc>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d003      	beq.n	8003266 <TIM_OC3_SetConfig+0x9a>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a1a      	ldr	r2, [pc, #104]	; (80032cc <TIM_OC3_SetConfig+0x100>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d113      	bne.n	800328e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	4a19      	ldr	r2, [pc, #100]	; (80032d0 <TIM_OC3_SetConfig+0x104>)
 800326a:	4013      	ands	r3, r2
 800326c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	4a18      	ldr	r2, [pc, #96]	; (80032d4 <TIM_OC3_SetConfig+0x108>)
 8003272:	4013      	ands	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	4313      	orrs	r3, r2
 8003280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4313      	orrs	r3, r2
 800328c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685a      	ldr	r2, [r3, #4]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	621a      	str	r2, [r3, #32]
}
 80032a8:	46c0      	nop			; (mov r8, r8)
 80032aa:	46bd      	mov	sp, r7
 80032ac:	b006      	add	sp, #24
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	fffffeff 	.word	0xfffffeff
 80032b4:	fffffdff 	.word	0xfffffdff
 80032b8:	40012c00 	.word	0x40012c00
 80032bc:	fffff7ff 	.word	0xfffff7ff
 80032c0:	fffffbff 	.word	0xfffffbff
 80032c4:	40014000 	.word	0x40014000
 80032c8:	40014400 	.word	0x40014400
 80032cc:	40014800 	.word	0x40014800
 80032d0:	ffffefff 	.word	0xffffefff
 80032d4:	ffffdfff 	.word	0xffffdfff

080032d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	4a28      	ldr	r2, [pc, #160]	; (8003388 <TIM_OC4_SetConfig+0xb0>)
 80032e8:	401a      	ands	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a22      	ldr	r2, [pc, #136]	; (800338c <TIM_OC4_SetConfig+0xb4>)
 8003304:	4013      	ands	r3, r2
 8003306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4a21      	ldr	r2, [pc, #132]	; (8003390 <TIM_OC4_SetConfig+0xb8>)
 800330c:	4013      	ands	r3, r2
 800330e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	021b      	lsls	r3, r3, #8
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	4313      	orrs	r3, r2
 800331a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	4a1d      	ldr	r2, [pc, #116]	; (8003394 <TIM_OC4_SetConfig+0xbc>)
 8003320:	4013      	ands	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	031b      	lsls	r3, r3, #12
 800332a:	693a      	ldr	r2, [r7, #16]
 800332c:	4313      	orrs	r3, r2
 800332e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a19      	ldr	r2, [pc, #100]	; (8003398 <TIM_OC4_SetConfig+0xc0>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d00b      	beq.n	8003350 <TIM_OC4_SetConfig+0x78>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a18      	ldr	r2, [pc, #96]	; (800339c <TIM_OC4_SetConfig+0xc4>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d007      	beq.n	8003350 <TIM_OC4_SetConfig+0x78>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a17      	ldr	r2, [pc, #92]	; (80033a0 <TIM_OC4_SetConfig+0xc8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d003      	beq.n	8003350 <TIM_OC4_SetConfig+0x78>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a16      	ldr	r2, [pc, #88]	; (80033a4 <TIM_OC4_SetConfig+0xcc>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d109      	bne.n	8003364 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	4a15      	ldr	r2, [pc, #84]	; (80033a8 <TIM_OC4_SetConfig+0xd0>)
 8003354:	4013      	ands	r3, r2
 8003356:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	019b      	lsls	r3, r3, #6
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	4313      	orrs	r3, r2
 8003362:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	621a      	str	r2, [r3, #32]
}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	46bd      	mov	sp, r7
 8003382:	b006      	add	sp, #24
 8003384:	bd80      	pop	{r7, pc}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	ffffefff 	.word	0xffffefff
 800338c:	ffff8fff 	.word	0xffff8fff
 8003390:	fffffcff 	.word	0xfffffcff
 8003394:	ffffdfff 	.word	0xffffdfff
 8003398:	40012c00 	.word	0x40012c00
 800339c:	40014000 	.word	0x40014000
 80033a0:	40014400 	.word	0x40014400
 80033a4:	40014800 	.word	0x40014800
 80033a8:	ffffbfff 	.word	0xffffbfff

080033ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	221f      	movs	r2, #31
 80033bc:	4013      	ands	r3, r2
 80033be:	2201      	movs	r2, #1
 80033c0:	409a      	lsls	r2, r3
 80033c2:	0013      	movs	r3, r2
 80033c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6a1b      	ldr	r3, [r3, #32]
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	43d2      	mvns	r2, r2
 80033ce:	401a      	ands	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a1a      	ldr	r2, [r3, #32]
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	211f      	movs	r1, #31
 80033dc:	400b      	ands	r3, r1
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	4099      	lsls	r1, r3
 80033e2:	000b      	movs	r3, r1
 80033e4:	431a      	orrs	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	621a      	str	r2, [r3, #32]
}
 80033ea:	46c0      	nop			; (mov r8, r8)
 80033ec:	46bd      	mov	sp, r7
 80033ee:	b006      	add	sp, #24
 80033f0:	bd80      	pop	{r7, pc}
	...

080033f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	223c      	movs	r2, #60	; 0x3c
 8003402:	5c9b      	ldrb	r3, [r3, r2]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d101      	bne.n	800340c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003408:	2302      	movs	r3, #2
 800340a:	e047      	b.n	800349c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	223c      	movs	r2, #60	; 0x3c
 8003410:	2101      	movs	r1, #1
 8003412:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	223d      	movs	r2, #61	; 0x3d
 8003418:	2102      	movs	r1, #2
 800341a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2270      	movs	r2, #112	; 0x70
 8003430:	4393      	bics	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a16      	ldr	r2, [pc, #88]	; (80034a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00f      	beq.n	8003470 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	2380      	movs	r3, #128	; 0x80
 8003456:	05db      	lsls	r3, r3, #23
 8003458:	429a      	cmp	r2, r3
 800345a:	d009      	beq.n	8003470 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a11      	ldr	r2, [pc, #68]	; (80034a8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d004      	beq.n	8003470 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a10      	ldr	r2, [pc, #64]	; (80034ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d10c      	bne.n	800348a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2280      	movs	r2, #128	; 0x80
 8003474:	4393      	bics	r3, r2
 8003476:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	68ba      	ldr	r2, [r7, #8]
 800347e:	4313      	orrs	r3, r2
 8003480:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	223d      	movs	r2, #61	; 0x3d
 800348e:	2101      	movs	r1, #1
 8003490:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	223c      	movs	r2, #60	; 0x3c
 8003496:	2100      	movs	r1, #0
 8003498:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	0018      	movs	r0, r3
 800349e:	46bd      	mov	sp, r7
 80034a0:	b004      	add	sp, #16
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40012c00 	.word	0x40012c00
 80034a8:	40000400 	.word	0x40000400
 80034ac:	40014000 	.word	0x40014000

080034b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	223c      	movs	r2, #60	; 0x3c
 80034c2:	5c9b      	ldrb	r3, [r3, r2]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d101      	bne.n	80034cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80034c8:	2302      	movs	r3, #2
 80034ca:	e03e      	b.n	800354a <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	223c      	movs	r2, #60	; 0x3c
 80034d0:	2101      	movs	r1, #1
 80034d2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	22ff      	movs	r2, #255	; 0xff
 80034d8:	4393      	bics	r3, r2
 80034da:	001a      	movs	r2, r3
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4a1b      	ldr	r2, [pc, #108]	; (8003554 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80034e8:	401a      	ands	r2, r3
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4a18      	ldr	r2, [pc, #96]	; (8003558 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80034f6:	401a      	ands	r2, r3
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	4a16      	ldr	r2, [pc, #88]	; (800355c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003504:	401a      	ands	r2, r3
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4313      	orrs	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4a13      	ldr	r2, [pc, #76]	; (8003560 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003512:	401a      	ands	r2, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4a11      	ldr	r2, [pc, #68]	; (8003564 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003520:	401a      	ands	r2, r3
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	4313      	orrs	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a0e      	ldr	r2, [pc, #56]	; (8003568 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800352e:	401a      	ands	r2, r3
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	4313      	orrs	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	223c      	movs	r2, #60	; 0x3c
 8003544:	2100      	movs	r1, #0
 8003546:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	0018      	movs	r0, r3
 800354c:	46bd      	mov	sp, r7
 800354e:	b004      	add	sp, #16
 8003550:	bd80      	pop	{r7, pc}
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	fffffcff 	.word	0xfffffcff
 8003558:	fffffbff 	.word	0xfffffbff
 800355c:	fffff7ff 	.word	0xfffff7ff
 8003560:	ffffefff 	.word	0xffffefff
 8003564:	ffffdfff 	.word	0xffffdfff
 8003568:	ffffbfff 	.word	0xffffbfff

0800356c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003574:	46c0      	nop			; (mov r8, r8)
 8003576:	46bd      	mov	sp, r7
 8003578:	b002      	add	sp, #8
 800357a:	bd80      	pop	{r7, pc}

0800357c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003584:	46c0      	nop			; (mov r8, r8)
 8003586:	46bd      	mov	sp, r7
 8003588:	b002      	add	sp, #8
 800358a:	bd80      	pop	{r7, pc}

0800358c <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800358c:	b5b0      	push	{r4, r5, r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af02      	add	r7, sp, #8
 8003592:	0005      	movs	r5, r0
 8003594:	000c      	movs	r4, r1
 8003596:	0010      	movs	r0, r2
 8003598:	0019      	movs	r1, r3
 800359a:	1dfb      	adds	r3, r7, #7
 800359c:	1c2a      	adds	r2, r5, #0
 800359e:	701a      	strb	r2, [r3, #0]
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	1c22      	adds	r2, r4, #0
 80035a4:	801a      	strh	r2, [r3, #0]
 80035a6:	1cbb      	adds	r3, r7, #2
 80035a8:	1c02      	adds	r2, r0, #0
 80035aa:	801a      	strh	r2, [r3, #0]
 80035ac:	003b      	movs	r3, r7
 80035ae:	1c0a      	adds	r2, r1, #0
 80035b0:	801a      	strh	r2, [r3, #0]
    uint8_t 	i,j;
		



	function_char = character;
 80035b2:	2117      	movs	r1, #23
 80035b4:	187b      	adds	r3, r7, r1
 80035b6:	1dfa      	adds	r2, r7, #7
 80035b8:	7812      	ldrb	r2, [r2, #0]
 80035ba:	701a      	strb	r2, [r3, #0]
		
    if (function_char < ' ')
 80035bc:	187b      	adds	r3, r7, r1
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b1f      	cmp	r3, #31
 80035c2:	d803      	bhi.n	80035cc <ILI9341_Draw_Char+0x40>
    {
        character = 0;
 80035c4:	1dfb      	adds	r3, r7, #7
 80035c6:	2200      	movs	r2, #0
 80035c8:	701a      	strb	r2, [r3, #0]
 80035ca:	e005      	b.n	80035d8 <ILI9341_Draw_Char+0x4c>
    }
    else
    {
    	function_char -= 32;
 80035cc:	2217      	movs	r2, #23
 80035ce:	18bb      	adds	r3, r7, r2
 80035d0:	18ba      	adds	r2, r7, r2
 80035d2:	7812      	ldrb	r2, [r2, #0]
 80035d4:	3a20      	subs	r2, #32
 80035d6:	701a      	strb	r2, [r3, #0]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80035d8:	2314      	movs	r3, #20
 80035da:	18fb      	adds	r3, r7, r3
 80035dc:	2200      	movs	r2, #0
 80035de:	701a      	strb	r2, [r3, #0]
 80035e0:	e016      	b.n	8003610 <ILI9341_Draw_Char+0x84>
	{
		temp[k] = font[function_char][k];
 80035e2:	2317      	movs	r3, #23
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	781a      	ldrb	r2, [r3, #0]
 80035e8:	2514      	movs	r5, #20
 80035ea:	197b      	adds	r3, r7, r5
 80035ec:	7818      	ldrb	r0, [r3, #0]
 80035ee:	197b      	adds	r3, r7, r5
 80035f0:	7819      	ldrb	r1, [r3, #0]
 80035f2:	4c69      	ldr	r4, [pc, #420]	; (8003798 <ILI9341_Draw_Char+0x20c>)
 80035f4:	0013      	movs	r3, r2
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	189b      	adds	r3, r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	18e3      	adds	r3, r4, r3
 80035fe:	5c1a      	ldrb	r2, [r3, r0]
 8003600:	230c      	movs	r3, #12
 8003602:	18fb      	adds	r3, r7, r3
 8003604:	545a      	strb	r2, [r3, r1]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8003606:	197b      	adds	r3, r7, r5
 8003608:	781a      	ldrb	r2, [r3, #0]
 800360a:	197b      	adds	r3, r7, r5
 800360c:	3201      	adds	r2, #1
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	2314      	movs	r3, #20
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b05      	cmp	r3, #5
 8003618:	d9e3      	bls.n	80035e2 <ILI9341_Draw_Char+0x56>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800361a:	2315      	movs	r3, #21
 800361c:	18fb      	adds	r3, r7, r3
 800361e:	2200      	movs	r2, #0
 8003620:	701a      	strb	r2, [r3, #0]
 8003622:	e0ae      	b.n	8003782 <ILI9341_Draw_Char+0x1f6>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 8003624:	2316      	movs	r3, #22
 8003626:	18fb      	adds	r3, r7, r3
 8003628:	2200      	movs	r2, #0
 800362a:	701a      	strb	r2, [r3, #0]
 800362c:	e09d      	b.n	800376a <ILI9341_Draw_Char+0x1de>
        {
            if (temp[j] & (1<<i))
 800362e:	2315      	movs	r3, #21
 8003630:	18fb      	adds	r3, r7, r3
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	220c      	movs	r2, #12
 8003636:	18ba      	adds	r2, r7, r2
 8003638:	5cd3      	ldrb	r3, [r2, r3]
 800363a:	001a      	movs	r2, r3
 800363c:	2316      	movs	r3, #22
 800363e:	18fb      	adds	r3, r7, r3
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	411a      	asrs	r2, r3
 8003644:	0013      	movs	r3, r2
 8003646:	2201      	movs	r2, #1
 8003648:	4013      	ands	r3, r2
 800364a:	d043      	beq.n	80036d4 <ILI9341_Draw_Char+0x148>
            {
            	if(size == 1)
 800364c:	2328      	movs	r3, #40	; 0x28
 800364e:	18fb      	adds	r3, r7, r3
 8003650:	881b      	ldrh	r3, [r3, #0]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d115      	bne.n	8003682 <ILI9341_Draw_Char+0xf6>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 8003656:	2315      	movs	r3, #21
 8003658:	18fb      	adds	r3, r7, r3
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	b29a      	uxth	r2, r3
 800365e:	1d3b      	adds	r3, r7, #4
 8003660:	881b      	ldrh	r3, [r3, #0]
 8003662:	18d3      	adds	r3, r2, r3
 8003664:	b298      	uxth	r0, r3
 8003666:	2316      	movs	r3, #22
 8003668:	18fb      	adds	r3, r7, r3
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	b29a      	uxth	r2, r3
 800366e:	1cbb      	adds	r3, r7, #2
 8003670:	881b      	ldrh	r3, [r3, #0]
 8003672:	18d3      	adds	r3, r2, r3
 8003674:	b299      	uxth	r1, r3
 8003676:	003b      	movs	r3, r7
 8003678:	881b      	ldrh	r3, [r3, #0]
 800367a:	001a      	movs	r2, r3
 800367c:	f000 fb32 	bl	8003ce4 <ILI9341_Draw_Pixel>
 8003680:	e06d      	b.n	800375e <ILI9341_Draw_Char+0x1d2>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 8003682:	2315      	movs	r3, #21
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	b29b      	uxth	r3, r3
 800368a:	2128      	movs	r1, #40	; 0x28
 800368c:	187a      	adds	r2, r7, r1
 800368e:	8812      	ldrh	r2, [r2, #0]
 8003690:	4353      	muls	r3, r2
 8003692:	b29a      	uxth	r2, r3
 8003694:	1d3b      	adds	r3, r7, #4
 8003696:	881b      	ldrh	r3, [r3, #0]
 8003698:	18d3      	adds	r3, r2, r3
 800369a:	b298      	uxth	r0, r3
 800369c:	2316      	movs	r3, #22
 800369e:	18fb      	adds	r3, r7, r3
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	000c      	movs	r4, r1
 80036a6:	187a      	adds	r2, r7, r1
 80036a8:	8812      	ldrh	r2, [r2, #0]
 80036aa:	4353      	muls	r3, r2
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	1cbb      	adds	r3, r7, #2
 80036b0:	881b      	ldrh	r3, [r3, #0]
 80036b2:	18d3      	adds	r3, r2, r3
 80036b4:	b299      	uxth	r1, r3
 80036b6:	0022      	movs	r2, r4
 80036b8:	193b      	adds	r3, r7, r4
 80036ba:	881c      	ldrh	r4, [r3, #0]
 80036bc:	0013      	movs	r3, r2
 80036be:	18fb      	adds	r3, r7, r3
 80036c0:	881a      	ldrh	r2, [r3, #0]
 80036c2:	2301      	movs	r3, #1
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	003b      	movs	r3, r7
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	0023      	movs	r3, r4
 80036ce:	f000 fcad 	bl	800402c <ILI9341_Draw_Rectangle>
 80036d2:	e044      	b.n	800375e <ILI9341_Draw_Char+0x1d2>
				}
            }
            else
            {
               	if(size == 1)
 80036d4:	2328      	movs	r3, #40	; 0x28
 80036d6:	18fb      	adds	r3, r7, r3
 80036d8:	881b      	ldrh	r3, [r3, #0]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d116      	bne.n	800370c <ILI9341_Draw_Char+0x180>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 80036de:	2315      	movs	r3, #21
 80036e0:	18fb      	adds	r3, r7, r3
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	1d3b      	adds	r3, r7, #4
 80036e8:	881b      	ldrh	r3, [r3, #0]
 80036ea:	18d3      	adds	r3, r2, r3
 80036ec:	b298      	uxth	r0, r3
 80036ee:	2316      	movs	r3, #22
 80036f0:	18fb      	adds	r3, r7, r3
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	1cbb      	adds	r3, r7, #2
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	18d3      	adds	r3, r2, r3
 80036fc:	b299      	uxth	r1, r3
 80036fe:	232c      	movs	r3, #44	; 0x2c
 8003700:	18fb      	adds	r3, r7, r3
 8003702:	881b      	ldrh	r3, [r3, #0]
 8003704:	001a      	movs	r2, r3
 8003706:	f000 faed 	bl	8003ce4 <ILI9341_Draw_Pixel>
 800370a:	e028      	b.n	800375e <ILI9341_Draw_Char+0x1d2>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800370c:	2315      	movs	r3, #21
 800370e:	18fb      	adds	r3, r7, r3
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	b29b      	uxth	r3, r3
 8003714:	2128      	movs	r1, #40	; 0x28
 8003716:	187a      	adds	r2, r7, r1
 8003718:	8812      	ldrh	r2, [r2, #0]
 800371a:	4353      	muls	r3, r2
 800371c:	b29a      	uxth	r2, r3
 800371e:	1d3b      	adds	r3, r7, #4
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	18d3      	adds	r3, r2, r3
 8003724:	b298      	uxth	r0, r3
 8003726:	2316      	movs	r3, #22
 8003728:	18fb      	adds	r3, r7, r3
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	b29b      	uxth	r3, r3
 800372e:	000c      	movs	r4, r1
 8003730:	187a      	adds	r2, r7, r1
 8003732:	8812      	ldrh	r2, [r2, #0]
 8003734:	4353      	muls	r3, r2
 8003736:	b29a      	uxth	r2, r3
 8003738:	1cbb      	adds	r3, r7, #2
 800373a:	881b      	ldrh	r3, [r3, #0]
 800373c:	18d3      	adds	r3, r2, r3
 800373e:	b299      	uxth	r1, r3
 8003740:	0022      	movs	r2, r4
 8003742:	193b      	adds	r3, r7, r4
 8003744:	881c      	ldrh	r4, [r3, #0]
 8003746:	0013      	movs	r3, r2
 8003748:	18fb      	adds	r3, r7, r3
 800374a:	881a      	ldrh	r2, [r3, #0]
 800374c:	2301      	movs	r3, #1
 800374e:	9301      	str	r3, [sp, #4]
 8003750:	232c      	movs	r3, #44	; 0x2c
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	881b      	ldrh	r3, [r3, #0]
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	0023      	movs	r3, r4
 800375a:	f000 fc67 	bl	800402c <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800375e:	2116      	movs	r1, #22
 8003760:	187b      	adds	r3, r7, r1
 8003762:	781a      	ldrb	r2, [r3, #0]
 8003764:	187b      	adds	r3, r7, r1
 8003766:	3201      	adds	r2, #1
 8003768:	701a      	strb	r2, [r3, #0]
 800376a:	2316      	movs	r3, #22
 800376c:	18fb      	adds	r3, r7, r3
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	2b07      	cmp	r3, #7
 8003772:	d800      	bhi.n	8003776 <ILI9341_Draw_Char+0x1ea>
 8003774:	e75b      	b.n	800362e <ILI9341_Draw_Char+0xa2>
    for (j=0; j<CHAR_WIDTH; j++)
 8003776:	2115      	movs	r1, #21
 8003778:	187b      	adds	r3, r7, r1
 800377a:	781a      	ldrb	r2, [r3, #0]
 800377c:	187b      	adds	r3, r7, r1
 800377e:	3201      	adds	r2, #1
 8003780:	701a      	strb	r2, [r3, #0]
 8003782:	2315      	movs	r3, #21
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b05      	cmp	r3, #5
 800378a:	d800      	bhi.n	800378e <ILI9341_Draw_Char+0x202>
 800378c:	e74a      	b.n	8003624 <ILI9341_Draw_Char+0x98>
				}
            }
        }
    }
}
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	46bd      	mov	sp, r7
 8003792:	b006      	add	sp, #24
 8003794:	bdb0      	pop	{r4, r5, r7, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	08004fb0 	.word	0x08004fb0

0800379c <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800379c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800379e:	b087      	sub	sp, #28
 80037a0:	af02      	add	r7, sp, #8
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	000c      	movs	r4, r1
 80037a6:	0010      	movs	r0, r2
 80037a8:	0019      	movs	r1, r3
 80037aa:	250a      	movs	r5, #10
 80037ac:	197b      	adds	r3, r7, r5
 80037ae:	1c22      	adds	r2, r4, #0
 80037b0:	801a      	strh	r2, [r3, #0]
 80037b2:	2608      	movs	r6, #8
 80037b4:	19bb      	adds	r3, r7, r6
 80037b6:	1c02      	adds	r2, r0, #0
 80037b8:	801a      	strh	r2, [r3, #0]
 80037ba:	1dbb      	adds	r3, r7, #6
 80037bc:	1c0a      	adds	r2, r1, #0
 80037be:	801a      	strh	r2, [r3, #0]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 80037c0:	197b      	adds	r3, r7, r5
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	3b01      	subs	r3, #1
 80037c6:	b298      	uxth	r0, r3
 80037c8:	2320      	movs	r3, #32
 80037ca:	2208      	movs	r2, #8
 80037cc:	4694      	mov	ip, r2
 80037ce:	44bc      	add	ip, r7
 80037d0:	4463      	add	r3, ip
 80037d2:	881b      	ldrh	r3, [r3, #0]
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	2124      	movs	r1, #36	; 0x24
 80037da:	2308      	movs	r3, #8
 80037dc:	18fc      	adds	r4, r7, r3
 80037de:	1863      	adds	r3, r4, r1
 80037e0:	881c      	ldrh	r4, [r3, #0]
 80037e2:	19bb      	adds	r3, r7, r6
 80037e4:	8819      	ldrh	r1, [r3, #0]
 80037e6:	0023      	movs	r3, r4
 80037e8:	f000 f974 	bl	8003ad4 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 80037ec:	197b      	adds	r3, r7, r5
 80037ee:	881b      	ldrh	r3, [r3, #0]
 80037f0:	3b02      	subs	r3, #2
 80037f2:	b298      	uxth	r0, r3
 80037f4:	2320      	movs	r3, #32
 80037f6:	2208      	movs	r2, #8
 80037f8:	4694      	mov	ip, r2
 80037fa:	44bc      	add	ip, r7
 80037fc:	4463      	add	r3, ip
 80037fe:	881b      	ldrh	r3, [r3, #0]
 8003800:	00db      	lsls	r3, r3, #3
 8003802:	b29a      	uxth	r2, r3
 8003804:	2124      	movs	r1, #36	; 0x24
 8003806:	2308      	movs	r3, #8
 8003808:	18fb      	adds	r3, r7, r3
 800380a:	185b      	adds	r3, r3, r1
 800380c:	881c      	ldrh	r4, [r3, #0]
 800380e:	19bb      	adds	r3, r7, r6
 8003810:	8819      	ldrh	r1, [r3, #0]
 8003812:	0023      	movs	r3, r4
 8003814:	f000 f95e 	bl	8003ad4 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 8003818:	e029      	b.n	800386e <ILI9341_Draw_Text+0xd2>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1c5a      	adds	r2, r3, #1
 800381e:	60fa      	str	r2, [r7, #12]
 8003820:	7818      	ldrb	r0, [r3, #0]
 8003822:	1dbb      	adds	r3, r7, #6
 8003824:	881c      	ldrh	r4, [r3, #0]
 8003826:	2308      	movs	r3, #8
 8003828:	18fb      	adds	r3, r7, r3
 800382a:	881a      	ldrh	r2, [r3, #0]
 800382c:	250a      	movs	r5, #10
 800382e:	197b      	adds	r3, r7, r5
 8003830:	8819      	ldrh	r1, [r3, #0]
 8003832:	2324      	movs	r3, #36	; 0x24
 8003834:	2608      	movs	r6, #8
 8003836:	46b4      	mov	ip, r6
 8003838:	44bc      	add	ip, r7
 800383a:	4463      	add	r3, ip
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	9301      	str	r3, [sp, #4]
 8003840:	2620      	movs	r6, #32
 8003842:	2308      	movs	r3, #8
 8003844:	18fb      	adds	r3, r7, r3
 8003846:	199b      	adds	r3, r3, r6
 8003848:	881b      	ldrh	r3, [r3, #0]
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	0023      	movs	r3, r4
 800384e:	f7ff fe9d 	bl	800358c <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 8003852:	2308      	movs	r3, #8
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	199b      	adds	r3, r3, r6
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	1c1a      	adds	r2, r3, #0
 800385c:	1892      	adds	r2, r2, r2
 800385e:	18d3      	adds	r3, r2, r3
 8003860:	18db      	adds	r3, r3, r3
 8003862:	b299      	uxth	r1, r3
 8003864:	197b      	adds	r3, r7, r5
 8003866:	197a      	adds	r2, r7, r5
 8003868:	8812      	ldrh	r2, [r2, #0]
 800386a:	188a      	adds	r2, r1, r2
 800386c:	801a      	strh	r2, [r3, #0]
    while (*Text) {
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1d1      	bne.n	800381a <ILI9341_Draw_Text+0x7e>
    }


}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	46bd      	mov	sp, r7
 800387a:	b005      	add	sp, #20
 800387c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800387e <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	af00      	add	r7, sp, #0

	_LCD_Enable();
 8003882:	f000 fcf1 	bl	8004268 <_LCD_Enable>
	ILI9341_SPI_Init();
 8003886:	f000 f909 	bl	8003a9c <ILI9341_SPI_Init>
	_LCD_Reset();
 800388a:	f000 fcfb 	bl	8004284 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800388e:	2001      	movs	r0, #1
 8003890:	f000 fdfe 	bl	8004490 <_LCD_SendCommand>
	HAL_Delay(2000);
 8003894:	23fa      	movs	r3, #250	; 0xfa
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	0018      	movs	r0, r3
 800389a:	f7fd ff7b 	bl	8001794 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800389e:	20cb      	movs	r0, #203	; 0xcb
 80038a0:	f000 fdf6 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 80038a4:	2039      	movs	r0, #57	; 0x39
 80038a6:	f000 fe2d 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x2C);
 80038aa:	202c      	movs	r0, #44	; 0x2c
 80038ac:	f000 fe2a 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x00);
 80038b0:	2000      	movs	r0, #0
 80038b2:	f000 fe27 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x34);
 80038b6:	2034      	movs	r0, #52	; 0x34
 80038b8:	f000 fe24 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x02);
 80038bc:	2002      	movs	r0, #2
 80038be:	f000 fe21 	bl	8004504 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 80038c2:	20cf      	movs	r0, #207	; 0xcf
 80038c4:	f000 fde4 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80038c8:	2000      	movs	r0, #0
 80038ca:	f000 fe1b 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0xC1);
 80038ce:	20c1      	movs	r0, #193	; 0xc1
 80038d0:	f000 fe18 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x30);
 80038d4:	2030      	movs	r0, #48	; 0x30
 80038d6:	f000 fe15 	bl	8004504 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 80038da:	20e8      	movs	r0, #232	; 0xe8
 80038dc:	f000 fdd8 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 80038e0:	2085      	movs	r0, #133	; 0x85
 80038e2:	f000 fe0f 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x00);
 80038e6:	2000      	movs	r0, #0
 80038e8:	f000 fe0c 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x78);
 80038ec:	2078      	movs	r0, #120	; 0x78
 80038ee:	f000 fe09 	bl	8004504 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 80038f2:	20ea      	movs	r0, #234	; 0xea
 80038f4:	f000 fdcc 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80038f8:	2000      	movs	r0, #0
 80038fa:	f000 fe03 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x00);
 80038fe:	2000      	movs	r0, #0
 8003900:	f000 fe00 	bl	8004504 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 8003904:	20ed      	movs	r0, #237	; 0xed
 8003906:	f000 fdc3 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800390a:	2064      	movs	r0, #100	; 0x64
 800390c:	f000 fdfa 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x03);
 8003910:	2003      	movs	r0, #3
 8003912:	f000 fdf7 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x12);
 8003916:	2012      	movs	r0, #18
 8003918:	f000 fdf4 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x81);
 800391c:	2081      	movs	r0, #129	; 0x81
 800391e:	f000 fdf1 	bl	8004504 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 8003922:	20f7      	movs	r0, #247	; 0xf7
 8003924:	f000 fdb4 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 8003928:	2020      	movs	r0, #32
 800392a:	f000 fdeb 	bl	8004504 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800392e:	20c0      	movs	r0, #192	; 0xc0
 8003930:	f000 fdae 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 8003934:	2023      	movs	r0, #35	; 0x23
 8003936:	f000 fde5 	bl	8004504 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800393a:	20c1      	movs	r0, #193	; 0xc1
 800393c:	f000 fda8 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 8003940:	2010      	movs	r0, #16
 8003942:	f000 fddf 	bl	8004504 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 8003946:	20c5      	movs	r0, #197	; 0xc5
 8003948:	f000 fda2 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800394c:	203e      	movs	r0, #62	; 0x3e
 800394e:	f000 fdd9 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x28);
 8003952:	2028      	movs	r0, #40	; 0x28
 8003954:	f000 fdd6 	bl	8004504 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 8003958:	20c7      	movs	r0, #199	; 0xc7
 800395a:	f000 fd99 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800395e:	2086      	movs	r0, #134	; 0x86
 8003960:	f000 fdd0 	bl	8004504 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 8003964:	2036      	movs	r0, #54	; 0x36
 8003966:	f000 fd93 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800396a:	2048      	movs	r0, #72	; 0x48
 800396c:	f000 fdca 	bl	8004504 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 8003970:	203a      	movs	r0, #58	; 0x3a
 8003972:	f000 fd8d 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 8003976:	2055      	movs	r0, #85	; 0x55
 8003978:	f000 fdc4 	bl	8004504 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800397c:	20b1      	movs	r0, #177	; 0xb1
 800397e:	f000 fd87 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8003982:	2000      	movs	r0, #0
 8003984:	f000 fdbe 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x18);
 8003988:	2018      	movs	r0, #24
 800398a:	f000 fdbb 	bl	8004504 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800398e:	20b6      	movs	r0, #182	; 0xb6
 8003990:	f000 fd7e 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 8003994:	2008      	movs	r0, #8
 8003996:	f000 fdb5 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x82);
 800399a:	2082      	movs	r0, #130	; 0x82
 800399c:	f000 fdb2 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x27);
 80039a0:	2027      	movs	r0, #39	; 0x27
 80039a2:	f000 fdaf 	bl	8004504 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 80039a6:	20f2      	movs	r0, #242	; 0xf2
 80039a8:	f000 fd72 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80039ac:	2000      	movs	r0, #0
 80039ae:	f000 fda9 	bl	8004504 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 80039b2:	2026      	movs	r0, #38	; 0x26
 80039b4:	f000 fd6c 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 80039b8:	2001      	movs	r0, #1
 80039ba:	f000 fda3 	bl	8004504 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 80039be:	20e0      	movs	r0, #224	; 0xe0
 80039c0:	f000 fd66 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 80039c4:	200f      	movs	r0, #15
 80039c6:	f000 fd9d 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x31);
 80039ca:	2031      	movs	r0, #49	; 0x31
 80039cc:	f000 fd9a 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x2B);
 80039d0:	202b      	movs	r0, #43	; 0x2b
 80039d2:	f000 fd97 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x0C);
 80039d6:	200c      	movs	r0, #12
 80039d8:	f000 fd94 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x0E);
 80039dc:	200e      	movs	r0, #14
 80039de:	f000 fd91 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x08);
 80039e2:	2008      	movs	r0, #8
 80039e4:	f000 fd8e 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x4E);
 80039e8:	204e      	movs	r0, #78	; 0x4e
 80039ea:	f000 fd8b 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0xF1);
 80039ee:	20f1      	movs	r0, #241	; 0xf1
 80039f0:	f000 fd88 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x37);
 80039f4:	2037      	movs	r0, #55	; 0x37
 80039f6:	f000 fd85 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x07);
 80039fa:	2007      	movs	r0, #7
 80039fc:	f000 fd82 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x10);
 8003a00:	2010      	movs	r0, #16
 8003a02:	f000 fd7f 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x03);
 8003a06:	2003      	movs	r0, #3
 8003a08:	f000 fd7c 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8003a0c:	200e      	movs	r0, #14
 8003a0e:	f000 fd79 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x09);
 8003a12:	2009      	movs	r0, #9
 8003a14:	f000 fd76 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x00);
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f000 fd73 	bl	8004504 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 8003a1e:	20e1      	movs	r0, #225	; 0xe1
 8003a20:	f000 fd36 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8003a24:	2000      	movs	r0, #0
 8003a26:	f000 fd6d 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8003a2a:	200e      	movs	r0, #14
 8003a2c:	f000 fd6a 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x14);
 8003a30:	2014      	movs	r0, #20
 8003a32:	f000 fd67 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x03);
 8003a36:	2003      	movs	r0, #3
 8003a38:	f000 fd64 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x11);
 8003a3c:	2011      	movs	r0, #17
 8003a3e:	f000 fd61 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x07);
 8003a42:	2007      	movs	r0, #7
 8003a44:	f000 fd5e 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x31);
 8003a48:	2031      	movs	r0, #49	; 0x31
 8003a4a:	f000 fd5b 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0xC1);
 8003a4e:	20c1      	movs	r0, #193	; 0xc1
 8003a50:	f000 fd58 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x48);
 8003a54:	2048      	movs	r0, #72	; 0x48
 8003a56:	f000 fd55 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x08);
 8003a5a:	2008      	movs	r0, #8
 8003a5c:	f000 fd52 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8003a60:	200f      	movs	r0, #15
 8003a62:	f000 fd4f 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x0C);
 8003a66:	200c      	movs	r0, #12
 8003a68:	f000 fd4c 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x31);
 8003a6c:	2031      	movs	r0, #49	; 0x31
 8003a6e:	f000 fd49 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x36);
 8003a72:	2036      	movs	r0, #54	; 0x36
 8003a74:	f000 fd46 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8003a78:	200f      	movs	r0, #15
 8003a7a:	f000 fd43 	bl	8004504 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 8003a7e:	2011      	movs	r0, #17
 8003a80:	f000 fd06 	bl	8004490 <_LCD_SendCommand>
	HAL_Delay(240);
 8003a84:	20f0      	movs	r0, #240	; 0xf0
 8003a86:	f7fd fe85 	bl	8001794 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 8003a8a:	2029      	movs	r0, #41	; 0x29
 8003a8c:	f000 fd00 	bl	8004490 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8003a90:	2000      	movs	r0, #0
 8003a92:	f000 fb99 	bl	80041c8 <ILI9341_Set_Rotation>
}
 8003a96:	46c0      	nop			; (mov r8, r8)
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <ILI9341_SPI_Init+0x34>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2240      	movs	r2, #64	; 0x40
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b40      	cmp	r3, #64	; 0x40
 8003aaa:	d005      	beq.n	8003ab8 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 8003aac:	4b08      	ldr	r3, [pc, #32]	; (8003ad0 <ILI9341_SPI_Init+0x34>)
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <ILI9341_SPI_Init+0x34>)
 8003ab2:	2140      	movs	r1, #64	; 0x40
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	601a      	str	r2, [r3, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003ab8:	2390      	movs	r3, #144	; 0x90
 8003aba:	05db      	lsls	r3, r3, #23
 8003abc:	695a      	ldr	r2, [r3, #20]
 8003abe:	2390      	movs	r3, #144	; 0x90
 8003ac0:	05db      	lsls	r3, r3, #23
 8003ac2:	2108      	movs	r1, #8
 8003ac4:	438a      	bics	r2, r1
 8003ac6:	615a      	str	r2, [r3, #20]
}
 8003ac8:	46c0      	nop			; (mov r8, r8)
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	40013000 	.word	0x40013000

08003ad4 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 8003ad4:	b5b0      	push	{r4, r5, r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	0005      	movs	r5, r0
 8003adc:	000c      	movs	r4, r1
 8003ade:	0010      	movs	r0, r2
 8003ae0:	0019      	movs	r1, r3
 8003ae2:	1dbb      	adds	r3, r7, #6
 8003ae4:	1c2a      	adds	r2, r5, #0
 8003ae6:	801a      	strh	r2, [r3, #0]
 8003ae8:	1d3b      	adds	r3, r7, #4
 8003aea:	1c22      	adds	r2, r4, #0
 8003aec:	801a      	strh	r2, [r3, #0]
 8003aee:	1cbb      	adds	r3, r7, #2
 8003af0:	1c02      	adds	r2, r0, #0
 8003af2:	801a      	strh	r2, [r3, #0]
 8003af4:	003b      	movs	r3, r7
 8003af6:	1c0a      	adds	r2, r1, #0
 8003af8:	801a      	strh	r2, [r3, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8003afa:	4b37      	ldr	r3, [pc, #220]	; (8003bd8 <ILI9341_Draw_Vertical_Line+0x104>)
 8003afc:	881b      	ldrh	r3, [r3, #0]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	1dba      	adds	r2, r7, #6
 8003b02:	8812      	ldrh	r2, [r2, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d300      	bcc.n	8003b0a <ILI9341_Draw_Vertical_Line+0x36>
 8003b08:	e062      	b.n	8003bd0 <ILI9341_Draw_Vertical_Line+0xfc>
 8003b0a:	4b34      	ldr	r3, [pc, #208]	; (8003bdc <ILI9341_Draw_Vertical_Line+0x108>)
 8003b0c:	881b      	ldrh	r3, [r3, #0]
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	1d3a      	adds	r2, r7, #4
 8003b12:	8812      	ldrh	r2, [r2, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d25b      	bcs.n	8003bd0 <ILI9341_Draw_Vertical_Line+0xfc>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 8003b18:	1d3b      	adds	r3, r7, #4
 8003b1a:	881a      	ldrh	r2, [r3, #0]
 8003b1c:	1cbb      	adds	r3, r7, #2
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	18d3      	adds	r3, r2, r3
 8003b22:	3b01      	subs	r3, #1
 8003b24:	4a2d      	ldr	r2, [pc, #180]	; (8003bdc <ILI9341_Draw_Vertical_Line+0x108>)
 8003b26:	8812      	ldrh	r2, [r2, #0]
 8003b28:	b292      	uxth	r2, r2
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	db07      	blt.n	8003b3e <ILI9341_Draw_Vertical_Line+0x6a>
	{
		height= LCD_HEIGHT - ypos;
 8003b2e:	4b2b      	ldr	r3, [pc, #172]	; (8003bdc <ILI9341_Draw_Vertical_Line+0x108>)
 8003b30:	881b      	ldrh	r3, [r3, #0]
 8003b32:	b299      	uxth	r1, r3
 8003b34:	1cbb      	adds	r3, r7, #2
 8003b36:	1d3a      	adds	r2, r7, #4
 8003b38:	8812      	ldrh	r2, [r2, #0]
 8003b3a:	1a8a      	subs	r2, r1, r2
 8003b3c:	801a      	strh	r2, [r3, #0]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 8003b3e:	1d3a      	adds	r2, r7, #4
 8003b40:	1cbb      	adds	r3, r7, #2
 8003b42:	8812      	ldrh	r2, [r2, #0]
 8003b44:	881b      	ldrh	r3, [r3, #0]
 8003b46:	18d3      	adds	r3, r2, r3
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29c      	uxth	r4, r3
 8003b4e:	1dbb      	adds	r3, r7, #6
 8003b50:	881a      	ldrh	r2, [r3, #0]
 8003b52:	1d3b      	adds	r3, r7, #4
 8003b54:	8819      	ldrh	r1, [r3, #0]
 8003b56:	1dbb      	adds	r3, r7, #6
 8003b58:	8818      	ldrh	r0, [r3, #0]
 8003b5a:	0023      	movs	r3, r4
 8003b5c:	f000 f840 	bl	8003be0 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 8003b60:	230f      	movs	r3, #15
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	2200      	movs	r2, #0
 8003b66:	701a      	strb	r2, [r3, #0]

	if((height & 1) && (height > 1))		// don't round down to zero!
 8003b68:	1cbb      	adds	r3, r7, #2
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	4013      	ands	r3, r2
 8003b70:	d00e      	beq.n	8003b90 <ILI9341_Draw_Vertical_Line+0xbc>
 8003b72:	1cbb      	adds	r3, r7, #2
 8003b74:	881b      	ldrh	r3, [r3, #0]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d90a      	bls.n	8003b90 <ILI9341_Draw_Vertical_Line+0xbc>
	{
		truncated = 1;
 8003b7a:	230f      	movs	r3, #15
 8003b7c:	18fb      	adds	r3, r7, r3
 8003b7e:	2201      	movs	r2, #1
 8003b80:	701a      	strb	r2, [r3, #0]
		height = ((height >> 1) * 2);
 8003b82:	1cbb      	adds	r3, r7, #2
 8003b84:	881b      	ldrh	r3, [r3, #0]
 8003b86:	085b      	lsrs	r3, r3, #1
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	1cba      	adds	r2, r7, #2
 8003b8c:	18db      	adds	r3, r3, r3
 8003b8e:	8013      	strh	r3, [r2, #0]
//TODO


	//

	if(truncated)
 8003b90:	230f      	movs	r3, #15
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00c      	beq.n	8003bb4 <ILI9341_Draw_Vertical_Line+0xe0>
	{
		ILI9341_Draw_Pixel(	(xpos),
 8003b9a:	1d3a      	adds	r2, r7, #4
 8003b9c:	1cbb      	adds	r3, r7, #2
 8003b9e:	8812      	ldrh	r2, [r2, #0]
 8003ba0:	881b      	ldrh	r3, [r3, #0]
 8003ba2:	18d3      	adds	r3, r2, r3
 8003ba4:	b299      	uxth	r1, r3
 8003ba6:	003b      	movs	r3, r7
 8003ba8:	881a      	ldrh	r2, [r3, #0]
 8003baa:	1dbb      	adds	r3, r7, #6
 8003bac:	881b      	ldrh	r3, [r3, #0]
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f000 f898 	bl	8003ce4 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 8003bb4:	1cbb      	adds	r3, r7, #2
 8003bb6:	881c      	ldrh	r4, [r3, #0]
 8003bb8:	003b      	movs	r3, r7
 8003bba:	881a      	ldrh	r2, [r3, #0]
 8003bbc:	1d3b      	adds	r3, r7, #4
 8003bbe:	8819      	ldrh	r1, [r3, #0]
 8003bc0:	1dbb      	adds	r3, r7, #6
 8003bc2:	8818      	ldrh	r0, [r3, #0]
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	0023      	movs	r3, r4
 8003bca:	f000 fb7d 	bl	80042c8 <_LCD_Write_Frame>
 8003bce:	e000      	b.n	8003bd2 <ILI9341_Draw_Vertical_Line+0xfe>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8003bd0:	46c0      	nop			; (mov r8, r8)
}
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b004      	add	sp, #16
 8003bd6:	bdb0      	pop	{r4, r5, r7, pc}
 8003bd8:	20000010 	.word	0x20000010
 8003bdc:	2000000e 	.word	0x2000000e

08003be0 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 8003be0:	b5b0      	push	{r4, r5, r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	0005      	movs	r5, r0
 8003be8:	000c      	movs	r4, r1
 8003bea:	0010      	movs	r0, r2
 8003bec:	0019      	movs	r1, r3
 8003bee:	1dbb      	adds	r3, r7, #6
 8003bf0:	1c2a      	adds	r2, r5, #0
 8003bf2:	801a      	strh	r2, [r3, #0]
 8003bf4:	1d3b      	adds	r3, r7, #4
 8003bf6:	1c22      	adds	r2, r4, #0
 8003bf8:	801a      	strh	r2, [r3, #0]
 8003bfa:	1cbb      	adds	r3, r7, #2
 8003bfc:	1c02      	adds	r2, r0, #0
 8003bfe:	801a      	strh	r2, [r3, #0]
 8003c00:	003b      	movs	r3, r7
 8003c02:	1c0a      	adds	r2, r1, #0
 8003c04:	801a      	strh	r2, [r3, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 8003c06:	202a      	movs	r0, #42	; 0x2a
 8003c08:	f000 fc42 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 8003c0c:	1dbb      	adds	r3, r7, #6
 8003c0e:	881b      	ldrh	r3, [r3, #0]
 8003c10:	0a1b      	lsrs	r3, r3, #8
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	0018      	movs	r0, r3
 8003c18:	f000 fc74 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(sc);
 8003c1c:	1dbb      	adds	r3, r7, #6
 8003c1e:	881b      	ldrh	r3, [r3, #0]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	0018      	movs	r0, r3
 8003c24:	f000 fc6e 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 8003c28:	1cbb      	adds	r3, r7, #2
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	0018      	movs	r0, r3
 8003c34:	f000 fc66 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(ec);
 8003c38:	1cbb      	adds	r3, r7, #2
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	0018      	movs	r0, r3
 8003c40:	f000 fc60 	bl	8004504 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 8003c44:	202b      	movs	r0, #43	; 0x2b
 8003c46:	f000 fc23 	bl	8004490 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 8003c4a:	1d3b      	adds	r3, r7, #4
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	0a1b      	lsrs	r3, r3, #8
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	0018      	movs	r0, r3
 8003c56:	f000 fc55 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(sp);
 8003c5a:	1d3b      	adds	r3, r7, #4
 8003c5c:	881b      	ldrh	r3, [r3, #0]
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	0018      	movs	r0, r3
 8003c62:	f000 fc4f 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 8003c66:	003b      	movs	r3, r7
 8003c68:	881b      	ldrh	r3, [r3, #0]
 8003c6a:	0a1b      	lsrs	r3, r3, #8
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	0018      	movs	r0, r3
 8003c72:	f000 fc47 	bl	8004504 <_LCD_SendData>
	_LCD_SendData(ep);
 8003c76:	003b      	movs	r3, r7
 8003c78:	881b      	ldrh	r3, [r3, #0]
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	f000 fc41 	bl	8004504 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 8003c82:	202c      	movs	r0, #44	; 0x2c
 8003c84:	f000 fc04 	bl	8004490 <_LCD_SendCommand>
}
 8003c88:	46c0      	nop			; (mov r8, r8)
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b002      	add	sp, #8
 8003c8e:	bdb0      	pop	{r4, r5, r7, pc}

08003c90 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af02      	add	r7, sp, #8
 8003c96:	0002      	movs	r2, r0
 8003c98:	1dbb      	adds	r3, r7, #6
 8003c9a:	801a      	strh	r2, [r3, #0]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	; (8003cdc <ILI9341_Fill_Screen+0x4c>)
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	4b0f      	ldr	r3, [pc, #60]	; (8003ce0 <ILI9341_Fill_Screen+0x50>)
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	2100      	movs	r1, #0
 8003caa:	2000      	movs	r0, #0
 8003cac:	f7ff ff98 	bl	8003be0 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 8003cb0:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <ILI9341_Fill_Screen+0x4c>)
 8003cb2:	881b      	ldrh	r3, [r3, #0]
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	001a      	movs	r2, r3
 8003cb8:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <ILI9341_Fill_Screen+0x50>)
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	4353      	muls	r3, r2
 8003cc0:	0019      	movs	r1, r3
 8003cc2:	1dbb      	adds	r3, r7, #6
 8003cc4:	881a      	ldrh	r2, [r3, #0]
 8003cc6:	2304      	movs	r3, #4
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	000b      	movs	r3, r1
 8003ccc:	2100      	movs	r1, #0
 8003cce:	2000      	movs	r0, #0
 8003cd0:	f000 fafa 	bl	80042c8 <_LCD_Write_Frame>
}
 8003cd4:	46c0      	nop			; (mov r8, r8)
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b002      	add	sp, #8
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20000010 	.word	0x20000010
 8003ce0:	2000000e 	.word	0x2000000e

08003ce4 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 8003ce4:	b590      	push	{r4, r7, lr}
 8003ce6:	b08f      	sub	sp, #60	; 0x3c
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	0004      	movs	r4, r0
 8003cec:	0008      	movs	r0, r1
 8003cee:	0011      	movs	r1, r2
 8003cf0:	1dbb      	adds	r3, r7, #6
 8003cf2:	1c22      	adds	r2, r4, #0
 8003cf4:	801a      	strh	r2, [r3, #0]
 8003cf6:	1d3b      	adds	r3, r7, #4
 8003cf8:	1c02      	adds	r2, r0, #0
 8003cfa:	801a      	strh	r2, [r3, #0]
 8003cfc:	1cbb      	adds	r3, r7, #2
 8003cfe:	1c0a      	adds	r2, r1, #0
 8003d00:	801a      	strh	r2, [r3, #0]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8003d02:	4bc8      	ldr	r3, [pc, #800]	; (8004024 <ILI9341_Draw_Pixel+0x340>)
 8003d04:	881b      	ldrh	r3, [r3, #0]
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	1dba      	adds	r2, r7, #6
 8003d0a:	8812      	ldrh	r2, [r2, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d300      	bcc.n	8003d12 <ILI9341_Draw_Pixel+0x2e>
 8003d10:	e184      	b.n	800401c <ILI9341_Draw_Pixel+0x338>
 8003d12:	4bc5      	ldr	r3, [pc, #788]	; (8004028 <ILI9341_Draw_Pixel+0x344>)
 8003d14:	881b      	ldrh	r3, [r3, #0]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	1d3a      	adds	r2, r7, #4
 8003d1a:	8812      	ldrh	r2, [r2, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d300      	bcc.n	8003d22 <ILI9341_Draw_Pixel+0x3e>
 8003d20:	e17c      	b.n	800401c <ILI9341_Draw_Pixel+0x338>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8003d22:	2390      	movs	r3, #144	; 0x90
 8003d24:	05db      	lsls	r3, r3, #23
 8003d26:	695a      	ldr	r2, [r3, #20]
 8003d28:	2390      	movs	r3, #144	; 0x90
 8003d2a:	05db      	lsls	r3, r3, #23
 8003d2c:	2110      	movs	r1, #16
 8003d2e:	438a      	bics	r2, r1
 8003d30:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003d32:	2390      	movs	r3, #144	; 0x90
 8003d34:	05db      	lsls	r3, r3, #23
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	2390      	movs	r3, #144	; 0x90
 8003d3a:	05db      	lsls	r3, r3, #23
 8003d3c:	2108      	movs	r1, #8
 8003d3e:	438a      	bics	r2, r1
 8003d40:	615a      	str	r2, [r3, #20]
	_SPI_SendByte(0x2A, 0, 10);
 8003d42:	220a      	movs	r2, #10
 8003d44:	2100      	movs	r1, #0
 8003d46:	202a      	movs	r0, #42	; 0x2a
 8003d48:	f000 fc16 	bl	8004578 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	637b      	str	r3, [r7, #52]	; 0x34
 8003d50:	e00a      	b.n	8003d68 <ILI9341_Draw_Pixel+0x84>
 8003d52:	2390      	movs	r3, #144	; 0x90
 8003d54:	05db      	lsls	r3, r3, #23
 8003d56:	695a      	ldr	r2, [r3, #20]
 8003d58:	2390      	movs	r3, #144	; 0x90
 8003d5a:	05db      	lsls	r3, r3, #23
 8003d5c:	2108      	movs	r1, #8
 8003d5e:	438a      	bics	r2, r1
 8003d60:	615a      	str	r2, [r3, #20]
 8003d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d64:	3301      	adds	r3, #1
 8003d66:	637b      	str	r3, [r7, #52]	; 0x34
 8003d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	ddf1      	ble.n	8003d52 <ILI9341_Draw_Pixel+0x6e>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8003d6e:	2390      	movs	r3, #144	; 0x90
 8003d70:	05db      	lsls	r3, r3, #23
 8003d72:	695a      	ldr	r2, [r3, #20]
 8003d74:	2390      	movs	r3, #144	; 0x90
 8003d76:	05db      	lsls	r3, r3, #23
 8003d78:	2110      	movs	r1, #16
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003d7e:	2390      	movs	r3, #144	; 0x90
 8003d80:	05db      	lsls	r3, r3, #23
 8003d82:	695a      	ldr	r2, [r3, #20]
 8003d84:	2390      	movs	r3, #144	; 0x90
 8003d86:	05db      	lsls	r3, r3, #23
 8003d88:	2108      	movs	r1, #8
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	615a      	str	r2, [r3, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003d8e:	2390      	movs	r3, #144	; 0x90
 8003d90:	05db      	lsls	r3, r3, #23
 8003d92:	695a      	ldr	r2, [r3, #20]
 8003d94:	2390      	movs	r3, #144	; 0x90
 8003d96:	05db      	lsls	r3, r3, #23
 8003d98:	2108      	movs	r1, #8
 8003d9a:	438a      	bics	r2, r1
 8003d9c:	615a      	str	r2, [r3, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 8003d9e:	1dbb      	adds	r3, r7, #6
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	0a1b      	lsrs	r3, r3, #8
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	2114      	movs	r1, #20
 8003daa:	187b      	adds	r3, r7, r1
 8003dac:	701a      	strb	r2, [r3, #0]
 8003dae:	1dbb      	adds	r3, r7, #6
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	187b      	adds	r3, r7, r1
 8003db6:	705a      	strb	r2, [r3, #1]
 8003db8:	1dbb      	adds	r3, r7, #6
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	121b      	asrs	r3, r3, #8
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	187b      	adds	r3, r7, r1
 8003dc4:	709a      	strb	r2, [r3, #2]
 8003dc6:	1dbb      	adds	r3, r7, #6
 8003dc8:	881b      	ldrh	r3, [r3, #0]
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	3301      	adds	r3, #1
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	187b      	adds	r3, r7, r1
 8003dd2:	70da      	strb	r2, [r3, #3]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 8003dd4:	1878      	adds	r0, r7, r1
 8003dd6:	230a      	movs	r3, #10
 8003dd8:	2200      	movs	r2, #0
 8003dda:	2104      	movs	r1, #4
 8003ddc:	f000 fc06 	bl	80045ec <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003de0:	2300      	movs	r3, #0
 8003de2:	633b      	str	r3, [r7, #48]	; 0x30
 8003de4:	e00a      	b.n	8003dfc <ILI9341_Draw_Pixel+0x118>
 8003de6:	2390      	movs	r3, #144	; 0x90
 8003de8:	05db      	lsls	r3, r3, #23
 8003dea:	695a      	ldr	r2, [r3, #20]
 8003dec:	2390      	movs	r3, #144	; 0x90
 8003dee:	05db      	lsls	r3, r3, #23
 8003df0:	2108      	movs	r1, #8
 8003df2:	438a      	bics	r2, r1
 8003df4:	615a      	str	r2, [r3, #20]
 8003df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df8:	3301      	adds	r3, #1
 8003dfa:	633b      	str	r3, [r7, #48]	; 0x30
 8003dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	ddf1      	ble.n	8003de6 <ILI9341_Draw_Pixel+0x102>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003e02:	2390      	movs	r3, #144	; 0x90
 8003e04:	05db      	lsls	r3, r3, #23
 8003e06:	695a      	ldr	r2, [r3, #20]
 8003e08:	2390      	movs	r3, #144	; 0x90
 8003e0a:	05db      	lsls	r3, r3, #23
 8003e0c:	2108      	movs	r1, #8
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	615a      	str	r2, [r3, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8003e12:	2390      	movs	r3, #144	; 0x90
 8003e14:	05db      	lsls	r3, r3, #23
 8003e16:	695a      	ldr	r2, [r3, #20]
 8003e18:	2390      	movs	r3, #144	; 0x90
 8003e1a:	05db      	lsls	r3, r3, #23
 8003e1c:	2110      	movs	r1, #16
 8003e1e:	438a      	bics	r2, r1
 8003e20:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003e22:	2390      	movs	r3, #144	; 0x90
 8003e24:	05db      	lsls	r3, r3, #23
 8003e26:	695a      	ldr	r2, [r3, #20]
 8003e28:	2390      	movs	r3, #144	; 0x90
 8003e2a:	05db      	lsls	r3, r3, #23
 8003e2c:	2108      	movs	r1, #8
 8003e2e:	438a      	bics	r2, r1
 8003e30:	615a      	str	r2, [r3, #20]
	_SPI_SendByte(0x2B, 0, 10);
 8003e32:	220a      	movs	r2, #10
 8003e34:	2100      	movs	r1, #0
 8003e36:	202b      	movs	r0, #43	; 0x2b
 8003e38:	f000 fb9e 	bl	8004578 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e40:	e00a      	b.n	8003e58 <ILI9341_Draw_Pixel+0x174>
 8003e42:	2390      	movs	r3, #144	; 0x90
 8003e44:	05db      	lsls	r3, r3, #23
 8003e46:	695a      	ldr	r2, [r3, #20]
 8003e48:	2390      	movs	r3, #144	; 0x90
 8003e4a:	05db      	lsls	r3, r3, #23
 8003e4c:	2108      	movs	r1, #8
 8003e4e:	438a      	bics	r2, r1
 8003e50:	615a      	str	r2, [r3, #20]
 8003e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e54:	3301      	adds	r3, #1
 8003e56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	ddf1      	ble.n	8003e42 <ILI9341_Draw_Pixel+0x15e>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8003e5e:	2390      	movs	r3, #144	; 0x90
 8003e60:	05db      	lsls	r3, r3, #23
 8003e62:	695a      	ldr	r2, [r3, #20]
 8003e64:	2390      	movs	r3, #144	; 0x90
 8003e66:	05db      	lsls	r3, r3, #23
 8003e68:	2110      	movs	r1, #16
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003e6e:	2390      	movs	r3, #144	; 0x90
 8003e70:	05db      	lsls	r3, r3, #23
 8003e72:	695a      	ldr	r2, [r3, #20]
 8003e74:	2390      	movs	r3, #144	; 0x90
 8003e76:	05db      	lsls	r3, r3, #23
 8003e78:	2108      	movs	r1, #8
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	615a      	str	r2, [r3, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003e7e:	2390      	movs	r3, #144	; 0x90
 8003e80:	05db      	lsls	r3, r3, #23
 8003e82:	695a      	ldr	r2, [r3, #20]
 8003e84:	2390      	movs	r3, #144	; 0x90
 8003e86:	05db      	lsls	r3, r3, #23
 8003e88:	2108      	movs	r1, #8
 8003e8a:	438a      	bics	r2, r1
 8003e8c:	615a      	str	r2, [r3, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 8003e8e:	1d3b      	adds	r3, r7, #4
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	0a1b      	lsrs	r3, r3, #8
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	2110      	movs	r1, #16
 8003e9a:	187b      	adds	r3, r7, r1
 8003e9c:	701a      	strb	r2, [r3, #0]
 8003e9e:	1d3b      	adds	r3, r7, #4
 8003ea0:	881b      	ldrh	r3, [r3, #0]
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	187b      	adds	r3, r7, r1
 8003ea6:	705a      	strb	r2, [r3, #1]
 8003ea8:	1d3b      	adds	r3, r7, #4
 8003eaa:	881b      	ldrh	r3, [r3, #0]
 8003eac:	3301      	adds	r3, #1
 8003eae:	121b      	asrs	r3, r3, #8
 8003eb0:	b2da      	uxtb	r2, r3
 8003eb2:	187b      	adds	r3, r7, r1
 8003eb4:	709a      	strb	r2, [r3, #2]
 8003eb6:	1d3b      	adds	r3, r7, #4
 8003eb8:	881b      	ldrh	r3, [r3, #0]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	b2da      	uxtb	r2, r3
 8003ec0:	187b      	adds	r3, r7, r1
 8003ec2:	70da      	strb	r2, [r3, #3]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 8003ec4:	1878      	adds	r0, r7, r1
 8003ec6:	230a      	movs	r3, #10
 8003ec8:	2200      	movs	r2, #0
 8003eca:	2104      	movs	r1, #4
 8003ecc:	f000 fb8e 	bl	80045ec <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ed4:	e00a      	b.n	8003eec <ILI9341_Draw_Pixel+0x208>
 8003ed6:	2390      	movs	r3, #144	; 0x90
 8003ed8:	05db      	lsls	r3, r3, #23
 8003eda:	695a      	ldr	r2, [r3, #20]
 8003edc:	2390      	movs	r3, #144	; 0x90
 8003ede:	05db      	lsls	r3, r3, #23
 8003ee0:	2108      	movs	r1, #8
 8003ee2:	438a      	bics	r2, r1
 8003ee4:	615a      	str	r2, [r3, #20]
 8003ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee8:	3301      	adds	r3, #1
 8003eea:	62bb      	str	r3, [r7, #40]	; 0x28
 8003eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	ddf1      	ble.n	8003ed6 <ILI9341_Draw_Pixel+0x1f2>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003ef2:	2390      	movs	r3, #144	; 0x90
 8003ef4:	05db      	lsls	r3, r3, #23
 8003ef6:	695a      	ldr	r2, [r3, #20]
 8003ef8:	2390      	movs	r3, #144	; 0x90
 8003efa:	05db      	lsls	r3, r3, #23
 8003efc:	2108      	movs	r1, #8
 8003efe:	430a      	orrs	r2, r1
 8003f00:	615a      	str	r2, [r3, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8003f02:	2390      	movs	r3, #144	; 0x90
 8003f04:	05db      	lsls	r3, r3, #23
 8003f06:	695a      	ldr	r2, [r3, #20]
 8003f08:	2390      	movs	r3, #144	; 0x90
 8003f0a:	05db      	lsls	r3, r3, #23
 8003f0c:	2110      	movs	r1, #16
 8003f0e:	438a      	bics	r2, r1
 8003f10:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003f12:	2390      	movs	r3, #144	; 0x90
 8003f14:	05db      	lsls	r3, r3, #23
 8003f16:	695a      	ldr	r2, [r3, #20]
 8003f18:	2390      	movs	r3, #144	; 0x90
 8003f1a:	05db      	lsls	r3, r3, #23
 8003f1c:	2108      	movs	r1, #8
 8003f1e:	438a      	bics	r2, r1
 8003f20:	615a      	str	r2, [r3, #20]
	_SPI_SendByte(0x2C, 0, 10);
 8003f22:	220a      	movs	r2, #10
 8003f24:	2100      	movs	r1, #0
 8003f26:	202c      	movs	r0, #44	; 0x2c
 8003f28:	f000 fb26 	bl	8004578 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f30:	e00a      	b.n	8003f48 <ILI9341_Draw_Pixel+0x264>
 8003f32:	2390      	movs	r3, #144	; 0x90
 8003f34:	05db      	lsls	r3, r3, #23
 8003f36:	695a      	ldr	r2, [r3, #20]
 8003f38:	2390      	movs	r3, #144	; 0x90
 8003f3a:	05db      	lsls	r3, r3, #23
 8003f3c:	2108      	movs	r1, #8
 8003f3e:	438a      	bics	r2, r1
 8003f40:	615a      	str	r2, [r3, #20]
 8003f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f44:	3301      	adds	r3, #1
 8003f46:	627b      	str	r3, [r7, #36]	; 0x24
 8003f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	ddf1      	ble.n	8003f32 <ILI9341_Draw_Pixel+0x24e>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8003f4e:	2390      	movs	r3, #144	; 0x90
 8003f50:	05db      	lsls	r3, r3, #23
 8003f52:	695a      	ldr	r2, [r3, #20]
 8003f54:	2390      	movs	r3, #144	; 0x90
 8003f56:	05db      	lsls	r3, r3, #23
 8003f58:	2110      	movs	r1, #16
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003f5e:	2390      	movs	r3, #144	; 0x90
 8003f60:	05db      	lsls	r3, r3, #23
 8003f62:	695a      	ldr	r2, [r3, #20]
 8003f64:	2390      	movs	r3, #144	; 0x90
 8003f66:	05db      	lsls	r3, r3, #23
 8003f68:	2108      	movs	r1, #8
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	615a      	str	r2, [r3, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003f6e:	2390      	movs	r3, #144	; 0x90
 8003f70:	05db      	lsls	r3, r3, #23
 8003f72:	695a      	ldr	r2, [r3, #20]
 8003f74:	2390      	movs	r3, #144	; 0x90
 8003f76:	05db      	lsls	r3, r3, #23
 8003f78:	2108      	movs	r1, #8
 8003f7a:	438a      	bics	r2, r1
 8003f7c:	615a      	str	r2, [r3, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 8003f7e:	1cbb      	adds	r3, r7, #2
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	0a1b      	lsrs	r3, r3, #8
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	210c      	movs	r1, #12
 8003f8a:	187b      	adds	r3, r7, r1
 8003f8c:	701a      	strb	r2, [r3, #0]
 8003f8e:	1cbb      	adds	r3, r7, #2
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	187b      	adds	r3, r7, r1
 8003f96:	705a      	strb	r2, [r3, #1]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 8003f98:	1878      	adds	r0, r7, r1
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	2102      	movs	r1, #2
 8003fa0:	f000 fb24 	bl	80045ec <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	623b      	str	r3, [r7, #32]
 8003fa8:	e00a      	b.n	8003fc0 <ILI9341_Draw_Pixel+0x2dc>
 8003faa:	2390      	movs	r3, #144	; 0x90
 8003fac:	05db      	lsls	r3, r3, #23
 8003fae:	695a      	ldr	r2, [r3, #20]
 8003fb0:	2390      	movs	r3, #144	; 0x90
 8003fb2:	05db      	lsls	r3, r3, #23
 8003fb4:	2108      	movs	r1, #8
 8003fb6:	438a      	bics	r2, r1
 8003fb8:	615a      	str	r2, [r3, #20]
 8003fba:	6a3b      	ldr	r3, [r7, #32]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	623b      	str	r3, [r7, #32]
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	ddf1      	ble.n	8003faa <ILI9341_Draw_Pixel+0x2c6>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61fb      	str	r3, [r7, #28]
 8003fca:	e00a      	b.n	8003fe2 <ILI9341_Draw_Pixel+0x2fe>
 8003fcc:	2390      	movs	r3, #144	; 0x90
 8003fce:	05db      	lsls	r3, r3, #23
 8003fd0:	695a      	ldr	r2, [r3, #20]
 8003fd2:	2390      	movs	r3, #144	; 0x90
 8003fd4:	05db      	lsls	r3, r3, #23
 8003fd6:	2108      	movs	r1, #8
 8003fd8:	438a      	bics	r2, r1
 8003fda:	615a      	str	r2, [r3, #20]
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	ddf1      	ble.n	8003fcc <ILI9341_Draw_Pixel+0x2e8>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003fe8:	2300      	movs	r3, #0
 8003fea:	61bb      	str	r3, [r7, #24]
 8003fec:	e00a      	b.n	8004004 <ILI9341_Draw_Pixel+0x320>
 8003fee:	2390      	movs	r3, #144	; 0x90
 8003ff0:	05db      	lsls	r3, r3, #23
 8003ff2:	695a      	ldr	r2, [r3, #20]
 8003ff4:	2390      	movs	r3, #144	; 0x90
 8003ff6:	05db      	lsls	r3, r3, #23
 8003ff8:	2108      	movs	r1, #8
 8003ffa:	438a      	bics	r2, r1
 8003ffc:	615a      	str	r2, [r3, #20]
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	3301      	adds	r3, #1
 8004002:	61bb      	str	r3, [r7, #24]
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	2b02      	cmp	r3, #2
 8004008:	ddf1      	ble.n	8003fee <ILI9341_Draw_Pixel+0x30a>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800400a:	2390      	movs	r3, #144	; 0x90
 800400c:	05db      	lsls	r3, r3, #23
 800400e:	695a      	ldr	r2, [r3, #20]
 8004010:	2390      	movs	r3, #144	; 0x90
 8004012:	05db      	lsls	r3, r3, #23
 8004014:	2108      	movs	r1, #8
 8004016:	430a      	orrs	r2, r1
 8004018:	615a      	str	r2, [r3, #20]
 800401a:	e000      	b.n	800401e <ILI9341_Draw_Pixel+0x33a>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800401c:	46c0      	nop			; (mov r8, r8)


}
 800401e:	46bd      	mov	sp, r7
 8004020:	b00f      	add	sp, #60	; 0x3c
 8004022:	bd90      	pop	{r4, r7, pc}
 8004024:	20000010 	.word	0x20000010
 8004028:	2000000e 	.word	0x2000000e

0800402c <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800402c:	b5b0      	push	{r4, r5, r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af02      	add	r7, sp, #8
 8004032:	0005      	movs	r5, r0
 8004034:	000c      	movs	r4, r1
 8004036:	0010      	movs	r0, r2
 8004038:	0019      	movs	r1, r3
 800403a:	1dbb      	adds	r3, r7, #6
 800403c:	1c2a      	adds	r2, r5, #0
 800403e:	801a      	strh	r2, [r3, #0]
 8004040:	1d3b      	adds	r3, r7, #4
 8004042:	1c22      	adds	r2, r4, #0
 8004044:	801a      	strh	r2, [r3, #0]
 8004046:	1cbb      	adds	r3, r7, #2
 8004048:	1c02      	adds	r2, r0, #0
 800404a:	801a      	strh	r2, [r3, #0]
 800404c:	003b      	movs	r3, r7
 800404e:	1c0a      	adds	r2, r1, #0
 8004050:	801a      	strh	r2, [r3, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8004052:	4b5b      	ldr	r3, [pc, #364]	; (80041c0 <ILI9341_Draw_Rectangle+0x194>)
 8004054:	881b      	ldrh	r3, [r3, #0]
 8004056:	b29b      	uxth	r3, r3
 8004058:	1dba      	adds	r2, r7, #6
 800405a:	8812      	ldrh	r2, [r2, #0]
 800405c:	429a      	cmp	r2, r3
 800405e:	d300      	bcc.n	8004062 <ILI9341_Draw_Rectangle+0x36>
 8004060:	e0a9      	b.n	80041b6 <ILI9341_Draw_Rectangle+0x18a>
 8004062:	4b58      	ldr	r3, [pc, #352]	; (80041c4 <ILI9341_Draw_Rectangle+0x198>)
 8004064:	881b      	ldrh	r3, [r3, #0]
 8004066:	b29b      	uxth	r3, r3
 8004068:	1d3a      	adds	r2, r7, #4
 800406a:	8812      	ldrh	r2, [r2, #0]
 800406c:	429a      	cmp	r2, r3
 800406e:	d300      	bcc.n	8004072 <ILI9341_Draw_Rectangle+0x46>
 8004070:	e0a1      	b.n	80041b6 <ILI9341_Draw_Rectangle+0x18a>
	if((xpos+width-1)>=LCD_WIDTH)
 8004072:	1dbb      	adds	r3, r7, #6
 8004074:	881a      	ldrh	r2, [r3, #0]
 8004076:	1cbb      	adds	r3, r7, #2
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	18d3      	adds	r3, r2, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	4a50      	ldr	r2, [pc, #320]	; (80041c0 <ILI9341_Draw_Rectangle+0x194>)
 8004080:	8812      	ldrh	r2, [r2, #0]
 8004082:	b292      	uxth	r2, r2
 8004084:	4293      	cmp	r3, r2
 8004086:	db07      	blt.n	8004098 <ILI9341_Draw_Rectangle+0x6c>
		{
			width=LCD_WIDTH-xpos;
 8004088:	4b4d      	ldr	r3, [pc, #308]	; (80041c0 <ILI9341_Draw_Rectangle+0x194>)
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	b299      	uxth	r1, r3
 800408e:	1cbb      	adds	r3, r7, #2
 8004090:	1dba      	adds	r2, r7, #6
 8004092:	8812      	ldrh	r2, [r2, #0]
 8004094:	1a8a      	subs	r2, r1, r2
 8004096:	801a      	strh	r2, [r3, #0]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 8004098:	1d3b      	adds	r3, r7, #4
 800409a:	881a      	ldrh	r2, [r3, #0]
 800409c:	003b      	movs	r3, r7
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	18d3      	adds	r3, r2, r3
 80040a2:	3b01      	subs	r3, #1
 80040a4:	4a47      	ldr	r2, [pc, #284]	; (80041c4 <ILI9341_Draw_Rectangle+0x198>)
 80040a6:	8812      	ldrh	r2, [r2, #0]
 80040a8:	b292      	uxth	r2, r2
 80040aa:	4293      	cmp	r3, r2
 80040ac:	db07      	blt.n	80040be <ILI9341_Draw_Rectangle+0x92>
		{
			height=LCD_HEIGHT-ypos;
 80040ae:	4b45      	ldr	r3, [pc, #276]	; (80041c4 <ILI9341_Draw_Rectangle+0x198>)
 80040b0:	881b      	ldrh	r3, [r3, #0]
 80040b2:	b299      	uxth	r1, r3
 80040b4:	003b      	movs	r3, r7
 80040b6:	1d3a      	adds	r2, r7, #4
 80040b8:	8812      	ldrh	r2, [r2, #0]
 80040ba:	1a8a      	subs	r2, r1, r2
 80040bc:	801a      	strh	r2, [r3, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 80040be:	1dba      	adds	r2, r7, #6
 80040c0:	1cbb      	adds	r3, r7, #2
 80040c2:	8812      	ldrh	r2, [r2, #0]
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	18d3      	adds	r3, r2, r3
 80040c8:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 80040ce:	1d3a      	adds	r2, r7, #4
 80040d0:	003b      	movs	r3, r7
 80040d2:	8812      	ldrh	r2, [r2, #0]
 80040d4:	881b      	ldrh	r3, [r3, #0]
 80040d6:	18d3      	adds	r3, r2, r3
 80040d8:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 80040da:	3b01      	subs	r3, #1
 80040dc:	b29a      	uxth	r2, r3
 80040de:	1d3b      	adds	r3, r7, #4
 80040e0:	8819      	ldrh	r1, [r3, #0]
 80040e2:	1dbb      	adds	r3, r7, #6
 80040e4:	8818      	ldrh	r0, [r3, #0]
 80040e6:	0013      	movs	r3, r2
 80040e8:	0022      	movs	r2, r4
 80040ea:	f7ff fd79 	bl	8003be0 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 80040ee:	200e      	movs	r0, #14
 80040f0:	183b      	adds	r3, r7, r0
 80040f2:	003a      	movs	r2, r7
 80040f4:	1cb9      	adds	r1, r7, #2
 80040f6:	8812      	ldrh	r2, [r2, #0]
 80040f8:	8809      	ldrh	r1, [r1, #0]
 80040fa:	434a      	muls	r2, r1
 80040fc:	801a      	strh	r2, [r3, #0]
	uint8_t truncated = 0;
 80040fe:	230d      	movs	r3, #13
 8004100:	18fb      	adds	r3, r7, r3
 8004102:	2200      	movs	r2, #0
 8004104:	701a      	strb	r2, [r3, #0]

	if((size & 1) && (size > 1))		// don't round down to zero!
 8004106:	183b      	adds	r3, r7, r0
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	2201      	movs	r2, #1
 800410c:	4013      	ands	r3, r2
 800410e:	d010      	beq.n	8004132 <ILI9341_Draw_Rectangle+0x106>
 8004110:	230e      	movs	r3, #14
 8004112:	18fb      	adds	r3, r7, r3
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d90b      	bls.n	8004132 <ILI9341_Draw_Rectangle+0x106>
	{
		truncated = 1;
 800411a:	230d      	movs	r3, #13
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	2201      	movs	r2, #1
 8004120:	701a      	strb	r2, [r3, #0]
	 	size = ((size >> 1) * 2);
 8004122:	220e      	movs	r2, #14
 8004124:	18bb      	adds	r3, r7, r2
 8004126:	881b      	ldrh	r3, [r3, #0]
 8004128:	085b      	lsrs	r3, r3, #1
 800412a:	b29b      	uxth	r3, r3
 800412c:	18ba      	adds	r2, r7, r2
 800412e:	18db      	adds	r3, r3, r3
 8004130:	8013      	strh	r3, [r2, #0]
	}

	_LCD_Write_Frame(	xpos,
 8004132:	230e      	movs	r3, #14
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	881c      	ldrh	r4, [r3, #0]
 8004138:	2320      	movs	r3, #32
 800413a:	18fb      	adds	r3, r7, r3
 800413c:	881a      	ldrh	r2, [r3, #0]
 800413e:	1d3b      	adds	r3, r7, #4
 8004140:	8819      	ldrh	r1, [r3, #0]
 8004142:	1dbb      	adds	r3, r7, #6
 8004144:	8818      	ldrh	r0, [r3, #0]
 8004146:	2324      	movs	r3, #36	; 0x24
 8004148:	18fb      	adds	r3, r7, r3
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	0023      	movs	r3, r4
 8004150:	f000 f8ba 	bl	80042c8 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 8004154:	230d      	movs	r3, #13
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d02c      	beq.n	80041b8 <ILI9341_Draw_Rectangle+0x18c>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800415e:	1dba      	adds	r2, r7, #6
 8004160:	1cbb      	adds	r3, r7, #2
 8004162:	8812      	ldrh	r2, [r2, #0]
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	18d3      	adds	r3, r2, r3
 8004168:	b29b      	uxth	r3, r3
 800416a:	3b02      	subs	r3, #2
 800416c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800416e:	1d3a      	adds	r2, r7, #4
 8004170:	003b      	movs	r3, r7
 8004172:	8812      	ldrh	r2, [r2, #0]
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	18d3      	adds	r3, r2, r3
 8004178:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800417a:	3b01      	subs	r3, #1
 800417c:	b29b      	uxth	r3, r3
 800417e:	2420      	movs	r4, #32
 8004180:	193a      	adds	r2, r7, r4
 8004182:	8812      	ldrh	r2, [r2, #0]
 8004184:	0019      	movs	r1, r3
 8004186:	f7ff fdad 	bl	8003ce4 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800418a:	1dba      	adds	r2, r7, #6
 800418c:	1cbb      	adds	r3, r7, #2
 800418e:	8812      	ldrh	r2, [r2, #0]
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	18d3      	adds	r3, r2, r3
 8004194:	b29b      	uxth	r3, r3
 8004196:	3b01      	subs	r3, #1
 8004198:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800419a:	1d3a      	adds	r2, r7, #4
 800419c:	003b      	movs	r3, r7
 800419e:	8812      	ldrh	r2, [r2, #0]
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	18d3      	adds	r3, r2, r3
 80041a4:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	193a      	adds	r2, r7, r4
 80041ac:	8812      	ldrh	r2, [r2, #0]
 80041ae:	0019      	movs	r1, r3
 80041b0:	f7ff fd98 	bl	8003ce4 <ILI9341_Draw_Pixel>
 80041b4:	e000      	b.n	80041b8 <ILI9341_Draw_Rectangle+0x18c>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 80041b6:	46c0      	nop			; (mov r8, r8)
							colour);
	}
}
 80041b8:	46bd      	mov	sp, r7
 80041ba:	b004      	add	sp, #16
 80041bc:	bdb0      	pop	{r4, r5, r7, pc}
 80041be:	46c0      	nop			; (mov r8, r8)
 80041c0:	20000010 	.word	0x20000010
 80041c4:	2000000e 	.word	0x2000000e

080041c8 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 80041c8:	b590      	push	{r4, r7, lr}
 80041ca:	b085      	sub	sp, #20
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	0002      	movs	r2, r0
 80041d0:	1dfb      	adds	r3, r7, #7
 80041d2:	701a      	strb	r2, [r3, #0]

	uint8_t screen_rotation = rotation;
 80041d4:	240f      	movs	r4, #15
 80041d6:	193b      	adds	r3, r7, r4
 80041d8:	1dfa      	adds	r2, r7, #7
 80041da:	7812      	ldrb	r2, [r2, #0]
 80041dc:	701a      	strb	r2, [r3, #0]

	_LCD_SendCommand(0x36);
 80041de:	2036      	movs	r0, #54	; 0x36
 80041e0:	f000 f956 	bl	8004490 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 80041e4:	193b      	adds	r3, r7, r4
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d013      	beq.n	8004214 <ILI9341_Set_Rotation+0x4c>
 80041ec:	dc02      	bgt.n	80041f4 <ILI9341_Set_Rotation+0x2c>
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d005      	beq.n	80041fe <ILI9341_Set_Rotation+0x36>
			LCD_WIDTH  = 320;
			LCD_HEIGHT = 240;
			break;
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80041f2:	e030      	b.n	8004256 <ILI9341_Set_Rotation+0x8e>
	switch(screen_rotation)
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d018      	beq.n	800422a <ILI9341_Set_Rotation+0x62>
 80041f8:	2b03      	cmp	r3, #3
 80041fa:	d021      	beq.n	8004240 <ILI9341_Set_Rotation+0x78>
			break;
 80041fc:	e02b      	b.n	8004256 <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x40|0x08);
 80041fe:	2048      	movs	r0, #72	; 0x48
 8004200:	f000 f980 	bl	8004504 <_LCD_SendData>
			LCD_WIDTH = 240;
 8004204:	4b16      	ldr	r3, [pc, #88]	; (8004260 <ILI9341_Set_Rotation+0x98>)
 8004206:	22f0      	movs	r2, #240	; 0xf0
 8004208:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800420a:	4b16      	ldr	r3, [pc, #88]	; (8004264 <ILI9341_Set_Rotation+0x9c>)
 800420c:	22a0      	movs	r2, #160	; 0xa0
 800420e:	0052      	lsls	r2, r2, #1
 8004210:	801a      	strh	r2, [r3, #0]
			break;
 8004212:	e020      	b.n	8004256 <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x20|0x08);
 8004214:	2028      	movs	r0, #40	; 0x28
 8004216:	f000 f975 	bl	8004504 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800421a:	4b11      	ldr	r3, [pc, #68]	; (8004260 <ILI9341_Set_Rotation+0x98>)
 800421c:	22a0      	movs	r2, #160	; 0xa0
 800421e:	0052      	lsls	r2, r2, #1
 8004220:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8004222:	4b10      	ldr	r3, [pc, #64]	; (8004264 <ILI9341_Set_Rotation+0x9c>)
 8004224:	22f0      	movs	r2, #240	; 0xf0
 8004226:	801a      	strh	r2, [r3, #0]
			break;
 8004228:	e015      	b.n	8004256 <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x80|0x08);
 800422a:	2088      	movs	r0, #136	; 0x88
 800422c:	f000 f96a 	bl	8004504 <_LCD_SendData>
			LCD_WIDTH  = 240;
 8004230:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <ILI9341_Set_Rotation+0x98>)
 8004232:	22f0      	movs	r2, #240	; 0xf0
 8004234:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <ILI9341_Set_Rotation+0x9c>)
 8004238:	22a0      	movs	r2, #160	; 0xa0
 800423a:	0052      	lsls	r2, r2, #1
 800423c:	801a      	strh	r2, [r3, #0]
			break;
 800423e:	e00a      	b.n	8004256 <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x40|0x80|0x20|0x08);
 8004240:	20e8      	movs	r0, #232	; 0xe8
 8004242:	f000 f95f 	bl	8004504 <_LCD_SendData>
			LCD_WIDTH  = 320;
 8004246:	4b06      	ldr	r3, [pc, #24]	; (8004260 <ILI9341_Set_Rotation+0x98>)
 8004248:	22a0      	movs	r2, #160	; 0xa0
 800424a:	0052      	lsls	r2, r2, #1
 800424c:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800424e:	4b05      	ldr	r3, [pc, #20]	; (8004264 <ILI9341_Set_Rotation+0x9c>)
 8004250:	22f0      	movs	r2, #240	; 0xf0
 8004252:	801a      	strh	r2, [r3, #0]
			break;
 8004254:	46c0      	nop			; (mov r8, r8)
	}
}
 8004256:	46c0      	nop			; (mov r8, r8)
 8004258:	46bd      	mov	sp, r7
 800425a:	b005      	add	sp, #20
 800425c:	bd90      	pop	{r4, r7, pc}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	20000010 	.word	0x20000010
 8004264:	2000000e 	.word	0x2000000e

08004268 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800426c:	4b04      	ldr	r3, [pc, #16]	; (8004280 <_LCD_Enable+0x18>)
 800426e:	695a      	ldr	r2, [r3, #20]
 8004270:	4b03      	ldr	r3, [pc, #12]	; (8004280 <_LCD_Enable+0x18>)
 8004272:	2101      	movs	r1, #1
 8004274:	430a      	orrs	r2, r1
 8004276:	615a      	str	r2, [r3, #20]
}
 8004278:	46c0      	nop			; (mov r8, r8)
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	48000400 	.word	0x48000400

08004284 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 8004288:	4b0e      	ldr	r3, [pc, #56]	; (80042c4 <_LCD_Reset+0x40>)
 800428a:	695a      	ldr	r2, [r3, #20]
 800428c:	4b0d      	ldr	r3, [pc, #52]	; (80042c4 <_LCD_Reset+0x40>)
 800428e:	2101      	movs	r1, #1
 8004290:	438a      	bics	r2, r1
 8004292:	615a      	str	r2, [r3, #20]
	HAL_Delay(200);
 8004294:	20c8      	movs	r0, #200	; 0xc8
 8004296:	f7fd fa7d 	bl	8001794 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800429a:	2390      	movs	r3, #144	; 0x90
 800429c:	05db      	lsls	r3, r3, #23
 800429e:	695a      	ldr	r2, [r3, #20]
 80042a0:	2390      	movs	r3, #144	; 0x90
 80042a2:	05db      	lsls	r3, r3, #23
 80042a4:	2108      	movs	r1, #8
 80042a6:	438a      	bics	r2, r1
 80042a8:	615a      	str	r2, [r3, #20]
	HAL_Delay(200);
 80042aa:	20c8      	movs	r0, #200	; 0xc8
 80042ac:	f7fd fa72 	bl	8001794 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 80042b0:	4b04      	ldr	r3, [pc, #16]	; (80042c4 <_LCD_Reset+0x40>)
 80042b2:	695a      	ldr	r2, [r3, #20]
 80042b4:	4b03      	ldr	r3, [pc, #12]	; (80042c4 <_LCD_Reset+0x40>)
 80042b6:	2101      	movs	r1, #1
 80042b8:	430a      	orrs	r2, r1
 80042ba:	615a      	str	r2, [r3, #20]
}
 80042bc:	46c0      	nop			; (mov r8, r8)
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	46c0      	nop			; (mov r8, r8)
 80042c4:	48000400 	.word	0x48000400

080042c8 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 80042c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ca:	b095      	sub	sp, #84	; 0x54
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	0006      	movs	r6, r0
 80042d0:	0008      	movs	r0, r1
 80042d2:	0011      	movs	r1, r2
 80042d4:	61fb      	str	r3, [r7, #28]
 80042d6:	230e      	movs	r3, #14
 80042d8:	2218      	movs	r2, #24
 80042da:	4694      	mov	ip, r2
 80042dc:	44bc      	add	ip, r7
 80042de:	4463      	add	r3, ip
 80042e0:	1c32      	adds	r2, r6, #0
 80042e2:	801a      	strh	r2, [r3, #0]
 80042e4:	230c      	movs	r3, #12
 80042e6:	2218      	movs	r2, #24
 80042e8:	4694      	mov	ip, r2
 80042ea:	44bc      	add	ip, r7
 80042ec:	4463      	add	r3, ip
 80042ee:	1c02      	adds	r2, r0, #0
 80042f0:	801a      	strh	r2, [r3, #0]
 80042f2:	230a      	movs	r3, #10
 80042f4:	2218      	movs	r2, #24
 80042f6:	4694      	mov	ip, r2
 80042f8:	44bc      	add	ip, r7
 80042fa:	4463      	add	r3, ip
 80042fc:	1c0a      	adds	r2, r1, #0
 80042fe:	801a      	strh	r2, [r3, #0]
 8004300:	466b      	mov	r3, sp
 8004302:	61bb      	str	r3, [r7, #24]

	uint32_t buffer_size = 0;
 8004304:	2300      	movs	r3, #0
 8004306:	647b      	str	r3, [r7, #68]	; 0x44
	if((chunk_size*2) < BURST_MAX_SIZE)
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	4a5f      	ldr	r2, [pc, #380]	; (800448c <_LCD_Write_Frame+0x1c4>)
 800430e:	8812      	ldrh	r2, [r2, #0]
 8004310:	4293      	cmp	r3, r2
 8004312:	d202      	bcs.n	800431a <_LCD_Write_Frame+0x52>
	{
		buffer_size = chunk_size;
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	647b      	str	r3, [r7, #68]	; 0x44
 8004318:	e002      	b.n	8004320 <_LCD_Write_Frame+0x58>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800431a:	4b5c      	ldr	r3, [pc, #368]	; (800448c <_LCD_Write_Frame+0x1c4>)
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	647b      	str	r3, [r7, #68]	; 0x44
	}

	unsigned char chifted = 	colour>>8;;
 8004320:	230a      	movs	r3, #10
 8004322:	2218      	movs	r2, #24
 8004324:	4694      	mov	ip, r2
 8004326:	44bc      	add	ip, r7
 8004328:	4463      	add	r3, ip
 800432a:	881b      	ldrh	r3, [r3, #0]
 800432c:	0a1b      	lsrs	r3, r3, #8
 800432e:	b29a      	uxth	r2, r3
 8004330:	231f      	movs	r3, #31
 8004332:	2118      	movs	r1, #24
 8004334:	468c      	mov	ip, r1
 8004336:	44bc      	add	ip, r7
 8004338:	4463      	add	r3, ip
 800433a:	701a      	strb	r2, [r3, #0]
	unsigned char burst_buffer[buffer_size];
 800433c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800433e:	001a      	movs	r2, r3
 8004340:	3a01      	subs	r2, #1
 8004342:	633a      	str	r2, [r7, #48]	; 0x30
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	2200      	movs	r2, #0
 8004348:	60fa      	str	r2, [r7, #12]
 800434a:	68b8      	ldr	r0, [r7, #8]
 800434c:	68f9      	ldr	r1, [r7, #12]
 800434e:	0002      	movs	r2, r0
 8004350:	0f52      	lsrs	r2, r2, #29
 8004352:	000e      	movs	r6, r1
 8004354:	00f6      	lsls	r6, r6, #3
 8004356:	617e      	str	r6, [r7, #20]
 8004358:	697e      	ldr	r6, [r7, #20]
 800435a:	4316      	orrs	r6, r2
 800435c:	617e      	str	r6, [r7, #20]
 800435e:	0002      	movs	r2, r0
 8004360:	00d2      	lsls	r2, r2, #3
 8004362:	613a      	str	r2, [r7, #16]
 8004364:	603b      	str	r3, [r7, #0]
 8004366:	2200      	movs	r2, #0
 8004368:	607a      	str	r2, [r7, #4]
 800436a:	6838      	ldr	r0, [r7, #0]
 800436c:	6879      	ldr	r1, [r7, #4]
 800436e:	0002      	movs	r2, r0
 8004370:	0f52      	lsrs	r2, r2, #29
 8004372:	000e      	movs	r6, r1
 8004374:	00f5      	lsls	r5, r6, #3
 8004376:	4315      	orrs	r5, r2
 8004378:	0002      	movs	r2, r0
 800437a:	00d4      	lsls	r4, r2, #3
 800437c:	3307      	adds	r3, #7
 800437e:	08db      	lsrs	r3, r3, #3
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	466a      	mov	r2, sp
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	469d      	mov	sp, r3
 8004388:	466b      	mov	r3, sp
 800438a:	3300      	adds	r3, #0
 800438c:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800438e:	2300      	movs	r3, #0
 8004390:	64bb      	str	r3, [r7, #72]	; 0x48
 8004392:	e017      	b.n	80043c4 <_LCD_Write_Frame+0xfc>
	{
			burst_buffer[j] = 	chifted;
 8004394:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004396:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004398:	18d3      	adds	r3, r2, r3
 800439a:	221f      	movs	r2, #31
 800439c:	2118      	movs	r1, #24
 800439e:	468c      	mov	ip, r1
 80043a0:	44bc      	add	ip, r7
 80043a2:	4462      	add	r2, ip
 80043a4:	7812      	ldrb	r2, [r2, #0]
 80043a6:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 80043a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043aa:	3301      	adds	r3, #1
 80043ac:	220a      	movs	r2, #10
 80043ae:	2118      	movs	r1, #24
 80043b0:	468c      	mov	ip, r1
 80043b2:	44bc      	add	ip, r7
 80043b4:	4462      	add	r2, ip
 80043b6:	8812      	ldrh	r2, [r2, #0]
 80043b8:	b2d1      	uxtb	r1, r2
 80043ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043bc:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 80043be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043c0:	3302      	adds	r3, #2
 80043c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80043c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80043c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d3e3      	bcc.n	8004394 <_LCD_Write_Frame+0xcc>
	}
	
	uint32_t Sending_size = chunk_size*2;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	62bb      	str	r3, [r7, #40]	; 0x28

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 80043d2:	2301      	movs	r3, #1
 80043d4:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t Remainder_from_block = 0;
 80043d6:	2300      	movs	r3, #0
 80043d8:	643b      	str	r3, [r7, #64]	; 0x40
	if(chunk_size > 0)
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00c      	beq.n	80043fa <_LCD_Write_Frame+0x132>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 80043e0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043e4:	f7fb fe90 	bl	8000108 <__udivsi3>
 80043e8:	0003      	movs	r3, r0
 80043ea:	64fb      	str	r3, [r7, #76]	; 0x4c
			Remainder_from_block 	= Sending_size%buffer_size;
 80043ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043f0:	0018      	movs	r0, r3
 80043f2:	f7fb ff0f 	bl	8000214 <__aeabi_uidivmod>
 80043f6:	000b      	movs	r3, r1
 80043f8:	643b      	str	r3, [r7, #64]	; 0x40
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80043fa:	2390      	movs	r3, #144	; 0x90
 80043fc:	05db      	lsls	r3, r3, #23
 80043fe:	695a      	ldr	r2, [r3, #20]
 8004400:	2390      	movs	r3, #144	; 0x90
 8004402:	05db      	lsls	r3, r3, #23
 8004404:	2110      	movs	r1, #16
 8004406:	430a      	orrs	r2, r1
 8004408:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800440a:	2390      	movs	r3, #144	; 0x90
 800440c:	05db      	lsls	r3, r3, #23
 800440e:	695a      	ldr	r2, [r3, #20]
 8004410:	2390      	movs	r3, #144	; 0x90
 8004412:	05db      	lsls	r3, r3, #23
 8004414:	2108      	movs	r1, #8
 8004416:	438a      	bics	r2, r1
 8004418:	615a      	str	r2, [r3, #20]
//TODO
	if(Sending_in_Block != 0)
 800441a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00f      	beq.n	8004440 <_LCD_Write_Frame+0x178>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8004420:	2300      	movs	r3, #0
 8004422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004424:	e008      	b.n	8004438 <_LCD_Write_Frame+0x170>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 8004426:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004428:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800442a:	230a      	movs	r3, #10
 800442c:	2200      	movs	r2, #0
 800442e:	f000 f8dd 	bl	80045ec <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8004432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004434:	3301      	adds	r3, #1
 8004436:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004438:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800443a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800443c:	429a      	cmp	r2, r3
 800443e:	d3f2      	bcc.n	8004426 <_LCD_Write_Frame+0x15e>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 8004440:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004442:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004444:	230a      	movs	r3, #10
 8004446:	2200      	movs	r2, #0
 8004448:	f000 f8d0 	bl	80045ec <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800444c:	2300      	movs	r3, #0
 800444e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004450:	e00a      	b.n	8004468 <_LCD_Write_Frame+0x1a0>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004452:	2390      	movs	r3, #144	; 0x90
 8004454:	05db      	lsls	r3, r3, #23
 8004456:	695a      	ldr	r2, [r3, #20]
 8004458:	2390      	movs	r3, #144	; 0x90
 800445a:	05db      	lsls	r3, r3, #23
 800445c:	2108      	movs	r1, #8
 800445e:	438a      	bics	r2, r1
 8004460:	615a      	str	r2, [r3, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8004462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004464:	3301      	adds	r3, #1
 8004466:	63bb      	str	r3, [r7, #56]	; 0x38
 8004468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800446a:	2b02      	cmp	r3, #2
 800446c:	ddf1      	ble.n	8004452 <_LCD_Write_Frame+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800446e:	2390      	movs	r3, #144	; 0x90
 8004470:	05db      	lsls	r3, r3, #23
 8004472:	695a      	ldr	r2, [r3, #20]
 8004474:	2390      	movs	r3, #144	; 0x90
 8004476:	05db      	lsls	r3, r3, #23
 8004478:	2108      	movs	r1, #8
 800447a:	430a      	orrs	r2, r1
 800447c:	615a      	str	r2, [r3, #20]
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	469d      	mov	sp, r3

}
 8004482:	46c0      	nop			; (mov r8, r8)
 8004484:	46bd      	mov	sp, r7
 8004486:	b015      	add	sp, #84	; 0x54
 8004488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800448a:	46c0      	nop			; (mov r8, r8)
 800448c:	20000012 	.word	0x20000012

08004490 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	0002      	movs	r2, r0
 8004498:	1dfb      	adds	r3, r7, #7
 800449a:	701a      	strb	r2, [r3, #0]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800449c:	2390      	movs	r3, #144	; 0x90
 800449e:	05db      	lsls	r3, r3, #23
 80044a0:	695a      	ldr	r2, [r3, #20]
 80044a2:	2390      	movs	r3, #144	; 0x90
 80044a4:	05db      	lsls	r3, r3, #23
 80044a6:	2108      	movs	r1, #8
 80044a8:	438a      	bics	r2, r1
 80044aa:	615a      	str	r2, [r3, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 80044ac:	2390      	movs	r3, #144	; 0x90
 80044ae:	05db      	lsls	r3, r3, #23
 80044b0:	695a      	ldr	r2, [r3, #20]
 80044b2:	2390      	movs	r3, #144	; 0x90
 80044b4:	05db      	lsls	r3, r3, #23
 80044b6:	2110      	movs	r1, #16
 80044b8:	438a      	bics	r2, r1
 80044ba:	615a      	str	r2, [r3, #20]

	_SPI_SendByte(command, 0 , 0);
 80044bc:	1dfb      	adds	r3, r7, #7
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	2200      	movs	r2, #0
 80044c2:	2100      	movs	r1, #0
 80044c4:	0018      	movs	r0, r3
 80044c6:	f000 f857 	bl	8004578 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80044ca:	2300      	movs	r3, #0
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	e00a      	b.n	80044e6 <_LCD_SendCommand+0x56>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80044d0:	2390      	movs	r3, #144	; 0x90
 80044d2:	05db      	lsls	r3, r3, #23
 80044d4:	695a      	ldr	r2, [r3, #20]
 80044d6:	2390      	movs	r3, #144	; 0x90
 80044d8:	05db      	lsls	r3, r3, #23
 80044da:	2108      	movs	r1, #8
 80044dc:	438a      	bics	r2, r1
 80044de:	615a      	str	r2, [r3, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	3301      	adds	r3, #1
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	ddf1      	ble.n	80044d0 <_LCD_SendCommand+0x40>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80044ec:	2390      	movs	r3, #144	; 0x90
 80044ee:	05db      	lsls	r3, r3, #23
 80044f0:	695a      	ldr	r2, [r3, #20]
 80044f2:	2390      	movs	r3, #144	; 0x90
 80044f4:	05db      	lsls	r3, r3, #23
 80044f6:	2108      	movs	r1, #8
 80044f8:	430a      	orrs	r2, r1
 80044fa:	615a      	str	r2, [r3, #20]
}
 80044fc:	46c0      	nop			; (mov r8, r8)
 80044fe:	46bd      	mov	sp, r7
 8004500:	b004      	add	sp, #16
 8004502:	bd80      	pop	{r7, pc}

08004504 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	0002      	movs	r2, r0
 800450c:	1dfb      	adds	r3, r7, #7
 800450e:	701a      	strb	r2, [r3, #0]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8004510:	2390      	movs	r3, #144	; 0x90
 8004512:	05db      	lsls	r3, r3, #23
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	2390      	movs	r3, #144	; 0x90
 8004518:	05db      	lsls	r3, r3, #23
 800451a:	2110      	movs	r1, #16
 800451c:	430a      	orrs	r2, r1
 800451e:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004520:	2390      	movs	r3, #144	; 0x90
 8004522:	05db      	lsls	r3, r3, #23
 8004524:	695a      	ldr	r2, [r3, #20]
 8004526:	2390      	movs	r3, #144	; 0x90
 8004528:	05db      	lsls	r3, r3, #23
 800452a:	2108      	movs	r1, #8
 800452c:	438a      	bics	r2, r1
 800452e:	615a      	str	r2, [r3, #20]

	_SPI_SendByte(data, 0 , 0);
 8004530:	1dfb      	adds	r3, r7, #7
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	2200      	movs	r2, #0
 8004536:	2100      	movs	r1, #0
 8004538:	0018      	movs	r0, r3
 800453a:	f000 f81d 	bl	8004578 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800453e:	2300      	movs	r3, #0
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	e00a      	b.n	800455a <_LCD_SendData+0x56>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004544:	2390      	movs	r3, #144	; 0x90
 8004546:	05db      	lsls	r3, r3, #23
 8004548:	695a      	ldr	r2, [r3, #20]
 800454a:	2390      	movs	r3, #144	; 0x90
 800454c:	05db      	lsls	r3, r3, #23
 800454e:	2108      	movs	r1, #8
 8004550:	438a      	bics	r2, r1
 8004552:	615a      	str	r2, [r3, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	3301      	adds	r3, #1
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2b02      	cmp	r3, #2
 800455e:	ddf1      	ble.n	8004544 <_LCD_SendData+0x40>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004560:	2390      	movs	r3, #144	; 0x90
 8004562:	05db      	lsls	r3, r3, #23
 8004564:	695a      	ldr	r2, [r3, #20]
 8004566:	2390      	movs	r3, #144	; 0x90
 8004568:	05db      	lsls	r3, r3, #23
 800456a:	2108      	movs	r1, #8
 800456c:	438a      	bics	r2, r1
 800456e:	615a      	str	r2, [r3, #20]
}
 8004570:	46c0      	nop			; (mov r8, r8)
 8004572:	46bd      	mov	sp, r7
 8004574:	b004      	add	sp, #16
 8004576:	bd80      	pop	{r7, pc}

08004578 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 8004578:	b590      	push	{r4, r7, lr}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	0004      	movs	r4, r0
 8004580:	0008      	movs	r0, r1
 8004582:	0011      	movs	r1, r2
 8004584:	1dfb      	adds	r3, r7, #7
 8004586:	1c22      	adds	r2, r4, #0
 8004588:	701a      	strb	r2, [r3, #0]
 800458a:	1dbb      	adds	r3, r7, #6
 800458c:	1c02      	adds	r2, r0, #0
 800458e:	701a      	strb	r2, [r3, #0]
 8004590:	1d7b      	adds	r3, r7, #5
 8004592:	1c0a      	adds	r2, r1, #0
 8004594:	701a      	strb	r2, [r3, #0]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 8004596:	2300      	movs	r3, #0
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	e003      	b.n	80045a4 <_SPI_SendByte+0x2c>
   		asm("nop");
 800459c:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < pre_frame_delay ; d++)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	3301      	adds	r3, #1
 80045a2:	60fb      	str	r3, [r7, #12]
 80045a4:	1dbb      	adds	r3, r7, #6
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	dbf6      	blt.n	800459c <_SPI_SendByte+0x24>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 80045ae:	4b0d      	ldr	r3, [pc, #52]	; (80045e4 <_SPI_SendByte+0x6c>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	2202      	movs	r2, #2
 80045b4:	4013      	ands	r3, r2
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d103      	bne.n	80045c2 <_SPI_SendByte+0x4a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 80045ba:	4a0b      	ldr	r2, [pc, #44]	; (80045e8 <_SPI_SendByte+0x70>)
 80045bc:	1dfb      	adds	r3, r7, #7
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 80045c2:	2300      	movs	r3, #0
 80045c4:	60bb      	str	r3, [r7, #8]
 80045c6:	e003      	b.n	80045d0 <_SPI_SendByte+0x58>
   		asm("nop");
 80045c8:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < post_frame_delay ; d++)
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	3301      	adds	r3, #1
 80045ce:	60bb      	str	r3, [r7, #8]
 80045d0:	1d7b      	adds	r3, r7, #5
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	dbf6      	blt.n	80045c8 <_SPI_SendByte+0x50>

#endif

}
 80045da:	46c0      	nop			; (mov r8, r8)
 80045dc:	46bd      	mov	sp, r7
 80045de:	b005      	add	sp, #20
 80045e0:	bd90      	pop	{r4, r7, pc}
 80045e2:	46c0      	nop			; (mov r8, r8)
 80045e4:	40013000 	.word	0x40013000
 80045e8:	4001300c 	.word	0x4001300c

080045ec <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b088      	sub	sp, #32
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	0019      	movs	r1, r3
 80045f8:	1dfb      	adds	r3, r7, #7
 80045fa:	701a      	strb	r2, [r3, #0]
 80045fc:	1dbb      	adds	r3, r7, #6
 80045fe:	1c0a      	adds	r2, r1, #0
 8004600:	701a      	strb	r2, [r3, #0]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 8004602:	2300      	movs	r3, #0
 8004604:	61fb      	str	r3, [r7, #28]
 8004606:	e003      	b.n	8004610 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 8004608:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < pre_frame_delay ; d++)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3301      	adds	r3, #1
 800460e:	61fb      	str	r3, [r7, #28]
 8004610:	1dfb      	adds	r3, r7, #7
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	69fa      	ldr	r2, [r7, #28]
 8004616:	429a      	cmp	r2, r3
 8004618:	dbf6      	blt.n	8004608 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800461e:	e01d      	b.n	800465c <_SPI_SendByteMultiByte+0x70>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 8004620:	4b1b      	ldr	r3, [pc, #108]	; (8004690 <_SPI_SendByteMultiByte+0xa4>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	2202      	movs	r2, #2
 8004626:	4013      	ands	r3, r2
 8004628:	2b02      	cmp	r3, #2
 800462a:	d117      	bne.n	800465c <_SPI_SendByteMultiByte+0x70>
		{
			if (buffer_size > 1U)
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d90a      	bls.n	8004648 <_SPI_SendByteMultiByte+0x5c>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	881a      	ldrh	r2, [r3, #0]
 8004636:	4b16      	ldr	r3, [pc, #88]	; (8004690 <_SPI_SendByteMultiByte+0xa4>)
 8004638:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	3302      	adds	r3, #2
 800463e:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	3b02      	subs	r3, #2
 8004644:	60bb      	str	r3, [r7, #8]
 8004646:	e009      	b.n	800465c <_SPI_SendByteMultiByte+0x70>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 8004648:	4a12      	ldr	r2, [pc, #72]	; (8004694 <_SPI_SendByteMultiByte+0xa8>)
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	3301      	adds	r3, #1
 8004654:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	3b01      	subs	r3, #1
 800465a:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1de      	bne.n	8004620 <_SPI_SendByteMultiByte+0x34>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 8004662:	4b0b      	ldr	r3, [pc, #44]	; (8004690 <_SPI_SendByteMultiByte+0xa4>)
 8004664:	689a      	ldr	r2, [r3, #8]
 8004666:	4b0a      	ldr	r3, [pc, #40]	; (8004690 <_SPI_SendByteMultiByte+0xa4>)
 8004668:	2140      	movs	r1, #64	; 0x40
 800466a:	438a      	bics	r2, r1
 800466c:	609a      	str	r2, [r3, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e003      	b.n	800467c <_SPI_SendByteMultiByte+0x90>
   		asm("nop");
 8004674:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < post_frame_delay ; d++)
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	3301      	adds	r3, #1
 800467a:	617b      	str	r3, [r7, #20]
 800467c:	1dbb      	adds	r3, r7, #6
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	429a      	cmp	r2, r3
 8004684:	dbf6      	blt.n	8004674 <_SPI_SendByteMultiByte+0x88>

#endif

}
 8004686:	46c0      	nop			; (mov r8, r8)
 8004688:	46bd      	mov	sp, r7
 800468a:	b008      	add	sp, #32
 800468c:	bd80      	pop	{r7, pc}
 800468e:	46c0      	nop			; (mov r8, r8)
 8004690:	40013000 	.word	0x40013000
 8004694:	4001300c 	.word	0x4001300c

08004698 <__errno>:
 8004698:	4b01      	ldr	r3, [pc, #4]	; (80046a0 <__errno+0x8>)
 800469a:	6818      	ldr	r0, [r3, #0]
 800469c:	4770      	bx	lr
 800469e:	46c0      	nop			; (mov r8, r8)
 80046a0:	20000014 	.word	0x20000014

080046a4 <__libc_init_array>:
 80046a4:	b570      	push	{r4, r5, r6, lr}
 80046a6:	2600      	movs	r6, #0
 80046a8:	4d0c      	ldr	r5, [pc, #48]	; (80046dc <__libc_init_array+0x38>)
 80046aa:	4c0d      	ldr	r4, [pc, #52]	; (80046e0 <__libc_init_array+0x3c>)
 80046ac:	1b64      	subs	r4, r4, r5
 80046ae:	10a4      	asrs	r4, r4, #2
 80046b0:	42a6      	cmp	r6, r4
 80046b2:	d109      	bne.n	80046c8 <__libc_init_array+0x24>
 80046b4:	2600      	movs	r6, #0
 80046b6:	f000 fc3b 	bl	8004f30 <_init>
 80046ba:	4d0a      	ldr	r5, [pc, #40]	; (80046e4 <__libc_init_array+0x40>)
 80046bc:	4c0a      	ldr	r4, [pc, #40]	; (80046e8 <__libc_init_array+0x44>)
 80046be:	1b64      	subs	r4, r4, r5
 80046c0:	10a4      	asrs	r4, r4, #2
 80046c2:	42a6      	cmp	r6, r4
 80046c4:	d105      	bne.n	80046d2 <__libc_init_array+0x2e>
 80046c6:	bd70      	pop	{r4, r5, r6, pc}
 80046c8:	00b3      	lsls	r3, r6, #2
 80046ca:	58eb      	ldr	r3, [r5, r3]
 80046cc:	4798      	blx	r3
 80046ce:	3601      	adds	r6, #1
 80046d0:	e7ee      	b.n	80046b0 <__libc_init_array+0xc>
 80046d2:	00b3      	lsls	r3, r6, #2
 80046d4:	58eb      	ldr	r3, [r5, r3]
 80046d6:	4798      	blx	r3
 80046d8:	3601      	adds	r6, #1
 80046da:	e7f2      	b.n	80046c2 <__libc_init_array+0x1e>
 80046dc:	08005224 	.word	0x08005224
 80046e0:	08005224 	.word	0x08005224
 80046e4:	08005224 	.word	0x08005224
 80046e8:	08005228 	.word	0x08005228

080046ec <memset>:
 80046ec:	0003      	movs	r3, r0
 80046ee:	1812      	adds	r2, r2, r0
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d100      	bne.n	80046f6 <memset+0xa>
 80046f4:	4770      	bx	lr
 80046f6:	7019      	strb	r1, [r3, #0]
 80046f8:	3301      	adds	r3, #1
 80046fa:	e7f9      	b.n	80046f0 <memset+0x4>

080046fc <sniprintf>:
 80046fc:	b40c      	push	{r2, r3}
 80046fe:	b530      	push	{r4, r5, lr}
 8004700:	4b16      	ldr	r3, [pc, #88]	; (800475c <sniprintf+0x60>)
 8004702:	b09d      	sub	sp, #116	; 0x74
 8004704:	1e0c      	subs	r4, r1, #0
 8004706:	681d      	ldr	r5, [r3, #0]
 8004708:	da08      	bge.n	800471c <sniprintf+0x20>
 800470a:	238b      	movs	r3, #139	; 0x8b
 800470c:	2001      	movs	r0, #1
 800470e:	602b      	str	r3, [r5, #0]
 8004710:	4240      	negs	r0, r0
 8004712:	b01d      	add	sp, #116	; 0x74
 8004714:	bc30      	pop	{r4, r5}
 8004716:	bc08      	pop	{r3}
 8004718:	b002      	add	sp, #8
 800471a:	4718      	bx	r3
 800471c:	2382      	movs	r3, #130	; 0x82
 800471e:	a902      	add	r1, sp, #8
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	818b      	strh	r3, [r1, #12]
 8004724:	2300      	movs	r3, #0
 8004726:	9002      	str	r0, [sp, #8]
 8004728:	6108      	str	r0, [r1, #16]
 800472a:	429c      	cmp	r4, r3
 800472c:	d000      	beq.n	8004730 <sniprintf+0x34>
 800472e:	1e63      	subs	r3, r4, #1
 8004730:	608b      	str	r3, [r1, #8]
 8004732:	614b      	str	r3, [r1, #20]
 8004734:	2301      	movs	r3, #1
 8004736:	425b      	negs	r3, r3
 8004738:	81cb      	strh	r3, [r1, #14]
 800473a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800473c:	ab21      	add	r3, sp, #132	; 0x84
 800473e:	0028      	movs	r0, r5
 8004740:	9301      	str	r3, [sp, #4]
 8004742:	f000 f86f 	bl	8004824 <_svfiprintf_r>
 8004746:	1c43      	adds	r3, r0, #1
 8004748:	da01      	bge.n	800474e <sniprintf+0x52>
 800474a:	238b      	movs	r3, #139	; 0x8b
 800474c:	602b      	str	r3, [r5, #0]
 800474e:	2c00      	cmp	r4, #0
 8004750:	d0df      	beq.n	8004712 <sniprintf+0x16>
 8004752:	2300      	movs	r3, #0
 8004754:	9a02      	ldr	r2, [sp, #8]
 8004756:	7013      	strb	r3, [r2, #0]
 8004758:	e7db      	b.n	8004712 <sniprintf+0x16>
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	20000014 	.word	0x20000014

08004760 <__ssputs_r>:
 8004760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004762:	688e      	ldr	r6, [r1, #8]
 8004764:	b085      	sub	sp, #20
 8004766:	0007      	movs	r7, r0
 8004768:	000c      	movs	r4, r1
 800476a:	9203      	str	r2, [sp, #12]
 800476c:	9301      	str	r3, [sp, #4]
 800476e:	429e      	cmp	r6, r3
 8004770:	d83c      	bhi.n	80047ec <__ssputs_r+0x8c>
 8004772:	2390      	movs	r3, #144	; 0x90
 8004774:	898a      	ldrh	r2, [r1, #12]
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	421a      	tst	r2, r3
 800477a:	d034      	beq.n	80047e6 <__ssputs_r+0x86>
 800477c:	2503      	movs	r5, #3
 800477e:	6909      	ldr	r1, [r1, #16]
 8004780:	6823      	ldr	r3, [r4, #0]
 8004782:	1a5b      	subs	r3, r3, r1
 8004784:	9302      	str	r3, [sp, #8]
 8004786:	6963      	ldr	r3, [r4, #20]
 8004788:	9802      	ldr	r0, [sp, #8]
 800478a:	435d      	muls	r5, r3
 800478c:	0feb      	lsrs	r3, r5, #31
 800478e:	195d      	adds	r5, r3, r5
 8004790:	9b01      	ldr	r3, [sp, #4]
 8004792:	106d      	asrs	r5, r5, #1
 8004794:	3301      	adds	r3, #1
 8004796:	181b      	adds	r3, r3, r0
 8004798:	42ab      	cmp	r3, r5
 800479a:	d900      	bls.n	800479e <__ssputs_r+0x3e>
 800479c:	001d      	movs	r5, r3
 800479e:	0553      	lsls	r3, r2, #21
 80047a0:	d532      	bpl.n	8004808 <__ssputs_r+0xa8>
 80047a2:	0029      	movs	r1, r5
 80047a4:	0038      	movs	r0, r7
 80047a6:	f000 fb23 	bl	8004df0 <_malloc_r>
 80047aa:	1e06      	subs	r6, r0, #0
 80047ac:	d109      	bne.n	80047c2 <__ssputs_r+0x62>
 80047ae:	230c      	movs	r3, #12
 80047b0:	603b      	str	r3, [r7, #0]
 80047b2:	2340      	movs	r3, #64	; 0x40
 80047b4:	2001      	movs	r0, #1
 80047b6:	89a2      	ldrh	r2, [r4, #12]
 80047b8:	4240      	negs	r0, r0
 80047ba:	4313      	orrs	r3, r2
 80047bc:	81a3      	strh	r3, [r4, #12]
 80047be:	b005      	add	sp, #20
 80047c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047c2:	9a02      	ldr	r2, [sp, #8]
 80047c4:	6921      	ldr	r1, [r4, #16]
 80047c6:	f000 faac 	bl	8004d22 <memcpy>
 80047ca:	89a3      	ldrh	r3, [r4, #12]
 80047cc:	4a14      	ldr	r2, [pc, #80]	; (8004820 <__ssputs_r+0xc0>)
 80047ce:	401a      	ands	r2, r3
 80047d0:	2380      	movs	r3, #128	; 0x80
 80047d2:	4313      	orrs	r3, r2
 80047d4:	81a3      	strh	r3, [r4, #12]
 80047d6:	9b02      	ldr	r3, [sp, #8]
 80047d8:	6126      	str	r6, [r4, #16]
 80047da:	18f6      	adds	r6, r6, r3
 80047dc:	6026      	str	r6, [r4, #0]
 80047de:	6165      	str	r5, [r4, #20]
 80047e0:	9e01      	ldr	r6, [sp, #4]
 80047e2:	1aed      	subs	r5, r5, r3
 80047e4:	60a5      	str	r5, [r4, #8]
 80047e6:	9b01      	ldr	r3, [sp, #4]
 80047e8:	429e      	cmp	r6, r3
 80047ea:	d900      	bls.n	80047ee <__ssputs_r+0x8e>
 80047ec:	9e01      	ldr	r6, [sp, #4]
 80047ee:	0032      	movs	r2, r6
 80047f0:	9903      	ldr	r1, [sp, #12]
 80047f2:	6820      	ldr	r0, [r4, #0]
 80047f4:	f000 fa9e 	bl	8004d34 <memmove>
 80047f8:	68a3      	ldr	r3, [r4, #8]
 80047fa:	2000      	movs	r0, #0
 80047fc:	1b9b      	subs	r3, r3, r6
 80047fe:	60a3      	str	r3, [r4, #8]
 8004800:	6823      	ldr	r3, [r4, #0]
 8004802:	199e      	adds	r6, r3, r6
 8004804:	6026      	str	r6, [r4, #0]
 8004806:	e7da      	b.n	80047be <__ssputs_r+0x5e>
 8004808:	002a      	movs	r2, r5
 800480a:	0038      	movs	r0, r7
 800480c:	f000 fb4e 	bl	8004eac <_realloc_r>
 8004810:	1e06      	subs	r6, r0, #0
 8004812:	d1e0      	bne.n	80047d6 <__ssputs_r+0x76>
 8004814:	6921      	ldr	r1, [r4, #16]
 8004816:	0038      	movs	r0, r7
 8004818:	f000 faa0 	bl	8004d5c <_free_r>
 800481c:	e7c7      	b.n	80047ae <__ssputs_r+0x4e>
 800481e:	46c0      	nop			; (mov r8, r8)
 8004820:	fffffb7f 	.word	0xfffffb7f

08004824 <_svfiprintf_r>:
 8004824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004826:	b0a1      	sub	sp, #132	; 0x84
 8004828:	9003      	str	r0, [sp, #12]
 800482a:	001d      	movs	r5, r3
 800482c:	898b      	ldrh	r3, [r1, #12]
 800482e:	000f      	movs	r7, r1
 8004830:	0016      	movs	r6, r2
 8004832:	061b      	lsls	r3, r3, #24
 8004834:	d511      	bpl.n	800485a <_svfiprintf_r+0x36>
 8004836:	690b      	ldr	r3, [r1, #16]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10e      	bne.n	800485a <_svfiprintf_r+0x36>
 800483c:	2140      	movs	r1, #64	; 0x40
 800483e:	f000 fad7 	bl	8004df0 <_malloc_r>
 8004842:	6038      	str	r0, [r7, #0]
 8004844:	6138      	str	r0, [r7, #16]
 8004846:	2800      	cmp	r0, #0
 8004848:	d105      	bne.n	8004856 <_svfiprintf_r+0x32>
 800484a:	230c      	movs	r3, #12
 800484c:	9a03      	ldr	r2, [sp, #12]
 800484e:	3801      	subs	r0, #1
 8004850:	6013      	str	r3, [r2, #0]
 8004852:	b021      	add	sp, #132	; 0x84
 8004854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004856:	2340      	movs	r3, #64	; 0x40
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	2300      	movs	r3, #0
 800485c:	ac08      	add	r4, sp, #32
 800485e:	6163      	str	r3, [r4, #20]
 8004860:	3320      	adds	r3, #32
 8004862:	7663      	strb	r3, [r4, #25]
 8004864:	3310      	adds	r3, #16
 8004866:	76a3      	strb	r3, [r4, #26]
 8004868:	9507      	str	r5, [sp, #28]
 800486a:	0035      	movs	r5, r6
 800486c:	782b      	ldrb	r3, [r5, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <_svfiprintf_r+0x52>
 8004872:	2b25      	cmp	r3, #37	; 0x25
 8004874:	d146      	bne.n	8004904 <_svfiprintf_r+0xe0>
 8004876:	1bab      	subs	r3, r5, r6
 8004878:	9305      	str	r3, [sp, #20]
 800487a:	d00c      	beq.n	8004896 <_svfiprintf_r+0x72>
 800487c:	0032      	movs	r2, r6
 800487e:	0039      	movs	r1, r7
 8004880:	9803      	ldr	r0, [sp, #12]
 8004882:	f7ff ff6d 	bl	8004760 <__ssputs_r>
 8004886:	1c43      	adds	r3, r0, #1
 8004888:	d100      	bne.n	800488c <_svfiprintf_r+0x68>
 800488a:	e0ae      	b.n	80049ea <_svfiprintf_r+0x1c6>
 800488c:	6962      	ldr	r2, [r4, #20]
 800488e:	9b05      	ldr	r3, [sp, #20]
 8004890:	4694      	mov	ip, r2
 8004892:	4463      	add	r3, ip
 8004894:	6163      	str	r3, [r4, #20]
 8004896:	782b      	ldrb	r3, [r5, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d100      	bne.n	800489e <_svfiprintf_r+0x7a>
 800489c:	e0a5      	b.n	80049ea <_svfiprintf_r+0x1c6>
 800489e:	2201      	movs	r2, #1
 80048a0:	2300      	movs	r3, #0
 80048a2:	4252      	negs	r2, r2
 80048a4:	6062      	str	r2, [r4, #4]
 80048a6:	a904      	add	r1, sp, #16
 80048a8:	3254      	adds	r2, #84	; 0x54
 80048aa:	1852      	adds	r2, r2, r1
 80048ac:	1c6e      	adds	r6, r5, #1
 80048ae:	6023      	str	r3, [r4, #0]
 80048b0:	60e3      	str	r3, [r4, #12]
 80048b2:	60a3      	str	r3, [r4, #8]
 80048b4:	7013      	strb	r3, [r2, #0]
 80048b6:	65a3      	str	r3, [r4, #88]	; 0x58
 80048b8:	7831      	ldrb	r1, [r6, #0]
 80048ba:	2205      	movs	r2, #5
 80048bc:	4853      	ldr	r0, [pc, #332]	; (8004a0c <_svfiprintf_r+0x1e8>)
 80048be:	f000 fa25 	bl	8004d0c <memchr>
 80048c2:	1c75      	adds	r5, r6, #1
 80048c4:	2800      	cmp	r0, #0
 80048c6:	d11f      	bne.n	8004908 <_svfiprintf_r+0xe4>
 80048c8:	6822      	ldr	r2, [r4, #0]
 80048ca:	06d3      	lsls	r3, r2, #27
 80048cc:	d504      	bpl.n	80048d8 <_svfiprintf_r+0xb4>
 80048ce:	2353      	movs	r3, #83	; 0x53
 80048d0:	a904      	add	r1, sp, #16
 80048d2:	185b      	adds	r3, r3, r1
 80048d4:	2120      	movs	r1, #32
 80048d6:	7019      	strb	r1, [r3, #0]
 80048d8:	0713      	lsls	r3, r2, #28
 80048da:	d504      	bpl.n	80048e6 <_svfiprintf_r+0xc2>
 80048dc:	2353      	movs	r3, #83	; 0x53
 80048de:	a904      	add	r1, sp, #16
 80048e0:	185b      	adds	r3, r3, r1
 80048e2:	212b      	movs	r1, #43	; 0x2b
 80048e4:	7019      	strb	r1, [r3, #0]
 80048e6:	7833      	ldrb	r3, [r6, #0]
 80048e8:	2b2a      	cmp	r3, #42	; 0x2a
 80048ea:	d016      	beq.n	800491a <_svfiprintf_r+0xf6>
 80048ec:	0035      	movs	r5, r6
 80048ee:	2100      	movs	r1, #0
 80048f0:	200a      	movs	r0, #10
 80048f2:	68e3      	ldr	r3, [r4, #12]
 80048f4:	782a      	ldrb	r2, [r5, #0]
 80048f6:	1c6e      	adds	r6, r5, #1
 80048f8:	3a30      	subs	r2, #48	; 0x30
 80048fa:	2a09      	cmp	r2, #9
 80048fc:	d94e      	bls.n	800499c <_svfiprintf_r+0x178>
 80048fe:	2900      	cmp	r1, #0
 8004900:	d018      	beq.n	8004934 <_svfiprintf_r+0x110>
 8004902:	e010      	b.n	8004926 <_svfiprintf_r+0x102>
 8004904:	3501      	adds	r5, #1
 8004906:	e7b1      	b.n	800486c <_svfiprintf_r+0x48>
 8004908:	4b40      	ldr	r3, [pc, #256]	; (8004a0c <_svfiprintf_r+0x1e8>)
 800490a:	6822      	ldr	r2, [r4, #0]
 800490c:	1ac0      	subs	r0, r0, r3
 800490e:	2301      	movs	r3, #1
 8004910:	4083      	lsls	r3, r0
 8004912:	4313      	orrs	r3, r2
 8004914:	6023      	str	r3, [r4, #0]
 8004916:	002e      	movs	r6, r5
 8004918:	e7ce      	b.n	80048b8 <_svfiprintf_r+0x94>
 800491a:	9b07      	ldr	r3, [sp, #28]
 800491c:	1d19      	adds	r1, r3, #4
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	9107      	str	r1, [sp, #28]
 8004922:	2b00      	cmp	r3, #0
 8004924:	db01      	blt.n	800492a <_svfiprintf_r+0x106>
 8004926:	930b      	str	r3, [sp, #44]	; 0x2c
 8004928:	e004      	b.n	8004934 <_svfiprintf_r+0x110>
 800492a:	425b      	negs	r3, r3
 800492c:	60e3      	str	r3, [r4, #12]
 800492e:	2302      	movs	r3, #2
 8004930:	4313      	orrs	r3, r2
 8004932:	6023      	str	r3, [r4, #0]
 8004934:	782b      	ldrb	r3, [r5, #0]
 8004936:	2b2e      	cmp	r3, #46	; 0x2e
 8004938:	d10a      	bne.n	8004950 <_svfiprintf_r+0x12c>
 800493a:	786b      	ldrb	r3, [r5, #1]
 800493c:	2b2a      	cmp	r3, #42	; 0x2a
 800493e:	d135      	bne.n	80049ac <_svfiprintf_r+0x188>
 8004940:	9b07      	ldr	r3, [sp, #28]
 8004942:	3502      	adds	r5, #2
 8004944:	1d1a      	adds	r2, r3, #4
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	9207      	str	r2, [sp, #28]
 800494a:	2b00      	cmp	r3, #0
 800494c:	db2b      	blt.n	80049a6 <_svfiprintf_r+0x182>
 800494e:	9309      	str	r3, [sp, #36]	; 0x24
 8004950:	4e2f      	ldr	r6, [pc, #188]	; (8004a10 <_svfiprintf_r+0x1ec>)
 8004952:	7829      	ldrb	r1, [r5, #0]
 8004954:	2203      	movs	r2, #3
 8004956:	0030      	movs	r0, r6
 8004958:	f000 f9d8 	bl	8004d0c <memchr>
 800495c:	2800      	cmp	r0, #0
 800495e:	d006      	beq.n	800496e <_svfiprintf_r+0x14a>
 8004960:	2340      	movs	r3, #64	; 0x40
 8004962:	1b80      	subs	r0, r0, r6
 8004964:	4083      	lsls	r3, r0
 8004966:	6822      	ldr	r2, [r4, #0]
 8004968:	3501      	adds	r5, #1
 800496a:	4313      	orrs	r3, r2
 800496c:	6023      	str	r3, [r4, #0]
 800496e:	7829      	ldrb	r1, [r5, #0]
 8004970:	2206      	movs	r2, #6
 8004972:	4828      	ldr	r0, [pc, #160]	; (8004a14 <_svfiprintf_r+0x1f0>)
 8004974:	1c6e      	adds	r6, r5, #1
 8004976:	7621      	strb	r1, [r4, #24]
 8004978:	f000 f9c8 	bl	8004d0c <memchr>
 800497c:	2800      	cmp	r0, #0
 800497e:	d03c      	beq.n	80049fa <_svfiprintf_r+0x1d6>
 8004980:	4b25      	ldr	r3, [pc, #148]	; (8004a18 <_svfiprintf_r+0x1f4>)
 8004982:	2b00      	cmp	r3, #0
 8004984:	d125      	bne.n	80049d2 <_svfiprintf_r+0x1ae>
 8004986:	2207      	movs	r2, #7
 8004988:	9b07      	ldr	r3, [sp, #28]
 800498a:	3307      	adds	r3, #7
 800498c:	4393      	bics	r3, r2
 800498e:	3308      	adds	r3, #8
 8004990:	9307      	str	r3, [sp, #28]
 8004992:	6963      	ldr	r3, [r4, #20]
 8004994:	9a04      	ldr	r2, [sp, #16]
 8004996:	189b      	adds	r3, r3, r2
 8004998:	6163      	str	r3, [r4, #20]
 800499a:	e766      	b.n	800486a <_svfiprintf_r+0x46>
 800499c:	4343      	muls	r3, r0
 800499e:	2101      	movs	r1, #1
 80049a0:	189b      	adds	r3, r3, r2
 80049a2:	0035      	movs	r5, r6
 80049a4:	e7a6      	b.n	80048f4 <_svfiprintf_r+0xd0>
 80049a6:	2301      	movs	r3, #1
 80049a8:	425b      	negs	r3, r3
 80049aa:	e7d0      	b.n	800494e <_svfiprintf_r+0x12a>
 80049ac:	2300      	movs	r3, #0
 80049ae:	200a      	movs	r0, #10
 80049b0:	001a      	movs	r2, r3
 80049b2:	3501      	adds	r5, #1
 80049b4:	6063      	str	r3, [r4, #4]
 80049b6:	7829      	ldrb	r1, [r5, #0]
 80049b8:	1c6e      	adds	r6, r5, #1
 80049ba:	3930      	subs	r1, #48	; 0x30
 80049bc:	2909      	cmp	r1, #9
 80049be:	d903      	bls.n	80049c8 <_svfiprintf_r+0x1a4>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0c5      	beq.n	8004950 <_svfiprintf_r+0x12c>
 80049c4:	9209      	str	r2, [sp, #36]	; 0x24
 80049c6:	e7c3      	b.n	8004950 <_svfiprintf_r+0x12c>
 80049c8:	4342      	muls	r2, r0
 80049ca:	2301      	movs	r3, #1
 80049cc:	1852      	adds	r2, r2, r1
 80049ce:	0035      	movs	r5, r6
 80049d0:	e7f1      	b.n	80049b6 <_svfiprintf_r+0x192>
 80049d2:	ab07      	add	r3, sp, #28
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	003a      	movs	r2, r7
 80049d8:	4b10      	ldr	r3, [pc, #64]	; (8004a1c <_svfiprintf_r+0x1f8>)
 80049da:	0021      	movs	r1, r4
 80049dc:	9803      	ldr	r0, [sp, #12]
 80049de:	e000      	b.n	80049e2 <_svfiprintf_r+0x1be>
 80049e0:	bf00      	nop
 80049e2:	9004      	str	r0, [sp, #16]
 80049e4:	9b04      	ldr	r3, [sp, #16]
 80049e6:	3301      	adds	r3, #1
 80049e8:	d1d3      	bne.n	8004992 <_svfiprintf_r+0x16e>
 80049ea:	89bb      	ldrh	r3, [r7, #12]
 80049ec:	980d      	ldr	r0, [sp, #52]	; 0x34
 80049ee:	065b      	lsls	r3, r3, #25
 80049f0:	d400      	bmi.n	80049f4 <_svfiprintf_r+0x1d0>
 80049f2:	e72e      	b.n	8004852 <_svfiprintf_r+0x2e>
 80049f4:	2001      	movs	r0, #1
 80049f6:	4240      	negs	r0, r0
 80049f8:	e72b      	b.n	8004852 <_svfiprintf_r+0x2e>
 80049fa:	ab07      	add	r3, sp, #28
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	003a      	movs	r2, r7
 8004a00:	4b06      	ldr	r3, [pc, #24]	; (8004a1c <_svfiprintf_r+0x1f8>)
 8004a02:	0021      	movs	r1, r4
 8004a04:	9803      	ldr	r0, [sp, #12]
 8004a06:	f000 f879 	bl	8004afc <_printf_i>
 8004a0a:	e7ea      	b.n	80049e2 <_svfiprintf_r+0x1be>
 8004a0c:	080051f0 	.word	0x080051f0
 8004a10:	080051f6 	.word	0x080051f6
 8004a14:	080051fa 	.word	0x080051fa
 8004a18:	00000000 	.word	0x00000000
 8004a1c:	08004761 	.word	0x08004761

08004a20 <_printf_common>:
 8004a20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a22:	0015      	movs	r5, r2
 8004a24:	9301      	str	r3, [sp, #4]
 8004a26:	688a      	ldr	r2, [r1, #8]
 8004a28:	690b      	ldr	r3, [r1, #16]
 8004a2a:	9000      	str	r0, [sp, #0]
 8004a2c:	000c      	movs	r4, r1
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	da00      	bge.n	8004a34 <_printf_common+0x14>
 8004a32:	0013      	movs	r3, r2
 8004a34:	0022      	movs	r2, r4
 8004a36:	602b      	str	r3, [r5, #0]
 8004a38:	3243      	adds	r2, #67	; 0x43
 8004a3a:	7812      	ldrb	r2, [r2, #0]
 8004a3c:	2a00      	cmp	r2, #0
 8004a3e:	d001      	beq.n	8004a44 <_printf_common+0x24>
 8004a40:	3301      	adds	r3, #1
 8004a42:	602b      	str	r3, [r5, #0]
 8004a44:	6823      	ldr	r3, [r4, #0]
 8004a46:	069b      	lsls	r3, r3, #26
 8004a48:	d502      	bpl.n	8004a50 <_printf_common+0x30>
 8004a4a:	682b      	ldr	r3, [r5, #0]
 8004a4c:	3302      	adds	r3, #2
 8004a4e:	602b      	str	r3, [r5, #0]
 8004a50:	2706      	movs	r7, #6
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	401f      	ands	r7, r3
 8004a56:	d027      	beq.n	8004aa8 <_printf_common+0x88>
 8004a58:	0023      	movs	r3, r4
 8004a5a:	3343      	adds	r3, #67	; 0x43
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	1e5a      	subs	r2, r3, #1
 8004a60:	4193      	sbcs	r3, r2
 8004a62:	6822      	ldr	r2, [r4, #0]
 8004a64:	0692      	lsls	r2, r2, #26
 8004a66:	d430      	bmi.n	8004aca <_printf_common+0xaa>
 8004a68:	0022      	movs	r2, r4
 8004a6a:	9901      	ldr	r1, [sp, #4]
 8004a6c:	3243      	adds	r2, #67	; 0x43
 8004a6e:	9800      	ldr	r0, [sp, #0]
 8004a70:	9e08      	ldr	r6, [sp, #32]
 8004a72:	47b0      	blx	r6
 8004a74:	1c43      	adds	r3, r0, #1
 8004a76:	d025      	beq.n	8004ac4 <_printf_common+0xa4>
 8004a78:	2306      	movs	r3, #6
 8004a7a:	6820      	ldr	r0, [r4, #0]
 8004a7c:	682a      	ldr	r2, [r5, #0]
 8004a7e:	68e1      	ldr	r1, [r4, #12]
 8004a80:	4003      	ands	r3, r0
 8004a82:	2500      	movs	r5, #0
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d103      	bne.n	8004a90 <_printf_common+0x70>
 8004a88:	1a8d      	subs	r5, r1, r2
 8004a8a:	43eb      	mvns	r3, r5
 8004a8c:	17db      	asrs	r3, r3, #31
 8004a8e:	401d      	ands	r5, r3
 8004a90:	68a3      	ldr	r3, [r4, #8]
 8004a92:	6922      	ldr	r2, [r4, #16]
 8004a94:	4293      	cmp	r3, r2
 8004a96:	dd01      	ble.n	8004a9c <_printf_common+0x7c>
 8004a98:	1a9b      	subs	r3, r3, r2
 8004a9a:	18ed      	adds	r5, r5, r3
 8004a9c:	2700      	movs	r7, #0
 8004a9e:	42bd      	cmp	r5, r7
 8004aa0:	d120      	bne.n	8004ae4 <_printf_common+0xc4>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	e010      	b.n	8004ac8 <_printf_common+0xa8>
 8004aa6:	3701      	adds	r7, #1
 8004aa8:	68e3      	ldr	r3, [r4, #12]
 8004aaa:	682a      	ldr	r2, [r5, #0]
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	42bb      	cmp	r3, r7
 8004ab0:	ddd2      	ble.n	8004a58 <_printf_common+0x38>
 8004ab2:	0022      	movs	r2, r4
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	3219      	adds	r2, #25
 8004ab8:	9901      	ldr	r1, [sp, #4]
 8004aba:	9800      	ldr	r0, [sp, #0]
 8004abc:	9e08      	ldr	r6, [sp, #32]
 8004abe:	47b0      	blx	r6
 8004ac0:	1c43      	adds	r3, r0, #1
 8004ac2:	d1f0      	bne.n	8004aa6 <_printf_common+0x86>
 8004ac4:	2001      	movs	r0, #1
 8004ac6:	4240      	negs	r0, r0
 8004ac8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004aca:	2030      	movs	r0, #48	; 0x30
 8004acc:	18e1      	adds	r1, r4, r3
 8004ace:	3143      	adds	r1, #67	; 0x43
 8004ad0:	7008      	strb	r0, [r1, #0]
 8004ad2:	0021      	movs	r1, r4
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	3145      	adds	r1, #69	; 0x45
 8004ad8:	7809      	ldrb	r1, [r1, #0]
 8004ada:	18a2      	adds	r2, r4, r2
 8004adc:	3243      	adds	r2, #67	; 0x43
 8004ade:	3302      	adds	r3, #2
 8004ae0:	7011      	strb	r1, [r2, #0]
 8004ae2:	e7c1      	b.n	8004a68 <_printf_common+0x48>
 8004ae4:	0022      	movs	r2, r4
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	321a      	adds	r2, #26
 8004aea:	9901      	ldr	r1, [sp, #4]
 8004aec:	9800      	ldr	r0, [sp, #0]
 8004aee:	9e08      	ldr	r6, [sp, #32]
 8004af0:	47b0      	blx	r6
 8004af2:	1c43      	adds	r3, r0, #1
 8004af4:	d0e6      	beq.n	8004ac4 <_printf_common+0xa4>
 8004af6:	3701      	adds	r7, #1
 8004af8:	e7d1      	b.n	8004a9e <_printf_common+0x7e>
	...

08004afc <_printf_i>:
 8004afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004afe:	b089      	sub	sp, #36	; 0x24
 8004b00:	9204      	str	r2, [sp, #16]
 8004b02:	000a      	movs	r2, r1
 8004b04:	3243      	adds	r2, #67	; 0x43
 8004b06:	9305      	str	r3, [sp, #20]
 8004b08:	9003      	str	r0, [sp, #12]
 8004b0a:	9202      	str	r2, [sp, #8]
 8004b0c:	7e0a      	ldrb	r2, [r1, #24]
 8004b0e:	000c      	movs	r4, r1
 8004b10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b12:	2a6e      	cmp	r2, #110	; 0x6e
 8004b14:	d100      	bne.n	8004b18 <_printf_i+0x1c>
 8004b16:	e086      	b.n	8004c26 <_printf_i+0x12a>
 8004b18:	d81f      	bhi.n	8004b5a <_printf_i+0x5e>
 8004b1a:	2a63      	cmp	r2, #99	; 0x63
 8004b1c:	d033      	beq.n	8004b86 <_printf_i+0x8a>
 8004b1e:	d808      	bhi.n	8004b32 <_printf_i+0x36>
 8004b20:	2a00      	cmp	r2, #0
 8004b22:	d100      	bne.n	8004b26 <_printf_i+0x2a>
 8004b24:	e08c      	b.n	8004c40 <_printf_i+0x144>
 8004b26:	2a58      	cmp	r2, #88	; 0x58
 8004b28:	d04d      	beq.n	8004bc6 <_printf_i+0xca>
 8004b2a:	0025      	movs	r5, r4
 8004b2c:	3542      	adds	r5, #66	; 0x42
 8004b2e:	702a      	strb	r2, [r5, #0]
 8004b30:	e030      	b.n	8004b94 <_printf_i+0x98>
 8004b32:	2a64      	cmp	r2, #100	; 0x64
 8004b34:	d001      	beq.n	8004b3a <_printf_i+0x3e>
 8004b36:	2a69      	cmp	r2, #105	; 0x69
 8004b38:	d1f7      	bne.n	8004b2a <_printf_i+0x2e>
 8004b3a:	6819      	ldr	r1, [r3, #0]
 8004b3c:	6825      	ldr	r5, [r4, #0]
 8004b3e:	1d0a      	adds	r2, r1, #4
 8004b40:	0628      	lsls	r0, r5, #24
 8004b42:	d529      	bpl.n	8004b98 <_printf_i+0x9c>
 8004b44:	6808      	ldr	r0, [r1, #0]
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	2800      	cmp	r0, #0
 8004b4a:	da03      	bge.n	8004b54 <_printf_i+0x58>
 8004b4c:	232d      	movs	r3, #45	; 0x2d
 8004b4e:	9a02      	ldr	r2, [sp, #8]
 8004b50:	4240      	negs	r0, r0
 8004b52:	7013      	strb	r3, [r2, #0]
 8004b54:	4e6b      	ldr	r6, [pc, #428]	; (8004d04 <_printf_i+0x208>)
 8004b56:	270a      	movs	r7, #10
 8004b58:	e04f      	b.n	8004bfa <_printf_i+0xfe>
 8004b5a:	2a73      	cmp	r2, #115	; 0x73
 8004b5c:	d074      	beq.n	8004c48 <_printf_i+0x14c>
 8004b5e:	d808      	bhi.n	8004b72 <_printf_i+0x76>
 8004b60:	2a6f      	cmp	r2, #111	; 0x6f
 8004b62:	d01f      	beq.n	8004ba4 <_printf_i+0xa8>
 8004b64:	2a70      	cmp	r2, #112	; 0x70
 8004b66:	d1e0      	bne.n	8004b2a <_printf_i+0x2e>
 8004b68:	2220      	movs	r2, #32
 8004b6a:	6809      	ldr	r1, [r1, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	6022      	str	r2, [r4, #0]
 8004b70:	e003      	b.n	8004b7a <_printf_i+0x7e>
 8004b72:	2a75      	cmp	r2, #117	; 0x75
 8004b74:	d016      	beq.n	8004ba4 <_printf_i+0xa8>
 8004b76:	2a78      	cmp	r2, #120	; 0x78
 8004b78:	d1d7      	bne.n	8004b2a <_printf_i+0x2e>
 8004b7a:	0022      	movs	r2, r4
 8004b7c:	2178      	movs	r1, #120	; 0x78
 8004b7e:	3245      	adds	r2, #69	; 0x45
 8004b80:	7011      	strb	r1, [r2, #0]
 8004b82:	4e61      	ldr	r6, [pc, #388]	; (8004d08 <_printf_i+0x20c>)
 8004b84:	e022      	b.n	8004bcc <_printf_i+0xd0>
 8004b86:	0025      	movs	r5, r4
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	3542      	adds	r5, #66	; 0x42
 8004b8c:	1d11      	adds	r1, r2, #4
 8004b8e:	6019      	str	r1, [r3, #0]
 8004b90:	6813      	ldr	r3, [r2, #0]
 8004b92:	702b      	strb	r3, [r5, #0]
 8004b94:	2301      	movs	r3, #1
 8004b96:	e065      	b.n	8004c64 <_printf_i+0x168>
 8004b98:	6808      	ldr	r0, [r1, #0]
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	0669      	lsls	r1, r5, #25
 8004b9e:	d5d3      	bpl.n	8004b48 <_printf_i+0x4c>
 8004ba0:	b200      	sxth	r0, r0
 8004ba2:	e7d1      	b.n	8004b48 <_printf_i+0x4c>
 8004ba4:	6819      	ldr	r1, [r3, #0]
 8004ba6:	6825      	ldr	r5, [r4, #0]
 8004ba8:	1d08      	adds	r0, r1, #4
 8004baa:	6018      	str	r0, [r3, #0]
 8004bac:	6808      	ldr	r0, [r1, #0]
 8004bae:	062e      	lsls	r6, r5, #24
 8004bb0:	d505      	bpl.n	8004bbe <_printf_i+0xc2>
 8004bb2:	4e54      	ldr	r6, [pc, #336]	; (8004d04 <_printf_i+0x208>)
 8004bb4:	2708      	movs	r7, #8
 8004bb6:	2a6f      	cmp	r2, #111	; 0x6f
 8004bb8:	d01b      	beq.n	8004bf2 <_printf_i+0xf6>
 8004bba:	270a      	movs	r7, #10
 8004bbc:	e019      	b.n	8004bf2 <_printf_i+0xf6>
 8004bbe:	066d      	lsls	r5, r5, #25
 8004bc0:	d5f7      	bpl.n	8004bb2 <_printf_i+0xb6>
 8004bc2:	b280      	uxth	r0, r0
 8004bc4:	e7f5      	b.n	8004bb2 <_printf_i+0xb6>
 8004bc6:	3145      	adds	r1, #69	; 0x45
 8004bc8:	4e4e      	ldr	r6, [pc, #312]	; (8004d04 <_printf_i+0x208>)
 8004bca:	700a      	strb	r2, [r1, #0]
 8004bcc:	6818      	ldr	r0, [r3, #0]
 8004bce:	6822      	ldr	r2, [r4, #0]
 8004bd0:	1d01      	adds	r1, r0, #4
 8004bd2:	6800      	ldr	r0, [r0, #0]
 8004bd4:	6019      	str	r1, [r3, #0]
 8004bd6:	0615      	lsls	r5, r2, #24
 8004bd8:	d521      	bpl.n	8004c1e <_printf_i+0x122>
 8004bda:	07d3      	lsls	r3, r2, #31
 8004bdc:	d502      	bpl.n	8004be4 <_printf_i+0xe8>
 8004bde:	2320      	movs	r3, #32
 8004be0:	431a      	orrs	r2, r3
 8004be2:	6022      	str	r2, [r4, #0]
 8004be4:	2710      	movs	r7, #16
 8004be6:	2800      	cmp	r0, #0
 8004be8:	d103      	bne.n	8004bf2 <_printf_i+0xf6>
 8004bea:	2320      	movs	r3, #32
 8004bec:	6822      	ldr	r2, [r4, #0]
 8004bee:	439a      	bics	r2, r3
 8004bf0:	6022      	str	r2, [r4, #0]
 8004bf2:	0023      	movs	r3, r4
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	3343      	adds	r3, #67	; 0x43
 8004bf8:	701a      	strb	r2, [r3, #0]
 8004bfa:	6863      	ldr	r3, [r4, #4]
 8004bfc:	60a3      	str	r3, [r4, #8]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	db58      	blt.n	8004cb4 <_printf_i+0x1b8>
 8004c02:	2204      	movs	r2, #4
 8004c04:	6821      	ldr	r1, [r4, #0]
 8004c06:	4391      	bics	r1, r2
 8004c08:	6021      	str	r1, [r4, #0]
 8004c0a:	2800      	cmp	r0, #0
 8004c0c:	d154      	bne.n	8004cb8 <_printf_i+0x1bc>
 8004c0e:	9d02      	ldr	r5, [sp, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d05a      	beq.n	8004cca <_printf_i+0x1ce>
 8004c14:	0025      	movs	r5, r4
 8004c16:	7833      	ldrb	r3, [r6, #0]
 8004c18:	3542      	adds	r5, #66	; 0x42
 8004c1a:	702b      	strb	r3, [r5, #0]
 8004c1c:	e055      	b.n	8004cca <_printf_i+0x1ce>
 8004c1e:	0655      	lsls	r5, r2, #25
 8004c20:	d5db      	bpl.n	8004bda <_printf_i+0xde>
 8004c22:	b280      	uxth	r0, r0
 8004c24:	e7d9      	b.n	8004bda <_printf_i+0xde>
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	680d      	ldr	r5, [r1, #0]
 8004c2a:	1d10      	adds	r0, r2, #4
 8004c2c:	6949      	ldr	r1, [r1, #20]
 8004c2e:	6018      	str	r0, [r3, #0]
 8004c30:	6813      	ldr	r3, [r2, #0]
 8004c32:	062e      	lsls	r6, r5, #24
 8004c34:	d501      	bpl.n	8004c3a <_printf_i+0x13e>
 8004c36:	6019      	str	r1, [r3, #0]
 8004c38:	e002      	b.n	8004c40 <_printf_i+0x144>
 8004c3a:	066d      	lsls	r5, r5, #25
 8004c3c:	d5fb      	bpl.n	8004c36 <_printf_i+0x13a>
 8004c3e:	8019      	strh	r1, [r3, #0]
 8004c40:	2300      	movs	r3, #0
 8004c42:	9d02      	ldr	r5, [sp, #8]
 8004c44:	6123      	str	r3, [r4, #16]
 8004c46:	e04f      	b.n	8004ce8 <_printf_i+0x1ec>
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	1d11      	adds	r1, r2, #4
 8004c4c:	6019      	str	r1, [r3, #0]
 8004c4e:	6815      	ldr	r5, [r2, #0]
 8004c50:	2100      	movs	r1, #0
 8004c52:	6862      	ldr	r2, [r4, #4]
 8004c54:	0028      	movs	r0, r5
 8004c56:	f000 f859 	bl	8004d0c <memchr>
 8004c5a:	2800      	cmp	r0, #0
 8004c5c:	d001      	beq.n	8004c62 <_printf_i+0x166>
 8004c5e:	1b40      	subs	r0, r0, r5
 8004c60:	6060      	str	r0, [r4, #4]
 8004c62:	6863      	ldr	r3, [r4, #4]
 8004c64:	6123      	str	r3, [r4, #16]
 8004c66:	2300      	movs	r3, #0
 8004c68:	9a02      	ldr	r2, [sp, #8]
 8004c6a:	7013      	strb	r3, [r2, #0]
 8004c6c:	e03c      	b.n	8004ce8 <_printf_i+0x1ec>
 8004c6e:	6923      	ldr	r3, [r4, #16]
 8004c70:	002a      	movs	r2, r5
 8004c72:	9904      	ldr	r1, [sp, #16]
 8004c74:	9803      	ldr	r0, [sp, #12]
 8004c76:	9d05      	ldr	r5, [sp, #20]
 8004c78:	47a8      	blx	r5
 8004c7a:	1c43      	adds	r3, r0, #1
 8004c7c:	d03e      	beq.n	8004cfc <_printf_i+0x200>
 8004c7e:	6823      	ldr	r3, [r4, #0]
 8004c80:	079b      	lsls	r3, r3, #30
 8004c82:	d415      	bmi.n	8004cb0 <_printf_i+0x1b4>
 8004c84:	9b07      	ldr	r3, [sp, #28]
 8004c86:	68e0      	ldr	r0, [r4, #12]
 8004c88:	4298      	cmp	r0, r3
 8004c8a:	da39      	bge.n	8004d00 <_printf_i+0x204>
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	e037      	b.n	8004d00 <_printf_i+0x204>
 8004c90:	0022      	movs	r2, r4
 8004c92:	2301      	movs	r3, #1
 8004c94:	3219      	adds	r2, #25
 8004c96:	9904      	ldr	r1, [sp, #16]
 8004c98:	9803      	ldr	r0, [sp, #12]
 8004c9a:	9e05      	ldr	r6, [sp, #20]
 8004c9c:	47b0      	blx	r6
 8004c9e:	1c43      	adds	r3, r0, #1
 8004ca0:	d02c      	beq.n	8004cfc <_printf_i+0x200>
 8004ca2:	3501      	adds	r5, #1
 8004ca4:	68e3      	ldr	r3, [r4, #12]
 8004ca6:	9a07      	ldr	r2, [sp, #28]
 8004ca8:	1a9b      	subs	r3, r3, r2
 8004caa:	42ab      	cmp	r3, r5
 8004cac:	dcf0      	bgt.n	8004c90 <_printf_i+0x194>
 8004cae:	e7e9      	b.n	8004c84 <_printf_i+0x188>
 8004cb0:	2500      	movs	r5, #0
 8004cb2:	e7f7      	b.n	8004ca4 <_printf_i+0x1a8>
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	d0ad      	beq.n	8004c14 <_printf_i+0x118>
 8004cb8:	9d02      	ldr	r5, [sp, #8]
 8004cba:	0039      	movs	r1, r7
 8004cbc:	f7fb faaa 	bl	8000214 <__aeabi_uidivmod>
 8004cc0:	5c73      	ldrb	r3, [r6, r1]
 8004cc2:	3d01      	subs	r5, #1
 8004cc4:	702b      	strb	r3, [r5, #0]
 8004cc6:	2800      	cmp	r0, #0
 8004cc8:	d1f7      	bne.n	8004cba <_printf_i+0x1be>
 8004cca:	2f08      	cmp	r7, #8
 8004ccc:	d109      	bne.n	8004ce2 <_printf_i+0x1e6>
 8004cce:	6823      	ldr	r3, [r4, #0]
 8004cd0:	07db      	lsls	r3, r3, #31
 8004cd2:	d506      	bpl.n	8004ce2 <_printf_i+0x1e6>
 8004cd4:	6863      	ldr	r3, [r4, #4]
 8004cd6:	6922      	ldr	r2, [r4, #16]
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	dc02      	bgt.n	8004ce2 <_printf_i+0x1e6>
 8004cdc:	2330      	movs	r3, #48	; 0x30
 8004cde:	3d01      	subs	r5, #1
 8004ce0:	702b      	strb	r3, [r5, #0]
 8004ce2:	9b02      	ldr	r3, [sp, #8]
 8004ce4:	1b5b      	subs	r3, r3, r5
 8004ce6:	6123      	str	r3, [r4, #16]
 8004ce8:	9b05      	ldr	r3, [sp, #20]
 8004cea:	aa07      	add	r2, sp, #28
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	0021      	movs	r1, r4
 8004cf0:	9b04      	ldr	r3, [sp, #16]
 8004cf2:	9803      	ldr	r0, [sp, #12]
 8004cf4:	f7ff fe94 	bl	8004a20 <_printf_common>
 8004cf8:	1c43      	adds	r3, r0, #1
 8004cfa:	d1b8      	bne.n	8004c6e <_printf_i+0x172>
 8004cfc:	2001      	movs	r0, #1
 8004cfe:	4240      	negs	r0, r0
 8004d00:	b009      	add	sp, #36	; 0x24
 8004d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d04:	08005201 	.word	0x08005201
 8004d08:	08005212 	.word	0x08005212

08004d0c <memchr>:
 8004d0c:	b2c9      	uxtb	r1, r1
 8004d0e:	1882      	adds	r2, r0, r2
 8004d10:	4290      	cmp	r0, r2
 8004d12:	d101      	bne.n	8004d18 <memchr+0xc>
 8004d14:	2000      	movs	r0, #0
 8004d16:	4770      	bx	lr
 8004d18:	7803      	ldrb	r3, [r0, #0]
 8004d1a:	428b      	cmp	r3, r1
 8004d1c:	d0fb      	beq.n	8004d16 <memchr+0xa>
 8004d1e:	3001      	adds	r0, #1
 8004d20:	e7f6      	b.n	8004d10 <memchr+0x4>

08004d22 <memcpy>:
 8004d22:	2300      	movs	r3, #0
 8004d24:	b510      	push	{r4, lr}
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d100      	bne.n	8004d2c <memcpy+0xa>
 8004d2a:	bd10      	pop	{r4, pc}
 8004d2c:	5ccc      	ldrb	r4, [r1, r3]
 8004d2e:	54c4      	strb	r4, [r0, r3]
 8004d30:	3301      	adds	r3, #1
 8004d32:	e7f8      	b.n	8004d26 <memcpy+0x4>

08004d34 <memmove>:
 8004d34:	b510      	push	{r4, lr}
 8004d36:	4288      	cmp	r0, r1
 8004d38:	d902      	bls.n	8004d40 <memmove+0xc>
 8004d3a:	188b      	adds	r3, r1, r2
 8004d3c:	4298      	cmp	r0, r3
 8004d3e:	d303      	bcc.n	8004d48 <memmove+0x14>
 8004d40:	2300      	movs	r3, #0
 8004d42:	e007      	b.n	8004d54 <memmove+0x20>
 8004d44:	5c8b      	ldrb	r3, [r1, r2]
 8004d46:	5483      	strb	r3, [r0, r2]
 8004d48:	3a01      	subs	r2, #1
 8004d4a:	d2fb      	bcs.n	8004d44 <memmove+0x10>
 8004d4c:	bd10      	pop	{r4, pc}
 8004d4e:	5ccc      	ldrb	r4, [r1, r3]
 8004d50:	54c4      	strb	r4, [r0, r3]
 8004d52:	3301      	adds	r3, #1
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d1fa      	bne.n	8004d4e <memmove+0x1a>
 8004d58:	e7f8      	b.n	8004d4c <memmove+0x18>
	...

08004d5c <_free_r>:
 8004d5c:	b570      	push	{r4, r5, r6, lr}
 8004d5e:	0005      	movs	r5, r0
 8004d60:	2900      	cmp	r1, #0
 8004d62:	d010      	beq.n	8004d86 <_free_r+0x2a>
 8004d64:	1f0c      	subs	r4, r1, #4
 8004d66:	6823      	ldr	r3, [r4, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	da00      	bge.n	8004d6e <_free_r+0x12>
 8004d6c:	18e4      	adds	r4, r4, r3
 8004d6e:	0028      	movs	r0, r5
 8004d70:	f000 f8d4 	bl	8004f1c <__malloc_lock>
 8004d74:	4a1d      	ldr	r2, [pc, #116]	; (8004dec <_free_r+0x90>)
 8004d76:	6813      	ldr	r3, [r2, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d105      	bne.n	8004d88 <_free_r+0x2c>
 8004d7c:	6063      	str	r3, [r4, #4]
 8004d7e:	6014      	str	r4, [r2, #0]
 8004d80:	0028      	movs	r0, r5
 8004d82:	f000 f8cc 	bl	8004f1e <__malloc_unlock>
 8004d86:	bd70      	pop	{r4, r5, r6, pc}
 8004d88:	42a3      	cmp	r3, r4
 8004d8a:	d909      	bls.n	8004da0 <_free_r+0x44>
 8004d8c:	6821      	ldr	r1, [r4, #0]
 8004d8e:	1860      	adds	r0, r4, r1
 8004d90:	4283      	cmp	r3, r0
 8004d92:	d1f3      	bne.n	8004d7c <_free_r+0x20>
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	1841      	adds	r1, r0, r1
 8004d9a:	6021      	str	r1, [r4, #0]
 8004d9c:	e7ee      	b.n	8004d7c <_free_r+0x20>
 8004d9e:	0013      	movs	r3, r2
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	2a00      	cmp	r2, #0
 8004da4:	d001      	beq.n	8004daa <_free_r+0x4e>
 8004da6:	42a2      	cmp	r2, r4
 8004da8:	d9f9      	bls.n	8004d9e <_free_r+0x42>
 8004daa:	6819      	ldr	r1, [r3, #0]
 8004dac:	1858      	adds	r0, r3, r1
 8004dae:	42a0      	cmp	r0, r4
 8004db0:	d10b      	bne.n	8004dca <_free_r+0x6e>
 8004db2:	6820      	ldr	r0, [r4, #0]
 8004db4:	1809      	adds	r1, r1, r0
 8004db6:	1858      	adds	r0, r3, r1
 8004db8:	6019      	str	r1, [r3, #0]
 8004dba:	4282      	cmp	r2, r0
 8004dbc:	d1e0      	bne.n	8004d80 <_free_r+0x24>
 8004dbe:	6810      	ldr	r0, [r2, #0]
 8004dc0:	6852      	ldr	r2, [r2, #4]
 8004dc2:	1841      	adds	r1, r0, r1
 8004dc4:	6019      	str	r1, [r3, #0]
 8004dc6:	605a      	str	r2, [r3, #4]
 8004dc8:	e7da      	b.n	8004d80 <_free_r+0x24>
 8004dca:	42a0      	cmp	r0, r4
 8004dcc:	d902      	bls.n	8004dd4 <_free_r+0x78>
 8004dce:	230c      	movs	r3, #12
 8004dd0:	602b      	str	r3, [r5, #0]
 8004dd2:	e7d5      	b.n	8004d80 <_free_r+0x24>
 8004dd4:	6821      	ldr	r1, [r4, #0]
 8004dd6:	1860      	adds	r0, r4, r1
 8004dd8:	4282      	cmp	r2, r0
 8004dda:	d103      	bne.n	8004de4 <_free_r+0x88>
 8004ddc:	6810      	ldr	r0, [r2, #0]
 8004dde:	6852      	ldr	r2, [r2, #4]
 8004de0:	1841      	adds	r1, r0, r1
 8004de2:	6021      	str	r1, [r4, #0]
 8004de4:	6062      	str	r2, [r4, #4]
 8004de6:	605c      	str	r4, [r3, #4]
 8004de8:	e7ca      	b.n	8004d80 <_free_r+0x24>
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	200000a4 	.word	0x200000a4

08004df0 <_malloc_r>:
 8004df0:	2303      	movs	r3, #3
 8004df2:	b570      	push	{r4, r5, r6, lr}
 8004df4:	1ccd      	adds	r5, r1, #3
 8004df6:	439d      	bics	r5, r3
 8004df8:	3508      	adds	r5, #8
 8004dfa:	0006      	movs	r6, r0
 8004dfc:	2d0c      	cmp	r5, #12
 8004dfe:	d21e      	bcs.n	8004e3e <_malloc_r+0x4e>
 8004e00:	250c      	movs	r5, #12
 8004e02:	42a9      	cmp	r1, r5
 8004e04:	d81d      	bhi.n	8004e42 <_malloc_r+0x52>
 8004e06:	0030      	movs	r0, r6
 8004e08:	f000 f888 	bl	8004f1c <__malloc_lock>
 8004e0c:	4a25      	ldr	r2, [pc, #148]	; (8004ea4 <_malloc_r+0xb4>)
 8004e0e:	6814      	ldr	r4, [r2, #0]
 8004e10:	0021      	movs	r1, r4
 8004e12:	2900      	cmp	r1, #0
 8004e14:	d119      	bne.n	8004e4a <_malloc_r+0x5a>
 8004e16:	4c24      	ldr	r4, [pc, #144]	; (8004ea8 <_malloc_r+0xb8>)
 8004e18:	6823      	ldr	r3, [r4, #0]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d103      	bne.n	8004e26 <_malloc_r+0x36>
 8004e1e:	0030      	movs	r0, r6
 8004e20:	f000 f86a 	bl	8004ef8 <_sbrk_r>
 8004e24:	6020      	str	r0, [r4, #0]
 8004e26:	0029      	movs	r1, r5
 8004e28:	0030      	movs	r0, r6
 8004e2a:	f000 f865 	bl	8004ef8 <_sbrk_r>
 8004e2e:	1c43      	adds	r3, r0, #1
 8004e30:	d12b      	bne.n	8004e8a <_malloc_r+0x9a>
 8004e32:	230c      	movs	r3, #12
 8004e34:	0030      	movs	r0, r6
 8004e36:	6033      	str	r3, [r6, #0]
 8004e38:	f000 f871 	bl	8004f1e <__malloc_unlock>
 8004e3c:	e003      	b.n	8004e46 <_malloc_r+0x56>
 8004e3e:	2d00      	cmp	r5, #0
 8004e40:	dadf      	bge.n	8004e02 <_malloc_r+0x12>
 8004e42:	230c      	movs	r3, #12
 8004e44:	6033      	str	r3, [r6, #0]
 8004e46:	2000      	movs	r0, #0
 8004e48:	bd70      	pop	{r4, r5, r6, pc}
 8004e4a:	680b      	ldr	r3, [r1, #0]
 8004e4c:	1b5b      	subs	r3, r3, r5
 8004e4e:	d419      	bmi.n	8004e84 <_malloc_r+0x94>
 8004e50:	2b0b      	cmp	r3, #11
 8004e52:	d903      	bls.n	8004e5c <_malloc_r+0x6c>
 8004e54:	600b      	str	r3, [r1, #0]
 8004e56:	18cc      	adds	r4, r1, r3
 8004e58:	6025      	str	r5, [r4, #0]
 8004e5a:	e003      	b.n	8004e64 <_malloc_r+0x74>
 8004e5c:	684b      	ldr	r3, [r1, #4]
 8004e5e:	428c      	cmp	r4, r1
 8004e60:	d10d      	bne.n	8004e7e <_malloc_r+0x8e>
 8004e62:	6013      	str	r3, [r2, #0]
 8004e64:	0030      	movs	r0, r6
 8004e66:	f000 f85a 	bl	8004f1e <__malloc_unlock>
 8004e6a:	0020      	movs	r0, r4
 8004e6c:	2207      	movs	r2, #7
 8004e6e:	300b      	adds	r0, #11
 8004e70:	1d23      	adds	r3, r4, #4
 8004e72:	4390      	bics	r0, r2
 8004e74:	1ac3      	subs	r3, r0, r3
 8004e76:	d0e7      	beq.n	8004e48 <_malloc_r+0x58>
 8004e78:	425a      	negs	r2, r3
 8004e7a:	50e2      	str	r2, [r4, r3]
 8004e7c:	e7e4      	b.n	8004e48 <_malloc_r+0x58>
 8004e7e:	6063      	str	r3, [r4, #4]
 8004e80:	000c      	movs	r4, r1
 8004e82:	e7ef      	b.n	8004e64 <_malloc_r+0x74>
 8004e84:	000c      	movs	r4, r1
 8004e86:	6849      	ldr	r1, [r1, #4]
 8004e88:	e7c3      	b.n	8004e12 <_malloc_r+0x22>
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	1cc4      	adds	r4, r0, #3
 8004e8e:	439c      	bics	r4, r3
 8004e90:	42a0      	cmp	r0, r4
 8004e92:	d0e1      	beq.n	8004e58 <_malloc_r+0x68>
 8004e94:	1a21      	subs	r1, r4, r0
 8004e96:	0030      	movs	r0, r6
 8004e98:	f000 f82e 	bl	8004ef8 <_sbrk_r>
 8004e9c:	1c43      	adds	r3, r0, #1
 8004e9e:	d1db      	bne.n	8004e58 <_malloc_r+0x68>
 8004ea0:	e7c7      	b.n	8004e32 <_malloc_r+0x42>
 8004ea2:	46c0      	nop			; (mov r8, r8)
 8004ea4:	200000a4 	.word	0x200000a4
 8004ea8:	200000a8 	.word	0x200000a8

08004eac <_realloc_r>:
 8004eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eae:	0007      	movs	r7, r0
 8004eb0:	000d      	movs	r5, r1
 8004eb2:	0016      	movs	r6, r2
 8004eb4:	2900      	cmp	r1, #0
 8004eb6:	d105      	bne.n	8004ec4 <_realloc_r+0x18>
 8004eb8:	0011      	movs	r1, r2
 8004eba:	f7ff ff99 	bl	8004df0 <_malloc_r>
 8004ebe:	0004      	movs	r4, r0
 8004ec0:	0020      	movs	r0, r4
 8004ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ec4:	2a00      	cmp	r2, #0
 8004ec6:	d103      	bne.n	8004ed0 <_realloc_r+0x24>
 8004ec8:	f7ff ff48 	bl	8004d5c <_free_r>
 8004ecc:	0034      	movs	r4, r6
 8004ece:	e7f7      	b.n	8004ec0 <_realloc_r+0x14>
 8004ed0:	f000 f826 	bl	8004f20 <_malloc_usable_size_r>
 8004ed4:	002c      	movs	r4, r5
 8004ed6:	42b0      	cmp	r0, r6
 8004ed8:	d2f2      	bcs.n	8004ec0 <_realloc_r+0x14>
 8004eda:	0031      	movs	r1, r6
 8004edc:	0038      	movs	r0, r7
 8004ede:	f7ff ff87 	bl	8004df0 <_malloc_r>
 8004ee2:	1e04      	subs	r4, r0, #0
 8004ee4:	d0ec      	beq.n	8004ec0 <_realloc_r+0x14>
 8004ee6:	0029      	movs	r1, r5
 8004ee8:	0032      	movs	r2, r6
 8004eea:	f7ff ff1a 	bl	8004d22 <memcpy>
 8004eee:	0029      	movs	r1, r5
 8004ef0:	0038      	movs	r0, r7
 8004ef2:	f7ff ff33 	bl	8004d5c <_free_r>
 8004ef6:	e7e3      	b.n	8004ec0 <_realloc_r+0x14>

08004ef8 <_sbrk_r>:
 8004ef8:	2300      	movs	r3, #0
 8004efa:	b570      	push	{r4, r5, r6, lr}
 8004efc:	4c06      	ldr	r4, [pc, #24]	; (8004f18 <_sbrk_r+0x20>)
 8004efe:	0005      	movs	r5, r0
 8004f00:	0008      	movs	r0, r1
 8004f02:	6023      	str	r3, [r4, #0]
 8004f04:	f7fb ff84 	bl	8000e10 <_sbrk>
 8004f08:	1c43      	adds	r3, r0, #1
 8004f0a:	d103      	bne.n	8004f14 <_sbrk_r+0x1c>
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d000      	beq.n	8004f14 <_sbrk_r+0x1c>
 8004f12:	602b      	str	r3, [r5, #0]
 8004f14:	bd70      	pop	{r4, r5, r6, pc}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	200002d8 	.word	0x200002d8

08004f1c <__malloc_lock>:
 8004f1c:	4770      	bx	lr

08004f1e <__malloc_unlock>:
 8004f1e:	4770      	bx	lr

08004f20 <_malloc_usable_size_r>:
 8004f20:	1f0b      	subs	r3, r1, #4
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	1f18      	subs	r0, r3, #4
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	da01      	bge.n	8004f2e <_malloc_usable_size_r+0xe>
 8004f2a:	580b      	ldr	r3, [r1, r0]
 8004f2c:	18c0      	adds	r0, r0, r3
 8004f2e:	4770      	bx	lr

08004f30 <_init>:
 8004f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f32:	46c0      	nop			; (mov r8, r8)
 8004f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f36:	bc08      	pop	{r3}
 8004f38:	469e      	mov	lr, r3
 8004f3a:	4770      	bx	lr

08004f3c <_fini>:
 8004f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f3e:	46c0      	nop			; (mov r8, r8)
 8004f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f42:	bc08      	pop	{r3}
 8004f44:	469e      	mov	lr, r3
 8004f46:	4770      	bx	lr
