-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity network is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_data_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    input_data_TVALID : IN STD_LOGIC;
    input_data_TREADY : OUT STD_LOGIC;
    input_data_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    input_data_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    input_data_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_data_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_data_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_data_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_data_TVALID : OUT STD_LOGIC;
    output_data_TREADY : IN STD_LOGIC;
    output_data_TKEEP : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_data_TSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_data_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_data_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_data_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of network is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "network,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.585000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=19,HLS_SYN_DSP=13,HLS_SYN_FF=1690,HLS_SYN_LUT=2481,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv49_1FFFFFFFFFFFF : STD_LOGIC_VECTOR (48 downto 0) := "1111111111111111111111111111111111111111111111111";
    constant ap_const_lv48_1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_data_V_data_V_0_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal input_data_V_data_V_0_vld_in : STD_LOGIC;
    signal input_data_V_data_V_0_vld_out : STD_LOGIC;
    signal input_data_V_data_V_0_ack_in : STD_LOGIC;
    signal input_data_V_data_V_0_ack_out : STD_LOGIC;
    signal input_data_V_data_V_0_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal input_data_V_data_V_0_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal input_data_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal input_data_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal input_data_V_data_V_0_sel : STD_LOGIC;
    signal input_data_V_data_V_0_load_A : STD_LOGIC;
    signal input_data_V_data_V_0_load_B : STD_LOGIC;
    signal input_data_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal input_data_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal input_data_V_dest_V_0_vld_in : STD_LOGIC;
    signal input_data_V_dest_V_0_ack_out : STD_LOGIC;
    signal input_data_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_data_V_data_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal output_data_V_data_V_1_vld_in : STD_LOGIC;
    signal output_data_V_data_V_1_vld_out : STD_LOGIC;
    signal output_data_V_data_V_1_ack_in : STD_LOGIC;
    signal output_data_V_data_V_1_ack_out : STD_LOGIC;
    signal output_data_V_data_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal output_data_V_data_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal output_data_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal output_data_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal output_data_V_data_V_1_sel : STD_LOGIC;
    signal output_data_V_data_V_1_load_A : STD_LOGIC;
    signal output_data_V_data_V_1_load_B : STD_LOGIC;
    signal output_data_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_data_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal output_data_V_keep_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal output_data_V_keep_V_1_vld_in : STD_LOGIC;
    signal output_data_V_keep_V_1_vld_out : STD_LOGIC;
    signal output_data_V_keep_V_1_ack_in : STD_LOGIC;
    signal output_data_V_keep_V_1_ack_out : STD_LOGIC;
    signal output_data_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal output_data_V_keep_V_1_sel : STD_LOGIC;
    signal output_data_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_data_V_strb_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal output_data_V_strb_V_1_vld_in : STD_LOGIC;
    signal output_data_V_strb_V_1_vld_out : STD_LOGIC;
    signal output_data_V_strb_V_1_ack_in : STD_LOGIC;
    signal output_data_V_strb_V_1_ack_out : STD_LOGIC;
    signal output_data_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal output_data_V_strb_V_1_sel : STD_LOGIC;
    signal output_data_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_data_V_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_user_V_1_vld_in : STD_LOGIC;
    signal output_data_V_user_V_1_vld_out : STD_LOGIC;
    signal output_data_V_user_V_1_ack_in : STD_LOGIC;
    signal output_data_V_user_V_1_ack_out : STD_LOGIC;
    signal output_data_V_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal output_data_V_user_V_1_sel_wr : STD_LOGIC := '0';
    signal output_data_V_user_V_1_sel : STD_LOGIC;
    signal output_data_V_user_V_1_load_A : STD_LOGIC;
    signal output_data_V_user_V_1_load_B : STD_LOGIC;
    signal output_data_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_data_V_user_V_1_state_cmp_full : STD_LOGIC;
    signal output_data_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_last_V_1_vld_in : STD_LOGIC;
    signal output_data_V_last_V_1_vld_out : STD_LOGIC;
    signal output_data_V_last_V_1_ack_in : STD_LOGIC;
    signal output_data_V_last_V_1_ack_out : STD_LOGIC;
    signal output_data_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal output_data_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal output_data_V_last_V_1_sel : STD_LOGIC;
    signal output_data_V_last_V_1_load_A : STD_LOGIC;
    signal output_data_V_last_V_1_load_B : STD_LOGIC;
    signal output_data_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_data_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal output_data_V_id_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_id_V_1_vld_in : STD_LOGIC;
    signal output_data_V_id_V_1_vld_out : STD_LOGIC;
    signal output_data_V_id_V_1_ack_in : STD_LOGIC;
    signal output_data_V_id_V_1_ack_out : STD_LOGIC;
    signal output_data_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal output_data_V_id_V_1_sel : STD_LOGIC;
    signal output_data_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_data_V_dest_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_V_dest_V_1_vld_in : STD_LOGIC;
    signal output_data_V_dest_V_1_vld_out : STD_LOGIC;
    signal output_data_V_dest_V_1_ack_in : STD_LOGIC;
    signal output_data_V_dest_V_1_ack_out : STD_LOGIC;
    signal output_data_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal output_data_V_dest_V_1_sel : STD_LOGIC;
    signal output_data_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal Padding2D_0_depth : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal Padding2D_0_height : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011110";
    signal Padding2D_0_width : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011110";
    signal Padding2D_0_array_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Padding2D_0_array_ce0 : STD_LOGIC;
    signal Padding2D_0_array_we0 : STD_LOGIC;
    signal Padding2D_0_array_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SeparableConv2D_0_de : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    signal SeparableConv2D_0_he : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011100";
    signal SeparableConv2D_0_wi : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011100";
    signal SeparableConv2D_0_m_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal SeparableConv2D_0_m_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_0_m_s_we0 : STD_LOGIC;
    signal SeparableConv2D_0_m_s_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_data_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond3_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_431 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal exitcond_reg_431_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_reg_204 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp1_fu_364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_370 : STD_LOGIC_VECTOR (31 downto 0);
    signal array_length_fu_281_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal array_length_reg_375 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal array_length_cast_fu_287_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal array_length_cast_reg_380 : STD_LOGIC_VECTOR (48 downto 0);
    signal i_1_fu_297_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_22_fu_328_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_22_reg_426 : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_pointwise_conv2d_fix_fu_230_ap_ready : STD_LOGIC;
    signal grp_pointwise_conv2d_fix_fu_230_ap_done : STD_LOGIC;
    signal exitcond_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_2_fu_338_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_user_V_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_user_V_reg_445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state9 : STD_LOGIC;
    signal input_0_array_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal input_0_array_ce0 : STD_LOGIC;
    signal input_0_array_we0 : STD_LOGIC;
    signal input_0_array_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_depthwise_conv2d_fix_fu_215_ap_start : STD_LOGIC;
    signal grp_depthwise_conv2d_fix_fu_215_ap_done : STD_LOGIC;
    signal grp_depthwise_conv2d_fix_fu_215_ap_idle : STD_LOGIC;
    signal grp_depthwise_conv2d_fix_fu_215_ap_ready : STD_LOGIC;
    signal grp_depthwise_conv2d_fix_fu_215_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_depthwise_conv2d_fix_fu_215_input_r_ce0 : STD_LOGIC;
    signal grp_depthwise_conv2d_fix_fu_215_output_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_depthwise_conv2d_fix_fu_215_output_r_ce0 : STD_LOGIC;
    signal grp_depthwise_conv2d_fix_fu_215_output_r_we0 : STD_LOGIC;
    signal grp_depthwise_conv2d_fix_fu_215_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pointwise_conv2d_fix_fu_230_ap_start : STD_LOGIC;
    signal grp_pointwise_conv2d_fix_fu_230_ap_idle : STD_LOGIC;
    signal grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_ce0 : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_ap_start : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_ap_done : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_ap_idle : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_ap_ready : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_padding2d_fix16_fu_244_input_r_ce0 : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_output_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_padding2d_fix16_fu_244_output_r_ce0 : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_output_r_we0 : STD_LOGIC;
    signal grp_padding2d_fix16_fu_244_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_193 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_depthwise_conv2d_fix_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_pointwise_conv2d_fix_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal grp_padding2d_fix16_fu_244_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_23_fu_308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_cast2_fu_344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal array_length_fu_281_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal array_length_fu_281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal i1_cast_fu_349_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp1_fu_364_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_364_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_state13 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal array_length_fu_281_p00 : STD_LOGIC_VECTOR (47 downto 0);
    signal array_length_fu_281_p10 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp1_fu_364_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_fu_364_p10 : STD_LOGIC_VECTOR (31 downto 0);

    component depthwise_conv2d_fix IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_height : IN STD_LOGIC_VECTOR (15 downto 0);
        input_width : IN STD_LOGIC_VECTOR (15 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_depth : IN STD_LOGIC_VECTOR (15 downto 0);
        output_height : IN STD_LOGIC_VECTOR (15 downto 0);
        output_width : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pointwise_conv2d_fix IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_depth : IN STD_LOGIC_VECTOR (15 downto 0);
        input_height : IN STD_LOGIC_VECTOR (15 downto 0);
        input_width : IN STD_LOGIC_VECTOR (15 downto 0);
        output_depth : IN STD_LOGIC_VECTOR (15 downto 0);
        SeparableConv2D_0_m_s_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        SeparableConv2D_0_m_s_ce0 : OUT STD_LOGIC;
        SeparableConv2D_0_m_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component padding2d_fix16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component network_mul_mul_16ns_16ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component network_Padding2D_0_array IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component network_SeparableConv2D_0_m_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component network_input_0_array IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component network_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    Padding2D_0_array_U : component network_Padding2D_0_array
    generic map (
        DataWidth => 16,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Padding2D_0_array_address0,
        ce0 => Padding2D_0_array_ce0,
        we0 => Padding2D_0_array_we0,
        d0 => grp_padding2d_fix16_fu_244_output_r_d0,
        q0 => Padding2D_0_array_q0);

    SeparableConv2D_0_m_s_U : component network_SeparableConv2D_0_m_s
    generic map (
        DataWidth => 16,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => SeparableConv2D_0_m_s_address0,
        ce0 => SeparableConv2D_0_m_s_ce0,
        we0 => SeparableConv2D_0_m_s_we0,
        d0 => grp_depthwise_conv2d_fix_fu_215_output_r_d0,
        q0 => SeparableConv2D_0_m_s_q0);

    network_AXILiteS_s_axi_U : component network_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    input_0_array_U : component network_input_0_array
    generic map (
        DataWidth => 16,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => input_0_array_address0,
        ce0 => input_0_array_ce0,
        we0 => input_0_array_we0,
        d0 => input_data_V_data_V_0_data_out,
        q0 => input_0_array_q0);

    grp_depthwise_conv2d_fix_fu_215 : component depthwise_conv2d_fix
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_depthwise_conv2d_fix_fu_215_ap_start,
        ap_done => grp_depthwise_conv2d_fix_fu_215_ap_done,
        ap_idle => grp_depthwise_conv2d_fix_fu_215_ap_idle,
        ap_ready => grp_depthwise_conv2d_fix_fu_215_ap_ready,
        input_height => Padding2D_0_height,
        input_width => Padding2D_0_width,
        input_r_address0 => grp_depthwise_conv2d_fix_fu_215_input_r_address0,
        input_r_ce0 => grp_depthwise_conv2d_fix_fu_215_input_r_ce0,
        input_r_q0 => Padding2D_0_array_q0,
        output_depth => Padding2D_0_depth,
        output_height => SeparableConv2D_0_he,
        output_width => SeparableConv2D_0_wi,
        output_r_address0 => grp_depthwise_conv2d_fix_fu_215_output_r_address0,
        output_r_ce0 => grp_depthwise_conv2d_fix_fu_215_output_r_ce0,
        output_r_we0 => grp_depthwise_conv2d_fix_fu_215_output_r_we0,
        output_r_d0 => grp_depthwise_conv2d_fix_fu_215_output_r_d0,
        output_r_q0 => SeparableConv2D_0_m_s_q0);

    grp_pointwise_conv2d_fix_fu_230 : component pointwise_conv2d_fix
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pointwise_conv2d_fix_fu_230_ap_start,
        ap_done => grp_pointwise_conv2d_fix_fu_230_ap_done,
        ap_idle => grp_pointwise_conv2d_fix_fu_230_ap_idle,
        ap_ready => grp_pointwise_conv2d_fix_fu_230_ap_ready,
        input_depth => Padding2D_0_depth,
        input_height => SeparableConv2D_0_he,
        input_width => SeparableConv2D_0_wi,
        output_depth => SeparableConv2D_0_de,
        SeparableConv2D_0_m_s_address0 => grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_address0,
        SeparableConv2D_0_m_s_ce0 => grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_ce0,
        SeparableConv2D_0_m_s_q0 => SeparableConv2D_0_m_s_q0);

    grp_padding2d_fix16_fu_244 : component padding2d_fix16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_padding2d_fix16_fu_244_ap_start,
        ap_done => grp_padding2d_fix16_fu_244_ap_done,
        ap_idle => grp_padding2d_fix16_fu_244_ap_idle,
        ap_ready => grp_padding2d_fix16_fu_244_ap_ready,
        input_r_address0 => grp_padding2d_fix16_fu_244_input_r_address0,
        input_r_ce0 => grp_padding2d_fix16_fu_244_input_r_ce0,
        input_r_q0 => input_0_array_q0,
        output_r_address0 => grp_padding2d_fix16_fu_244_output_r_address0,
        output_r_ce0 => grp_padding2d_fix16_fu_244_output_r_ce0,
        output_r_we0 => grp_padding2d_fix16_fu_244_output_r_we0,
        output_r_d0 => grp_padding2d_fix16_fu_244_output_r_d0);

    network_mul_mul_16ns_16ns_32_1_1_U22 : component network_mul_mul_16ns_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => tmp1_fu_364_p0,
        din1 => tmp1_fu_364_p1,
        dout => tmp1_fu_364_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_pointwise_conv2d_fix_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state9);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((grp_pointwise_conv2d_fix_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_depthwise_conv2d_fix_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_depthwise_conv2d_fix_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_depthwise_conv2d_fix_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_depthwise_conv2d_fix_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_depthwise_conv2d_fix_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_padding2d_fix16_fu_244_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_padding2d_fix16_fu_244_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_padding2d_fix16_fu_244_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_padding2d_fix16_fu_244_ap_ready = ap_const_logic_1)) then 
                    grp_padding2d_fix16_fu_244_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pointwise_conv2d_fix_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pointwise_conv2d_fix_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_pointwise_conv2d_fix_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pointwise_conv2d_fix_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_pointwise_conv2d_fix_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    input_data_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_data_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((input_data_V_data_V_0_ack_out = ap_const_logic_1) and (input_data_V_data_V_0_vld_out = ap_const_logic_1))) then 
                                        input_data_V_data_V_0_sel_rd <= not(input_data_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    input_data_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_data_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((input_data_V_data_V_0_ack_in = ap_const_logic_1) and (input_data_V_data_V_0_vld_in = ap_const_logic_1))) then 
                                        input_data_V_data_V_0_sel_wr <= not(input_data_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    input_data_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_data_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_data_V_data_V_0_state = ap_const_lv2_2) and (input_data_V_data_V_0_vld_in = ap_const_logic_0)) or ((input_data_V_data_V_0_state = ap_const_lv2_3) and (input_data_V_data_V_0_vld_in = ap_const_logic_0) and (input_data_V_data_V_0_ack_out = ap_const_logic_1)))) then 
                    input_data_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((input_data_V_data_V_0_state = ap_const_lv2_1) and (input_data_V_data_V_0_ack_out = ap_const_logic_0)) or ((input_data_V_data_V_0_state = ap_const_lv2_3) and (input_data_V_data_V_0_ack_out = ap_const_logic_0) and (input_data_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    input_data_V_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_data_V_data_V_0_vld_in = ap_const_logic_0) and (input_data_V_data_V_0_ack_out = ap_const_logic_1))) and not(((input_data_V_data_V_0_ack_out = ap_const_logic_0) and (input_data_V_data_V_0_vld_in = ap_const_logic_1))) and (input_data_V_data_V_0_state = ap_const_lv2_3)) or ((input_data_V_data_V_0_state = ap_const_lv2_1) and (input_data_V_data_V_0_ack_out = ap_const_logic_1)) or ((input_data_V_data_V_0_state = ap_const_lv2_2) and (input_data_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    input_data_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    input_data_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    input_data_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_data_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_data_V_dest_V_0_state = ap_const_lv2_2) and (input_data_V_dest_V_0_vld_in = ap_const_logic_0)) or ((input_data_V_dest_V_0_state = ap_const_lv2_3) and (input_data_V_dest_V_0_vld_in = ap_const_logic_0) and (input_data_V_dest_V_0_ack_out = ap_const_logic_1)))) then 
                    input_data_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((input_data_V_dest_V_0_state = ap_const_lv2_1) and (input_data_V_dest_V_0_ack_out = ap_const_logic_0)) or ((input_data_V_dest_V_0_state = ap_const_lv2_3) and (input_data_V_dest_V_0_ack_out = ap_const_logic_0) and (input_data_V_dest_V_0_vld_in = ap_const_logic_1)))) then 
                    input_data_V_dest_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_data_V_dest_V_0_vld_in = ap_const_logic_0) and (input_data_V_dest_V_0_ack_out = ap_const_logic_1))) and not(((input_data_V_dest_V_0_ack_out = ap_const_logic_0) and (input_data_V_dest_V_0_vld_in = ap_const_logic_1))) and (input_data_V_dest_V_0_state = ap_const_lv2_3)) or ((input_data_V_dest_V_0_state = ap_const_lv2_1) and (input_data_V_dest_V_0_ack_out = ap_const_logic_1)) or ((input_data_V_dest_V_0_state = ap_const_lv2_2) and (input_data_V_dest_V_0_vld_in = ap_const_logic_1)))) then 
                    input_data_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    input_data_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_data_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_data_V_data_V_1_ack_out = ap_const_logic_1) and (output_data_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        output_data_V_data_V_1_sel_rd <= not(output_data_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_data_V_data_V_1_ack_in = ap_const_logic_1) and (output_data_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        output_data_V_data_V_1_sel_wr <= not(output_data_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_data_V_data_V_1_state = ap_const_lv2_2) and (output_data_V_data_V_1_vld_in = ap_const_logic_0)) or ((output_data_V_data_V_1_state = ap_const_lv2_3) and (output_data_V_data_V_1_vld_in = ap_const_logic_0) and (output_data_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    output_data_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((output_data_V_data_V_1_state = ap_const_lv2_1) and (output_data_V_data_V_1_ack_out = ap_const_logic_0)) or ((output_data_V_data_V_1_state = ap_const_lv2_3) and (output_data_V_data_V_1_ack_out = ap_const_logic_0) and (output_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_data_V_data_V_1_vld_in = ap_const_logic_0) and (output_data_V_data_V_1_ack_out = ap_const_logic_1))) and not(((output_data_V_data_V_1_ack_out = ap_const_logic_0) and (output_data_V_data_V_1_vld_in = ap_const_logic_1))) and (output_data_V_data_V_1_state = ap_const_lv2_3)) or ((output_data_V_data_V_1_state = ap_const_lv2_1) and (output_data_V_data_V_1_ack_out = ap_const_logic_1)) or ((output_data_V_data_V_1_state = ap_const_lv2_2) and (output_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    output_data_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_data_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_data_V_dest_V_1_ack_out = ap_const_logic_1) and (output_data_V_dest_V_1_vld_out = ap_const_logic_1))) then 
                                        output_data_V_dest_V_1_sel_rd <= not(output_data_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_data_V_dest_V_1_state = ap_const_lv2_2) and (output_data_V_dest_V_1_vld_in = ap_const_logic_0)) or ((output_data_V_dest_V_1_state = ap_const_lv2_3) and (output_data_V_dest_V_1_vld_in = ap_const_logic_0) and (output_data_V_dest_V_1_ack_out = ap_const_logic_1)))) then 
                    output_data_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((output_data_V_dest_V_1_state = ap_const_lv2_1) and (output_data_V_dest_V_1_ack_out = ap_const_logic_0)) or ((output_data_V_dest_V_1_state = ap_const_lv2_3) and (output_data_V_dest_V_1_ack_out = ap_const_logic_0) and (output_data_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_dest_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_data_V_dest_V_1_vld_in = ap_const_logic_0) and (output_data_V_dest_V_1_ack_out = ap_const_logic_1))) and not(((output_data_V_dest_V_1_ack_out = ap_const_logic_0) and (output_data_V_dest_V_1_vld_in = ap_const_logic_1))) and (output_data_V_dest_V_1_state = ap_const_lv2_3)) or ((output_data_V_dest_V_1_state = ap_const_lv2_1) and (output_data_V_dest_V_1_ack_out = ap_const_logic_1)) or ((output_data_V_dest_V_1_state = ap_const_lv2_2) and (output_data_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    output_data_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_data_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_data_V_id_V_1_ack_out = ap_const_logic_1) and (output_data_V_id_V_1_vld_out = ap_const_logic_1))) then 
                                        output_data_V_id_V_1_sel_rd <= not(output_data_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_data_V_id_V_1_state = ap_const_lv2_2) and (output_data_V_id_V_1_vld_in = ap_const_logic_0)) or ((output_data_V_id_V_1_state = ap_const_lv2_3) and (output_data_V_id_V_1_vld_in = ap_const_logic_0) and (output_data_V_id_V_1_ack_out = ap_const_logic_1)))) then 
                    output_data_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((output_data_V_id_V_1_state = ap_const_lv2_1) and (output_data_V_id_V_1_ack_out = ap_const_logic_0)) or ((output_data_V_id_V_1_state = ap_const_lv2_3) and (output_data_V_id_V_1_ack_out = ap_const_logic_0) and (output_data_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_id_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_data_V_id_V_1_vld_in = ap_const_logic_0) and (output_data_V_id_V_1_ack_out = ap_const_logic_1))) and not(((output_data_V_id_V_1_ack_out = ap_const_logic_0) and (output_data_V_id_V_1_vld_in = ap_const_logic_1))) and (output_data_V_id_V_1_state = ap_const_lv2_3)) or ((output_data_V_id_V_1_state = ap_const_lv2_1) and (output_data_V_id_V_1_ack_out = ap_const_logic_1)) or ((output_data_V_id_V_1_state = ap_const_lv2_2) and (output_data_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    output_data_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_data_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_data_V_keep_V_1_ack_out = ap_const_logic_1) and (output_data_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        output_data_V_keep_V_1_sel_rd <= not(output_data_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_data_V_keep_V_1_state = ap_const_lv2_2) and (output_data_V_keep_V_1_vld_in = ap_const_logic_0)) or ((output_data_V_keep_V_1_state = ap_const_lv2_3) and (output_data_V_keep_V_1_vld_in = ap_const_logic_0) and (output_data_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    output_data_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((output_data_V_keep_V_1_state = ap_const_lv2_1) and (output_data_V_keep_V_1_ack_out = ap_const_logic_0)) or ((output_data_V_keep_V_1_state = ap_const_lv2_3) and (output_data_V_keep_V_1_ack_out = ap_const_logic_0) and (output_data_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_data_V_keep_V_1_vld_in = ap_const_logic_0) and (output_data_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((output_data_V_keep_V_1_ack_out = ap_const_logic_0) and (output_data_V_keep_V_1_vld_in = ap_const_logic_1))) and (output_data_V_keep_V_1_state = ap_const_lv2_3)) or ((output_data_V_keep_V_1_state = ap_const_lv2_1) and (output_data_V_keep_V_1_ack_out = ap_const_logic_1)) or ((output_data_V_keep_V_1_state = ap_const_lv2_2) and (output_data_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    output_data_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_data_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_data_V_last_V_1_ack_out = ap_const_logic_1) and (output_data_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        output_data_V_last_V_1_sel_rd <= not(output_data_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_data_V_last_V_1_ack_in = ap_const_logic_1) and (output_data_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        output_data_V_last_V_1_sel_wr <= not(output_data_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_data_V_last_V_1_state = ap_const_lv2_2) and (output_data_V_last_V_1_vld_in = ap_const_logic_0)) or ((output_data_V_last_V_1_state = ap_const_lv2_3) and (output_data_V_last_V_1_vld_in = ap_const_logic_0) and (output_data_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    output_data_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((output_data_V_last_V_1_state = ap_const_lv2_1) and (output_data_V_last_V_1_ack_out = ap_const_logic_0)) or ((output_data_V_last_V_1_state = ap_const_lv2_3) and (output_data_V_last_V_1_ack_out = ap_const_logic_0) and (output_data_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_data_V_last_V_1_vld_in = ap_const_logic_0) and (output_data_V_last_V_1_ack_out = ap_const_logic_1))) and not(((output_data_V_last_V_1_ack_out = ap_const_logic_0) and (output_data_V_last_V_1_vld_in = ap_const_logic_1))) and (output_data_V_last_V_1_state = ap_const_lv2_3)) or ((output_data_V_last_V_1_state = ap_const_lv2_1) and (output_data_V_last_V_1_ack_out = ap_const_logic_1)) or ((output_data_V_last_V_1_state = ap_const_lv2_2) and (output_data_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    output_data_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_data_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_data_V_strb_V_1_ack_out = ap_const_logic_1) and (output_data_V_strb_V_1_vld_out = ap_const_logic_1))) then 
                                        output_data_V_strb_V_1_sel_rd <= not(output_data_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_data_V_strb_V_1_state = ap_const_lv2_2) and (output_data_V_strb_V_1_vld_in = ap_const_logic_0)) or ((output_data_V_strb_V_1_state = ap_const_lv2_3) and (output_data_V_strb_V_1_vld_in = ap_const_logic_0) and (output_data_V_strb_V_1_ack_out = ap_const_logic_1)))) then 
                    output_data_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((output_data_V_strb_V_1_state = ap_const_lv2_1) and (output_data_V_strb_V_1_ack_out = ap_const_logic_0)) or ((output_data_V_strb_V_1_state = ap_const_lv2_3) and (output_data_V_strb_V_1_ack_out = ap_const_logic_0) and (output_data_V_strb_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_strb_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_data_V_strb_V_1_vld_in = ap_const_logic_0) and (output_data_V_strb_V_1_ack_out = ap_const_logic_1))) and not(((output_data_V_strb_V_1_ack_out = ap_const_logic_0) and (output_data_V_strb_V_1_vld_in = ap_const_logic_1))) and (output_data_V_strb_V_1_state = ap_const_lv2_3)) or ((output_data_V_strb_V_1_state = ap_const_lv2_1) and (output_data_V_strb_V_1_ack_out = ap_const_logic_1)) or ((output_data_V_strb_V_1_state = ap_const_lv2_2) and (output_data_V_strb_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    output_data_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_data_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_data_V_user_V_1_ack_out = ap_const_logic_1) and (output_data_V_user_V_1_vld_out = ap_const_logic_1))) then 
                                        output_data_V_user_V_1_sel_rd <= not(output_data_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_data_V_user_V_1_ack_in = ap_const_logic_1) and (output_data_V_user_V_1_vld_in = ap_const_logic_1))) then 
                                        output_data_V_user_V_1_sel_wr <= not(output_data_V_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_data_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_data_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_data_V_user_V_1_state = ap_const_lv2_2) and (output_data_V_user_V_1_vld_in = ap_const_logic_0)) or ((output_data_V_user_V_1_state = ap_const_lv2_3) and (output_data_V_user_V_1_vld_in = ap_const_logic_0) and (output_data_V_user_V_1_ack_out = ap_const_logic_1)))) then 
                    output_data_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((output_data_V_user_V_1_state = ap_const_lv2_1) and (output_data_V_user_V_1_ack_out = ap_const_logic_0)) or ((output_data_V_user_V_1_state = ap_const_lv2_3) and (output_data_V_user_V_1_ack_out = ap_const_logic_0) and (output_data_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_data_V_user_V_1_vld_in = ap_const_logic_0) and (output_data_V_user_V_1_ack_out = ap_const_logic_1))) and not(((output_data_V_user_V_1_ack_out = ap_const_logic_0) and (output_data_V_user_V_1_vld_in = ap_const_logic_1))) and (output_data_V_user_V_1_state = ap_const_lv2_3)) or ((output_data_V_user_V_1_state = ap_const_lv2_1) and (output_data_V_user_V_1_ack_out = ap_const_logic_1)) or ((output_data_V_user_V_1_state = ap_const_lv2_2) and (output_data_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    output_data_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    output_data_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    Padding2D_0_depth_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    Padding2D_0_height_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    Padding2D_0_width_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    SeparableConv2D_0_de_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    SeparableConv2D_0_he_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    SeparableConv2D_0_wi_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    i1_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_333_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i1_reg_204 <= i_2_fu_338_p2;
            elsif (((grp_pointwise_conv2d_fix_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i1_reg_204 <= ap_const_lv48_0;
            end if; 
        end if;
    end process;

    i_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_reg_193 <= i_1_fu_297_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_reg_193 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    array_length_cast_reg_380(47 downto 1) <= array_length_cast_fu_287_p1(47 downto 1);
                    array_length_reg_375(47 downto 1) <= array_length_fu_281_p2(47 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_reg_431 <= exitcond_fu_333_p2;
                exitcond_reg_431_pp0_iter1_reg <= exitcond_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_data_V_data_V_0_load_A = ap_const_logic_1)) then
                input_data_V_data_V_0_payload_A <= input_data_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_data_V_data_V_0_load_B = ap_const_logic_1)) then
                input_data_V_data_V_0_payload_B <= input_data_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_data_V_data_V_1_load_A = ap_const_logic_1)) then
                output_data_V_data_V_1_payload_A <= Padding2D_0_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_data_V_data_V_1_load_B = ap_const_logic_1)) then
                output_data_V_data_V_1_payload_B <= Padding2D_0_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_data_V_last_V_1_load_A = ap_const_logic_1)) then
                output_data_V_last_V_1_payload_A <= tmp_last_V_reg_450;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_data_V_last_V_1_load_B = ap_const_logic_1)) then
                output_data_V_last_V_1_payload_B <= tmp_last_V_reg_450;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_data_V_user_V_1_load_A = ap_const_logic_1)) then
                output_data_V_user_V_1_payload_A <= tmp_user_V_reg_445;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_data_V_user_V_1_load_B = ap_const_logic_1)) then
                output_data_V_user_V_1_payload_B <= tmp_user_V_reg_445;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp1_reg_370 <= tmp1_fu_364_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pointwise_conv2d_fix_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    tmp_22_reg_426(48 downto 1) <= tmp_22_fu_328_p2(48 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_333_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_last_V_reg_450 <= tmp_last_V_fu_359_p2;
                tmp_user_V_reg_445 <= tmp_user_V_fu_353_p2;
            end if;
        end if;
    end process;
    array_length_reg_375(0) <= '0';
    array_length_cast_reg_380(0) <= '0';
    array_length_cast_reg_380(48) <= '0';
    tmp_22_reg_426(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, input_data_V_data_V_0_vld_out, output_data_V_data_V_1_ack_in, output_data_V_data_V_1_state, output_data_V_keep_V_1_ack_in, output_data_V_keep_V_1_state, output_data_V_strb_V_1_ack_in, output_data_V_strb_V_1_state, output_data_V_user_V_1_ack_in, output_data_V_user_V_1_state, output_data_V_last_V_1_ack_in, output_data_V_last_V_1_state, output_data_V_id_V_1_ack_in, output_data_V_id_V_1_state, output_data_V_dest_V_1_ack_in, output_data_V_dest_V_1_state, ap_CS_fsm_state3, exitcond3_fu_291_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_state8, grp_pointwise_conv2d_fix_fu_230_ap_done, exitcond_fu_333_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, grp_depthwise_conv2d_fix_fu_215_ap_done, grp_padding2d_fix16_fu_244_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_padding2d_fix16_fu_244_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_depthwise_conv2d_fix_fu_215_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_pointwise_conv2d_fix_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_fu_333_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_fu_333_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if ((not(((output_data_V_dest_V_1_ack_in = ap_const_logic_0) or (output_data_V_id_V_1_ack_in = ap_const_logic_0) or (output_data_V_last_V_1_ack_in = ap_const_logic_0) or (output_data_V_user_V_1_ack_in = ap_const_logic_0) or (output_data_V_strb_V_1_ack_in = ap_const_logic_0) or (output_data_V_keep_V_1_ack_in = ap_const_logic_0) or (output_data_V_data_V_1_ack_in = ap_const_logic_0))) and (output_data_V_dest_V_1_state(0) = ap_const_logic_0) and (output_data_V_id_V_1_state(0) = ap_const_logic_0) and (output_data_V_last_V_1_state(0) = ap_const_logic_0) and (output_data_V_user_V_1_state(0) = ap_const_logic_0) and (output_data_V_strb_V_1_state(0) = ap_const_logic_0) and (output_data_V_keep_V_1_state(0) = ap_const_logic_0) and (output_data_V_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;

    Padding2D_0_array_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, grp_depthwise_conv2d_fix_fu_215_input_r_address0, grp_padding2d_fix16_fu_244_output_r_address0, ap_CS_fsm_state6, ap_CS_fsm_state4, i1_cast2_fu_344_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            Padding2D_0_array_address0 <= i1_cast2_fu_344_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Padding2D_0_array_address0 <= grp_padding2d_fix16_fu_244_output_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Padding2D_0_array_address0 <= grp_depthwise_conv2d_fix_fu_215_input_r_address0;
        else 
            Padding2D_0_array_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Padding2D_0_array_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_depthwise_conv2d_fix_fu_215_input_r_ce0, grp_padding2d_fix16_fu_244_output_r_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Padding2D_0_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Padding2D_0_array_ce0 <= grp_padding2d_fix16_fu_244_output_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Padding2D_0_array_ce0 <= grp_depthwise_conv2d_fix_fu_215_input_r_ce0;
        else 
            Padding2D_0_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Padding2D_0_array_we0_assign_proc : process(grp_padding2d_fix16_fu_244_output_r_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Padding2D_0_array_we0 <= grp_padding2d_fix16_fu_244_output_r_we0;
        else 
            Padding2D_0_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    SeparableConv2D_0_m_s_address0_assign_proc : process(ap_CS_fsm_state8, grp_depthwise_conv2d_fix_fu_215_output_r_address0, grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_address0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            SeparableConv2D_0_m_s_address0 <= grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            SeparableConv2D_0_m_s_address0 <= grp_depthwise_conv2d_fix_fu_215_output_r_address0;
        else 
            SeparableConv2D_0_m_s_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    SeparableConv2D_0_m_s_ce0_assign_proc : process(ap_CS_fsm_state8, grp_depthwise_conv2d_fix_fu_215_output_r_ce0, grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            SeparableConv2D_0_m_s_ce0 <= grp_pointwise_conv2d_fix_fu_230_SeparableConv2D_0_m_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            SeparableConv2D_0_m_s_ce0 <= grp_depthwise_conv2d_fix_fu_215_output_r_ce0;
        else 
            SeparableConv2D_0_m_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SeparableConv2D_0_m_s_we0_assign_proc : process(grp_depthwise_conv2d_fix_fu_215_output_r_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            SeparableConv2D_0_m_s_we0 <= grp_depthwise_conv2d_fix_fu_215_output_r_we0;
        else 
            SeparableConv2D_0_m_s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state10_io, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state10_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state10_io, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state10_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state10_io_assign_proc : process(output_data_V_data_V_1_ack_in, exitcond_reg_431)
    begin
                ap_block_state10_io <= ((exitcond_reg_431 = ap_const_lv1_0) and (output_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state10_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_io_assign_proc : process(output_data_V_data_V_1_ack_in, exitcond_reg_431_pp0_iter1_reg)
    begin
                ap_block_state11_io <= ((exitcond_reg_431_pp0_iter1_reg = ap_const_lv1_0) and (output_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_assign_proc : process(output_data_V_data_V_1_ack_in, output_data_V_keep_V_1_ack_in, output_data_V_strb_V_1_ack_in, output_data_V_user_V_1_ack_in, output_data_V_last_V_1_ack_in, output_data_V_id_V_1_ack_in, output_data_V_dest_V_1_ack_in)
    begin
                ap_block_state13 <= ((output_data_V_dest_V_1_ack_in = ap_const_logic_0) or (output_data_V_id_V_1_ack_in = ap_const_logic_0) or (output_data_V_last_V_1_ack_in = ap_const_logic_0) or (output_data_V_user_V_1_ack_in = ap_const_logic_0) or (output_data_V_strb_V_1_ack_in = ap_const_logic_0) or (output_data_V_keep_V_1_ack_in = ap_const_logic_0) or (output_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(input_data_V_data_V_0_vld_out, exitcond3_fu_291_p2)
    begin
                ap_block_state3 <= ((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state3_ignore_call0_assign_proc : process(input_data_V_data_V_0_vld_out, exitcond3_fu_291_p2)
    begin
                ap_block_state3_ignore_call0 <= ((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0));
    end process;

        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state9_assign_proc : process(exitcond_fu_333_p2)
    begin
        if ((exitcond_fu_333_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(output_data_V_data_V_1_ack_in, output_data_V_data_V_1_state, output_data_V_keep_V_1_ack_in, output_data_V_keep_V_1_state, output_data_V_strb_V_1_ack_in, output_data_V_strb_V_1_state, output_data_V_user_V_1_ack_in, output_data_V_user_V_1_state, output_data_V_last_V_1_ack_in, output_data_V_last_V_1_state, output_data_V_id_V_1_ack_in, output_data_V_id_V_1_state, output_data_V_dest_V_1_ack_in, output_data_V_dest_V_1_state, ap_CS_fsm_state13)
    begin
        if ((not(((output_data_V_dest_V_1_ack_in = ap_const_logic_0) or (output_data_V_id_V_1_ack_in = ap_const_logic_0) or (output_data_V_last_V_1_ack_in = ap_const_logic_0) or (output_data_V_user_V_1_ack_in = ap_const_logic_0) or (output_data_V_strb_V_1_ack_in = ap_const_logic_0) or (output_data_V_keep_V_1_ack_in = ap_const_logic_0) or (output_data_V_data_V_1_ack_in = ap_const_logic_0))) and (output_data_V_dest_V_1_state(0) = ap_const_logic_0) and (output_data_V_id_V_1_state(0) = ap_const_logic_0) and (output_data_V_last_V_1_state(0) = ap_const_logic_0) and (output_data_V_user_V_1_state(0) = ap_const_logic_0) and (output_data_V_strb_V_1_state(0) = ap_const_logic_0) and (output_data_V_keep_V_1_state(0) = ap_const_logic_0) and (output_data_V_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(output_data_V_data_V_1_ack_in, output_data_V_data_V_1_state, output_data_V_keep_V_1_ack_in, output_data_V_keep_V_1_state, output_data_V_strb_V_1_ack_in, output_data_V_strb_V_1_state, output_data_V_user_V_1_ack_in, output_data_V_user_V_1_state, output_data_V_last_V_1_ack_in, output_data_V_last_V_1_state, output_data_V_id_V_1_ack_in, output_data_V_id_V_1_state, output_data_V_dest_V_1_ack_in, output_data_V_dest_V_1_state, ap_CS_fsm_state13)
    begin
        if ((not(((output_data_V_dest_V_1_ack_in = ap_const_logic_0) or (output_data_V_id_V_1_ack_in = ap_const_logic_0) or (output_data_V_last_V_1_ack_in = ap_const_logic_0) or (output_data_V_user_V_1_ack_in = ap_const_logic_0) or (output_data_V_strb_V_1_ack_in = ap_const_logic_0) or (output_data_V_keep_V_1_ack_in = ap_const_logic_0) or (output_data_V_data_V_1_ack_in = ap_const_logic_0))) and (output_data_V_dest_V_1_state(0) = ap_const_logic_0) and (output_data_V_id_V_1_state(0) = ap_const_logic_0) and (output_data_V_last_V_1_state(0) = ap_const_logic_0) and (output_data_V_user_V_1_state(0) = ap_const_logic_0) and (output_data_V_strb_V_1_state(0) = ap_const_logic_0) and (output_data_V_keep_V_1_state(0) = ap_const_logic_0) and (output_data_V_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    array_length_cast_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(array_length_fu_281_p2),49));
    array_length_fu_281_p0 <= array_length_fu_281_p00(32 - 1 downto 0);
    array_length_fu_281_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_reg_370),48));
    array_length_fu_281_p1 <= array_length_fu_281_p10(16 - 1 downto 0);
    array_length_fu_281_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Padding2D_0_height),48));
    array_length_fu_281_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(array_length_fu_281_p0) * unsigned(array_length_fu_281_p1), 48));
    exitcond3_fu_291_p2 <= "1" when (i_reg_193 = ap_const_lv10_310) else "0";
    exitcond_fu_333_p2 <= "1" when (i1_reg_204 = array_length_reg_375) else "0";
    grp_depthwise_conv2d_fix_fu_215_ap_start <= grp_depthwise_conv2d_fix_fu_215_ap_start_reg;
    grp_padding2d_fix16_fu_244_ap_start <= grp_padding2d_fix16_fu_244_ap_start_reg;
    grp_pointwise_conv2d_fix_fu_230_ap_start <= grp_pointwise_conv2d_fix_fu_230_ap_start_reg;
    i1_cast2_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_reg_204),64));
    i1_cast_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_reg_204),49));
    i_1_fu_297_p2 <= std_logic_vector(unsigned(i_reg_193) + unsigned(ap_const_lv10_1));
    i_2_fu_338_p2 <= std_logic_vector(unsigned(i1_reg_204) + unsigned(ap_const_lv48_1));

    input_0_array_address0_assign_proc : process(ap_CS_fsm_state3, exitcond3_fu_291_p2, grp_padding2d_fix16_fu_244_input_r_address0, ap_CS_fsm_state4, tmp_23_fu_308_p1)
    begin
        if (((exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            input_0_array_address0 <= tmp_23_fu_308_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_0_array_address0 <= grp_padding2d_fix16_fu_244_input_r_address0;
        else 
            input_0_array_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_0_array_ce0_assign_proc : process(input_data_V_data_V_0_vld_out, ap_CS_fsm_state3, exitcond3_fu_291_p2, grp_padding2d_fix16_fu_244_input_r_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            input_0_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_0_array_ce0 <= grp_padding2d_fix16_fu_244_input_r_ce0;
        else 
            input_0_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_array_we0_assign_proc : process(input_data_V_data_V_0_vld_out, ap_CS_fsm_state3, exitcond3_fu_291_p2)
    begin
        if ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            input_0_array_we0 <= ap_const_logic_1;
        else 
            input_0_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_data_TDATA_blk_n_assign_proc : process(input_data_V_data_V_0_state, ap_CS_fsm_state3, exitcond3_fu_291_p2)
    begin
        if (((exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            input_data_TDATA_blk_n <= input_data_V_data_V_0_state(0);
        else 
            input_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_data_TREADY <= input_data_V_dest_V_0_state(1);
    input_data_V_data_V_0_ack_in <= input_data_V_data_V_0_state(1);

    input_data_V_data_V_0_ack_out_assign_proc : process(input_data_V_data_V_0_vld_out, ap_CS_fsm_state3, exitcond3_fu_291_p2)
    begin
        if ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            input_data_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            input_data_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    input_data_V_data_V_0_data_out_assign_proc : process(input_data_V_data_V_0_payload_A, input_data_V_data_V_0_payload_B, input_data_V_data_V_0_sel)
    begin
        if ((input_data_V_data_V_0_sel = ap_const_logic_1)) then 
            input_data_V_data_V_0_data_out <= input_data_V_data_V_0_payload_B;
        else 
            input_data_V_data_V_0_data_out <= input_data_V_data_V_0_payload_A;
        end if; 
    end process;

    input_data_V_data_V_0_load_A <= (input_data_V_data_V_0_state_cmp_full and not(input_data_V_data_V_0_sel_wr));
    input_data_V_data_V_0_load_B <= (input_data_V_data_V_0_state_cmp_full and input_data_V_data_V_0_sel_wr);
    input_data_V_data_V_0_sel <= input_data_V_data_V_0_sel_rd;
    input_data_V_data_V_0_state_cmp_full <= '0' when (input_data_V_data_V_0_state = ap_const_lv2_1) else '1';
    input_data_V_data_V_0_vld_in <= input_data_TVALID;
    input_data_V_data_V_0_vld_out <= input_data_V_data_V_0_state(0);

    input_data_V_dest_V_0_ack_out_assign_proc : process(input_data_V_data_V_0_vld_out, ap_CS_fsm_state3, exitcond3_fu_291_p2)
    begin
        if ((not(((exitcond3_fu_291_p2 = ap_const_lv1_0) and (input_data_V_data_V_0_vld_out = ap_const_logic_0))) and (exitcond3_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            input_data_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            input_data_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    input_data_V_dest_V_0_vld_in <= input_data_TVALID;
    output_data_TDATA <= output_data_V_data_V_1_data_out;

    output_data_TDATA_blk_n_assign_proc : process(output_data_V_data_V_1_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_431, ap_enable_reg_pp0_iter2, exitcond_reg_431_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_reg_431_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            output_data_TDATA_blk_n <= output_data_V_data_V_1_state(1);
        else 
            output_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_data_TDEST <= output_data_V_dest_V_1_data_out;
    output_data_TID <= output_data_V_id_V_1_data_out;
    output_data_TKEEP <= output_data_V_keep_V_1_data_out;
    output_data_TLAST <= output_data_V_last_V_1_data_out;
    output_data_TSTRB <= output_data_V_strb_V_1_data_out;
    output_data_TUSER <= output_data_V_user_V_1_data_out;
    output_data_TVALID <= output_data_V_dest_V_1_state(0);
    output_data_V_data_V_1_ack_in <= output_data_V_data_V_1_state(1);
    output_data_V_data_V_1_ack_out <= output_data_TREADY;

    output_data_V_data_V_1_data_out_assign_proc : process(output_data_V_data_V_1_payload_A, output_data_V_data_V_1_payload_B, output_data_V_data_V_1_sel)
    begin
        if ((output_data_V_data_V_1_sel = ap_const_logic_1)) then 
            output_data_V_data_V_1_data_out <= output_data_V_data_V_1_payload_B;
        else 
            output_data_V_data_V_1_data_out <= output_data_V_data_V_1_payload_A;
        end if; 
    end process;

    output_data_V_data_V_1_load_A <= (output_data_V_data_V_1_state_cmp_full and not(output_data_V_data_V_1_sel_wr));
    output_data_V_data_V_1_load_B <= (output_data_V_data_V_1_state_cmp_full and output_data_V_data_V_1_sel_wr);
    output_data_V_data_V_1_sel <= output_data_V_data_V_1_sel_rd;
    output_data_V_data_V_1_state_cmp_full <= '0' when (output_data_V_data_V_1_state = ap_const_lv2_1) else '1';

    output_data_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_431, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            output_data_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_data_V_data_V_1_vld_out <= output_data_V_data_V_1_state(0);
    output_data_V_dest_V_1_ack_in <= output_data_V_dest_V_1_state(1);
    output_data_V_dest_V_1_ack_out <= output_data_TREADY;
    output_data_V_dest_V_1_data_out <= ap_const_lv1_0;
    output_data_V_dest_V_1_sel <= output_data_V_dest_V_1_sel_rd;

    output_data_V_dest_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_431, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            output_data_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_data_V_dest_V_1_vld_out <= output_data_V_dest_V_1_state(0);
    output_data_V_id_V_1_ack_in <= output_data_V_id_V_1_state(1);
    output_data_V_id_V_1_ack_out <= output_data_TREADY;
    output_data_V_id_V_1_data_out <= ap_const_lv1_0;
    output_data_V_id_V_1_sel <= output_data_V_id_V_1_sel_rd;

    output_data_V_id_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_431, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            output_data_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_data_V_id_V_1_vld_out <= output_data_V_id_V_1_state(0);
    output_data_V_keep_V_1_ack_in <= output_data_V_keep_V_1_state(1);
    output_data_V_keep_V_1_ack_out <= output_data_TREADY;
    output_data_V_keep_V_1_data_out <= ap_const_lv2_0;
    output_data_V_keep_V_1_sel <= output_data_V_keep_V_1_sel_rd;

    output_data_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_431, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            output_data_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_data_V_keep_V_1_vld_out <= output_data_V_keep_V_1_state(0);
    output_data_V_last_V_1_ack_in <= output_data_V_last_V_1_state(1);
    output_data_V_last_V_1_ack_out <= output_data_TREADY;

    output_data_V_last_V_1_data_out_assign_proc : process(output_data_V_last_V_1_payload_A, output_data_V_last_V_1_payload_B, output_data_V_last_V_1_sel)
    begin
        if ((output_data_V_last_V_1_sel = ap_const_logic_1)) then 
            output_data_V_last_V_1_data_out <= output_data_V_last_V_1_payload_B;
        else 
            output_data_V_last_V_1_data_out <= output_data_V_last_V_1_payload_A;
        end if; 
    end process;

    output_data_V_last_V_1_load_A <= (output_data_V_last_V_1_state_cmp_full and not(output_data_V_last_V_1_sel_wr));
    output_data_V_last_V_1_load_B <= (output_data_V_last_V_1_state_cmp_full and output_data_V_last_V_1_sel_wr);
    output_data_V_last_V_1_sel <= output_data_V_last_V_1_sel_rd;
    output_data_V_last_V_1_state_cmp_full <= '0' when (output_data_V_last_V_1_state = ap_const_lv2_1) else '1';

    output_data_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_431, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            output_data_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_data_V_last_V_1_vld_out <= output_data_V_last_V_1_state(0);
    output_data_V_strb_V_1_ack_in <= output_data_V_strb_V_1_state(1);
    output_data_V_strb_V_1_ack_out <= output_data_TREADY;
    output_data_V_strb_V_1_data_out <= ap_const_lv2_0;
    output_data_V_strb_V_1_sel <= output_data_V_strb_V_1_sel_rd;

    output_data_V_strb_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_431, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            output_data_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_data_V_strb_V_1_vld_out <= output_data_V_strb_V_1_state(0);
    output_data_V_user_V_1_ack_in <= output_data_V_user_V_1_state(1);
    output_data_V_user_V_1_ack_out <= output_data_TREADY;

    output_data_V_user_V_1_data_out_assign_proc : process(output_data_V_user_V_1_payload_A, output_data_V_user_V_1_payload_B, output_data_V_user_V_1_sel)
    begin
        if ((output_data_V_user_V_1_sel = ap_const_logic_1)) then 
            output_data_V_user_V_1_data_out <= output_data_V_user_V_1_payload_B;
        else 
            output_data_V_user_V_1_data_out <= output_data_V_user_V_1_payload_A;
        end if; 
    end process;

    output_data_V_user_V_1_load_A <= (output_data_V_user_V_1_state_cmp_full and not(output_data_V_user_V_1_sel_wr));
    output_data_V_user_V_1_load_B <= (output_data_V_user_V_1_state_cmp_full and output_data_V_user_V_1_sel_wr);
    output_data_V_user_V_1_sel <= output_data_V_user_V_1_sel_rd;
    output_data_V_user_V_1_state_cmp_full <= '0' when (output_data_V_user_V_1_state = ap_const_lv2_1) else '1';

    output_data_V_user_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_431, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_431 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            output_data_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_data_V_user_V_1_vld_out <= output_data_V_user_V_1_state(0);
    tmp1_fu_364_p0 <= tmp1_fu_364_p00(16 - 1 downto 0);
    tmp1_fu_364_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Padding2D_0_depth),32));
    tmp1_fu_364_p1 <= tmp1_fu_364_p10(16 - 1 downto 0);
    tmp1_fu_364_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Padding2D_0_width),32));
    tmp_22_fu_328_p2 <= std_logic_vector(unsigned(array_length_cast_reg_380) + unsigned(ap_const_lv49_1FFFFFFFFFFFF));
    tmp_23_fu_308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_193),64));
    tmp_last_V_fu_359_p2 <= "1" when (i1_cast_fu_349_p1 = tmp_22_reg_426) else "0";
    tmp_user_V_fu_353_p2 <= "1" when (i1_reg_204 = ap_const_lv48_0) else "0";
end behav;
