{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 17:11:14 2016 " "Info: Processing started: Tue Apr 12 17:11:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SincCounter_nbit -c SincCounter_nbit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SincCounter_nbit -c SincCounter_nbit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinccounter_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sinccounter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SincCounter_nbit-behavioral " "Info: Found design unit 1: SincCounter_nbit-behavioral" {  } { { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SincCounter_nbit " "Info: Found entity 1: SincCounter_nbit" {  } { { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_flip_flop-behavioral " "Info: Found design unit 1: T_flip_flop-behavioral" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_flip_flop " "Info: Found entity 1: T_flip_flop" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-behavioral " "Info: Found design unit 1: decoder_7seg-behavioral" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Info: Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SincCounter_nbit " "Info: Elaborating entity \"SincCounter_nbit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_flip_flop T_flip_flop:\\gen_add:0:gen01:T0 " "Info: Elaborating entity \"T_flip_flop\" for hierarchy \"T_flip_flop:\\gen_add:0:gen01:T0\"" {  } { { "SincCounter_nbit.vhd" "\\gen_add:0:gen01:T0" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:H3 " "Info: Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:H3\"" {  } { { "SincCounter_nbit.vhd" "H3" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_hex\[6\] decoder_7seg.vhd(13) " "Info (10041): Inferred latch for \"to_hex\[6\]\" at decoder_7seg.vhd(13)" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_hex\[5\] decoder_7seg.vhd(13) " "Info (10041): Inferred latch for \"to_hex\[5\]\" at decoder_7seg.vhd(13)" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_hex\[4\] decoder_7seg.vhd(13) " "Info (10041): Inferred latch for \"to_hex\[4\]\" at decoder_7seg.vhd(13)" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_hex\[3\] decoder_7seg.vhd(13) " "Info (10041): Inferred latch for \"to_hex\[3\]\" at decoder_7seg.vhd(13)" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_hex\[2\] decoder_7seg.vhd(13) " "Info (10041): Inferred latch for \"to_hex\[2\]\" at decoder_7seg.vhd(13)" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_hex\[1\] decoder_7seg.vhd(13) " "Info (10041): Inferred latch for \"to_hex\[1\]\" at decoder_7seg.vhd(13)" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_hex\[0\] decoder_7seg.vhd(13) " "Info (10041): Inferred latch for \"to_hex\[0\]\" at decoder_7seg.vhd(13)" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 17:11:15 2016 " "Info: Processing ended: Tue Apr 12 17:11:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
