{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607051356150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607051356150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 00:09:16 2020 " "Processing started: Fri Dec 04 00:09:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607051356150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051356150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ssr-verilog -c ssr-verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ssr-verilog -c ssr-verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051356150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607051356649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607051356649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_decadico.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_decadico.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_decadico " "Found entity 1: contador_decadico" {  } { { "contador_decadico.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369919 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ff_jk.v(8) " "Verilog HDL information at ff_jk.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ff_jk.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/ff_jk.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607051369919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "ff_jk.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/ff_jk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits " "Found entity 1: comparador_4bits" {  } { { "comparador_4bits.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/comparador_4bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo2 " "Found entity 1: contador_modulo2" {  } { { "contador_modulo2.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7segmentos " "Found entity 1: display_7segmentos" {  } { { "display_7segmentos.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/display_7segmentos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_3min.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_3min.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_3min " "Found entity 1: temporizador_3min" {  } { { "temporizador_3min.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/temporizador_3min.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo5 " "Found entity 1: contador_modulo5" {  } { { "contador_modulo5.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo3.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo3.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo3 " "Found entity 1: contador_modulo3" {  } { { "contador_modulo3.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607051369935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "digito1 entrada_senha.v(26) " "Verilog HDL Declaration error at entrada_senha.v(26): identifier \"digito1\" is already declared in the present scope" {  } { { "entrada_senha.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "digito1 entrada_senha.v(34) " "Verilog HDL Declaration error at entrada_senha.v(34): identifier \"digito1\" is already declared in the present scope" {  } { { "entrada_senha.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "digito1 entrada_senha.v(42) " "Verilog HDL Declaration error at entrada_senha.v(42): identifier \"digito1\" is already declared in the present scope" {  } { { "entrada_senha.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 42 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "entrada_senha entrada_senha.v(2) " "Ignored design unit \"entrada_senha\" at entrada_senha.v(2) due to previous errors" {  } { { "entrada_senha.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_senha.v 0 0 " "Found 0 design units, including 0 entities, in source file entrada_senha.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/output_files/ssr-verilog.map.smsg " "Generated suppressed messages file C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/output_files/ssr-verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051369966 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607051370091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 04 00:09:30 2020 " "Processing ended: Fri Dec 04 00:09:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607051370091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607051370091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607051370091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607051370091 ""}
