// Seed: 1831875070
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4
    , id_6,
    output id_5
);
  logic id_7 = 1;
  type_12(
      1, id_1, 1'd0
  );
  type_13 id_8 (
      id_2,
      id_7,
      id_1
  );
  logic id_9;
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3
);
  logic id_6;
  reg   id_7;
  always begin
    id_7 <= id_0;
  end
endmodule
