Analysis & Synthesis report for Coprocessador
Mon Apr 07 16:57:06 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|altsyncram_utd2:altsyncram1
 16. Parameter Settings for User Entity Instance: ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"
 19. Port Connectivity Checks: "ControlUnit:comb_3|memory:mem_inst"
 20. In-System Memory Content Editor Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 07 16:57:05 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Coprocessador                               ;
; Top-level Entity Name           ; Coprocessador                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1818                                        ;
; Total pins                      ; 5                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 88                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Coprocessador      ; Coprocessador      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.69        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.0%      ;
;     Processor 3            ;  23.0%      ;
;     Processor 4            ;  23.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; Coprocessador.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/Coprocessador.v                                                    ;             ;
; control/ControlUnit.v                                              ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v                                              ;             ;
; control/debouce.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v                                                  ;             ;
; control/Execute.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v                                                  ;             ;
; ula/ULA.v                                                          ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v                                                          ;             ;
; ula/determinante.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v                                                 ;             ;
; ula/multilicador.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/multilicador.v                                                 ;             ;
; ula/Determinante4x4.v                                              ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v                                              ;             ;
; ula/matriz_deter5x5.v                                              ; yes             ; User Verilog HDL File                        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v                                              ;             ;
; memory.v                                                           ; yes             ; User Wizard-Generated File                   ; D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_6nn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf                                             ;             ;
; db/altsyncram_utd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_utd2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sldaa8e7887/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 15223     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 29389     ;
;     -- 7 input functions                    ; 9         ;
;     -- 6 input functions                    ; 742       ;
;     -- 5 input functions                    ; 1386      ;
;     -- 4 input functions                    ; 12636     ;
;     -- <=3 input functions                  ; 14616     ;
;                                             ;           ;
; Dedicated logic registers                   ; 1818      ;
;                                             ;           ;
; I/O pins                                    ; 5         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 8192      ;
;                                             ;           ;
; Total DSP Blocks                            ; 88        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1081      ;
; Total fan-out                               ; 127626    ;
; Average fan-out                             ; 4.04      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Coprocessador                                                                                                                          ; 29389 (2)           ; 1818 (0)                  ; 8192              ; 88         ; 5    ; 0            ; |Coprocessador                                                                                                                                                                                                                                                                                                                                            ; Coprocessador                     ; work         ;
;    |ControlUnit:comb_3|                                                                                                                 ; 29288 (14)          ; 1731 (618)                ; 8192              ; 88         ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3                                                                                                                                                                                                                                                                                                                         ; ControlUnit                       ; work         ;
;       |Execute:comb_3|                                                                                                                  ; 29193 (610)         ; 797 (0)                   ; 0                 ; 88         ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3                                                                                                                                                                                                                                                                                                          ; Execute                           ; work         ;
;          |ULA:ula_inst|                                                                                                                 ; 28583 (1000)        ; 797 (0)                   ; 0                 ; 88         ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst                                                                                                                                                                                                                                                                                             ; ULA                               ; work         ;
;             |determinante:comb_4|                                                                                                       ; 1222 (32)           ; 597 (0)                   ; 0                 ; 63         ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4                                                                                                                                                                                                                                                                         ; determinante                      ; work         ;
;                |Determinante4x4:comb_3|                                                                                                 ; 434 (434)           ; 266 (266)                 ; 0                 ; 12         ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3                                                                                                                                                                                                                                                  ; Determinante4x4                   ; work         ;
;                |matriz_deter5x5:comb_4|                                                                                                 ; 756 (756)           ; 331 (331)                 ; 0                 ; 40         ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4                                                                                                                                                                                                                                                  ; matriz_deter5x5                   ; work         ;
;             |multiplicador:comb_3|                                                                                                      ; 26361 (26361)       ; 200 (200)                 ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3                                                                                                                                                                                                                                                                        ; multiplicador                     ; work         ;
;       |debounce:debounce_inst|                                                                                                          ; 39 (1)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|debounce:debounce_inst                                                                                                                                                                                                                                                                                                  ; debounce                          ; work         ;
;          |clock_div:u1|                                                                                                                 ; 38 (38)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|debounce:debounce_inst|clock_div:u1                                                                                                                                                                                                                                                                                     ; clock_div                         ; work         ;
;          |my_dff:d0|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|debounce:debounce_inst|my_dff:d0                                                                                                                                                                                                                                                                                        ; my_dff                            ; work         ;
;          |my_dff:d1|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|debounce:debounce_inst|my_dff:d1                                                                                                                                                                                                                                                                                        ; my_dff                            ; work         ;
;          |my_dff:d2|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|debounce:debounce_inst|my_dff:d2                                                                                                                                                                                                                                                                                        ; my_dff                            ; work         ;
;       |memory:mem_inst|                                                                                                                 ; 42 (0)              ; 285 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst                                                                                                                                                                                                                                                                                                         ; memory                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 42 (0)              ; 285 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_6nn1:auto_generated|                                                                                            ; 42 (0)              ; 285 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_6nn1                   ; work         ;
;                |altsyncram_utd2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|altsyncram_utd2:altsyncram1                                                                                                                                                                                                              ; altsyncram_utd2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 42 (30)             ; 285 (277)                 ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 99 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 98 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97 (65)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|altsyncram_utd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 256          ; 32           ; 256          ; 8192 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 9x9                          ; 49          ;
; Two Independent 18x18                    ; 5           ;
; Independent 18x18 plus 36                ; 23          ;
; Sum of two 18x18                         ; 11          ;
; Total number of DSP blocks               ; 88          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 65          ;
; Fixed Point Unsigned Multiplier          ; 27          ;
; Fixed Point Mixed Sign Multiplier        ; 7           ;
; Fixed Point Dedicated Output Adder Chain ; 2           ;
+------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst                                                                                                                                                                                                                                  ; memory.v        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+------------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                    ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------------+------------------------+
; ControlUnit:comb_3|Execute:comb_3|matriz2[33]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[32]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[31]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[30]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[29]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[28]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[27]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[26]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[25]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[24]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[23]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[22]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[21]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[20]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[19]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[18]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[17]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[16]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[15]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[14]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[13]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[12]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[11]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[10]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[9]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[8]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[7]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[6]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[5]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[4]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[3]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[2]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[1]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[0]         ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[34]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[35]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[36]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[37]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[38]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[39]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[40]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[41]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[42]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[43]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[44]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[45]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[46]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[47]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[48]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[49]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[50]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[51]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[52]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[53]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[54]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[55]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[56]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[57]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[58]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[59]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[60]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[61]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[62]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[63]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[64]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[65]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[66]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[67]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[68]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[69]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[70]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[71]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[72]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[73]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[74]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[75]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[76]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[77]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[78]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[79]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[80]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[81]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[82]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[83]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[84]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[85]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[86]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[87]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[88]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[89]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[90]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[91]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[92]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[93]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[94]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[95]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[96]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[97]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[98]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; ControlUnit:comb_3|Execute:comb_3|matriz2[99]        ; ControlUnit:comb_3|Execute:comb_3|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 208  ;                                        ;                        ;
+------------------------------------------------------+----------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1818  ;
; Number of registers using Synchronous Clear  ; 571   ;
; Number of registers using Synchronous Load   ; 289   ;
; Number of registers using Asynchronous Clear ; 55    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1551  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[198]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[190]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[181]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[174]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[160]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[158]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[149]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[137]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[134]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[123]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[114]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[106]                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[97]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[88]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[85]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[74]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[69]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[58]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[50]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[46]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[35]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[30]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[19]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[12]                                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3|Pp[6]                                                                                                                         ;
; 8:1                ; 192 bits  ; 960 LEs       ; 768 LEs              ; 192 LEs                ; Yes        ; |Coprocessador|ControlUnit:comb_3|data[25]                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|data[1]                                                                                                                                                                        ;
; 3:1                ; 256 bits  ; 512 LEs       ; 0 LEs                ; 512 LEs                ; Yes        ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[8]                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 7:1                ; 99 bits   ; 396 LEs       ; 99 LEs               ; 297 LEs                ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|Mux2                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|Mux79                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|Mux80                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|Mux88                                                                                                   ;
; 7:1                ; 86 bits   ; 344 LEs       ; 86 LEs               ; 258 LEs                ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|Mux127                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3|resultado[0]                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3|Mux0                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3|Mux18                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3|Mux47                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3|Mux79                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|resultado[3]                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|temp                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|temp                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|temp                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|temp                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|temp                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[6]                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |Coprocessador|ControlUnit:comb_3|address[0]                                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|Mux52                                                                                                   ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|Mux11                                                                                                   ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|Mux193                                                                                                                                                          ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4|Mux19                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|altsyncram_utd2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 256                  ; Signed Integer                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_6nn1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 256                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resultado ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (200 bits) it drives.  The 192 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:comb_3|memory:mem_inst"                                                                                                                         ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; address     ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "address[4..3]" will be connected to GND.      ;
; data        ; Input  ; Warning  ; Input port expression (200 bits) is smaller than the input port (256 bits) it drives.  Extra input bit(s) "data[255..200]" will be connected to GND. ;
; q           ; Output ; Warning  ; Output or bidir port (256 bits) is wider than the port expression (224 bits) it drives; bit(s) "q[255..224]" have no fanouts                         ;
; q[223..216] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; q[7..3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                      ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 256   ; 32    ; Read/Write ; ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1731                        ;
;     CLR               ; 2                           ;
;     ENA               ; 856                         ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SCLR      ; 9                           ;
;     ENA SCLR          ; 328                         ;
;     ENA SLD           ; 288                         ;
;     SCLR              ; 227                         ;
;     plain             ; 11                          ;
; arriav_lcell_comb     ; 29289                       ;
;     arith             ; 15624                       ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 580                         ;
;         2 data inputs ; 2532                        ;
;         3 data inputs ; 239                         ;
;         4 data inputs ; 12025                       ;
;         5 data inputs ; 232                         ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 13311                       ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 384                         ;
;         3 data inputs ; 10472                       ;
;         4 data inputs ; 592                         ;
;         5 data inputs ; 1134                        ;
;         6 data inputs ; 728                         ;
;     shared            ; 345                         ;
;         0 data inputs ; 3                           ;
;         2 data inputs ; 200                         ;
;         3 data inputs ; 138                         ;
;         4 data inputs ; 4                           ;
; arriav_mac            ; 88                          ;
; boundary_port         ; 32                          ;
; stratixv_ram_block    ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 54.50                       ;
; Average LUT depth     ; 42.08                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 07 16:55:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file coprocessador.v
    Info (12023): Found entity 1: Coprocessador File: D:/Quartus_Git/Mi-Sistemas-Digitais-/Coprocessador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control/controlunit.v
    Info (12023): Found entity 1: ControlUnit File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file control/debouce.v
    Info (12023): Found entity 1: debounce File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v Line: 3
    Info (12023): Found entity 2: clock_div File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v Line: 18
    Info (12023): Found entity 3: my_dff File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at Execute.v(53): ignored dangling comma in List of Port Connections File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file control/execute.v
    Info (12023): Found entity 1: Execute File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula/ula.v
    Info (12023): Found entity 1: ULA File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula/determinante.v
    Info (12023): Found entity 1: determinante File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ula/multilicador.v
    Info (12023): Found entity 1: multiplicador File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/multilicador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula/determinante4x4.v
    Info (12023): Found entity 1: Determinante4x4 File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula/matriz_deter5x5.v
    Info (12023): Found entity 1: matriz_deter5x5 File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v Line: 39
Critical Warning (10846): Verilog HDL Instantiation warning at ULA.v(34): instance has no name File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 34
Critical Warning (10846): Verilog HDL Instantiation warning at determinante.v(29): instance has no name File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 29
Critical Warning (10846): Verilog HDL Instantiation warning at determinante.v(38): instance has no name File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 38
Critical Warning (10846): Verilog HDL Instantiation warning at ULA.v(42): instance has no name File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 42
Critical Warning (10846): Verilog HDL Instantiation warning at ControlUnit.v(41): instance has no name File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 41
Critical Warning (10846): Verilog HDL Instantiation warning at Coprocessador.v(22): instance has no name File: D:/Quartus_Git/Mi-Sistemas-Digitais-/Coprocessador.v Line: 22
Info (12127): Elaborating entity "Coprocessador" for the top level hierarchy
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:comb_3" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/Coprocessador.v Line: 22
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(63): truncated value with size 9 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 63
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(65): truncated value with size 32 to match size of target (3) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 65
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(71): truncated value with size 32 to match size of target (3) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 71
Info (12128): Elaborating entity "memory" for hierarchy "ControlUnit:comb_3|memory:mem_inst" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v Line: 85
Info (12133): Instantiated megafunction "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6nn1.tdf
    Info (12023): Found entity 1: altsyncram_6nn1 File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6nn1" for hierarchy "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utd2.tdf
    Info (12023): Found entity 1: altsyncram_utd2 File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_utd2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_utd2" for hierarchy "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|altsyncram_utd2:altsyncram1" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf Line: 37
Info (12133): Instantiated megafunction "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "9"
    Info (12134): Parameter "WIDTH_WORD" = "256"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ControlUnit:comb_3|memory:mem_inst|altsyncram:altsyncram_component|altsyncram_6nn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "Execute" for hierarchy "ControlUnit:comb_3|Execute:comb_3" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Execute.v(19): inferring latch(es) for variable "matriz2", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[0]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[1]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[2]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[3]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[4]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[5]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[6]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[7]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[8]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[9]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[10]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[11]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[12]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[13]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[14]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[15]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[16]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[17]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[18]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[19]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[20]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[21]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[22]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[23]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[24]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[25]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[26]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[27]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[28]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[29]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[30]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[31]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[32]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[33]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[34]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[35]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[36]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[37]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[38]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[39]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[40]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[41]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[42]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[43]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[44]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[45]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[46]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[47]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[48]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[49]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[50]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[51]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[52]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[53]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[54]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[55]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[56]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[57]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[58]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[59]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[60]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[61]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[62]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[63]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[64]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[65]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[66]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[67]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[68]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[69]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[70]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[71]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[72]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[73]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[74]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[75]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[76]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[77]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[78]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[79]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[80]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[81]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[82]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[83]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[84]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[85]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[86]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[87]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[88]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[89]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[90]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[91]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[92]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[93]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[94]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[95]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[96]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[97]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[98]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[99]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[100]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[101]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[102]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[103]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[104]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[105]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[106]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[107]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[108]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[109]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[110]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[111]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[112]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[113]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[114]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[115]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[116]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[117]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[118]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[119]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[120]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[121]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[122]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[123]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[124]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[125]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[126]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[127]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[128]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[129]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[130]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[131]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[132]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[133]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[134]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[135]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[136]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[137]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[138]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[139]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[140]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[141]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[142]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[143]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[144]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[145]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[146]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[147]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[148]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[149]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[150]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[151]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[152]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[153]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[154]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[155]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[156]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[157]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[158]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[159]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[160]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[161]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[162]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[163]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[164]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[165]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[166]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[167]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[168]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[169]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[170]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[171]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[172]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[173]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[174]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[175]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[176]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[177]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[178]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[179]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[180]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[181]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[182]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[183]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[184]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[185]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[186]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[187]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[188]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[189]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[190]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[191]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[192]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[193]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[194]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[195]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[196]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[197]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[198]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (10041): Inferred latch for "matriz2[199]" at Execute.v(19) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
Info (12128): Elaborating entity "ULA" for hierarchy "ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 53
Warning (10230): Verilog HDL assignment warning at ULA.v(57): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 57
Warning (10230): Verilog HDL assignment warning at ULA.v(69): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 69
Warning (10230): Verilog HDL assignment warning at ULA.v(87): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 87
Warning (10230): Verilog HDL assignment warning at ULA.v(106): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 106
Warning (10240): Verilog HDL Always Construct warning at ULA.v(51): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 51
Warning (10240): Verilog HDL Always Construct warning at ULA.v(51): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 51
Warning (10240): Verilog HDL Always Construct warning at ULA.v(51): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 51
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizE" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizA" into its bus
Info (12128): Elaborating entity "multiplicador" for hierarchy "ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 34
Warning (10230): Verilog HDL assignment warning at multilicador.v(68): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/multilicador.v Line: 68
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizA" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizB" into its bus
Info (12128): Elaborating entity "determinante" for hierarchy "ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v Line: 42
Warning (10230): Verilog HDL assignment warning at determinante.v(55): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 55
Warning (10230): Verilog HDL assignment warning at determinante.v(81): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable "tempResult", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable "resultado", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable "det_temp", which holds its previous value in one or more paths through the always construct File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Info (10041): Inferred latch for "resultado[0]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10041): Inferred latch for "resultado[1]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10041): Inferred latch for "resultado[2]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10041): Inferred latch for "resultado[3]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10041): Inferred latch for "resultado[4]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10041): Inferred latch for "resultado[5]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10041): Inferred latch for "resultado[6]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10041): Inferred latch for "resultado[7]" at determinante.v(60) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizE" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizJ" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizA" into its bus
Info (12128): Elaborating entity "Determinante4x4" for hierarchy "ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 29
Warning (10027): Verilog HDL or VHDL warning at the Determinante4x4.v(50): index expression is not wide enough to address all of the elements in the array File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v Line: 50
Warning (10230): Verilog HDL assignment warning at Determinante4x4.v(84): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v Line: 84
Warning (10230): Verilog HDL assignment warning at Determinante4x4.v(92): truncated value with size 32 to match size of target (2) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v Line: 92
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizE" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizA" into its bus
Info (12128): Elaborating entity "matriz_deter5x5" for hierarchy "ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at matriz_deter5x5.v(10): object "num" assigned a value but never read File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v Line: 10
Warning (10027): Verilog HDL or VHDL warning at the matriz_deter5x5.v(54): index expression is not wide enough to address all of the elements in the array File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v Line: 54
Warning (10230): Verilog HDL assignment warning at matriz_deter5x5.v(119): truncated value with size 32 to match size of target (8) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v Line: 119
Warning (10230): Verilog HDL assignment warning at matriz_deter5x5.v(129): truncated value with size 32 to match size of target (3) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v Line: 129
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizE" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrizA" into its bus
Info (12128): Elaborating entity "debounce" for hierarchy "ControlUnit:comb_3|debounce:debounce_inst" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 48
Info (12128): Elaborating entity "clock_div" for hierarchy "ControlUnit:comb_3|debounce:debounce_inst|clock_div:u1" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v Line: 6
Warning (10230): Verilog HDL assignment warning at debouce.v(24): truncated value with size 32 to match size of target (27) File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v Line: 24
Info (12128): Elaborating entity "my_dff" for hierarchy "ControlUnit:comb_3|debounce:debounce_inst|my_dff:d0" File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v Line: 8
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.07.16:56:11 Progress: Loading sldaa8e7887/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[33] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[32] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[31] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[30] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[29] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[28] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[27] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[26] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[25] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[24] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[23] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[22] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[21] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[20] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[19] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[18] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[17] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[16] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[15] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[14] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[13] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[12] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[11] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[10] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[9] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[8] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[7] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[6] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[5] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[4] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[3] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[2] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[1] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[0] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[34] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[35] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[36] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[37] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[38] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[39] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[40] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[41] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[42] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[43] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[44] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[45] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[46] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[47] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[48] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[49] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[50] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[51] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[52] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[53] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[54] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[6] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[55] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[5] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[56] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[4] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[57] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[58] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[3] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[59] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[2] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[60] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[1] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[61] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[0] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[62] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[63] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|resultado[7] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Equal0~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v Line: 47
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[64] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[65] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[66] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[67] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[68] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[69] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[70] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[71] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[72] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[73] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[74] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[75] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[76] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[77] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[78] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[79] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[80] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[81] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[82] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[83] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[84] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[85] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[86] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[87] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[88] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[89] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[90] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[91] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[92] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[93] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[94] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[95] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[96] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[97] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Warning (13012): Latch ControlUnit:comb_3|Execute:comb_3|matriz2[98] has unsafe behavior File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3|opcode[2]~synth File: D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v Line: 50
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 30826 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 30472 logic cells
    Info (21064): Implemented 256 RAM segments
    Info (21062): Implemented 88 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings
    Info: Peak virtual memory: 5145 megabytes
    Info: Processing ended: Mon Apr 07 16:57:07 2025
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:48


