/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az154-142
+ date
Sun Feb 14 01:39:04 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1613266744
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[8788,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az154-142

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Feb 14 2021 (01:31:24)
Run date:          Feb 14 2021 (01:39:04+0000)
Run host:          fv-az154-142.3bwvbuhh5dbelfcd23gqu4bj4e.cx.internal.cloudapp.net (pid=6014)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az154-142
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b68f0665-2b95-af44-b1df-8dce55d6faae, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1039-azure, OSVersion="#41~18.04.1-Ubuntu SMP Mon Jan 18 14:00:01 UTC 2021", HostName=fv-az154-142, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00170924 sec
      iterations=10000000... time=0.0172205 sec
      iterations=100000000... time=0.180181 sec
      iterations=600000000... time=1.03477 sec
      iterations=600000000... time=1.03161 sec
      result: 380.19 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00413185 sec
      iterations=10000000... time=0.0386437 sec
      iterations=100000000... time=0.389424 sec
      iterations=300000000... time=1.17106 sec
      result: 8.19767 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201907 sec
      iterations=10000000... time=0.0201673 sec
      iterations=100000000... time=0.207396 sec
      iterations=500000000... time=1.01895 sec
      result: 7.85123 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.455826 sec
      iterations=2... time=0.923891 sec
      iterations=4... time=1.82415 sec
      result: 2.35451 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161613 sec
      iterations=10000... time=0.00160454 sec
      iterations=100000... time=0.0209538 sec
      iterations=1000000... time=0.163109 sec
      iterations=7000000... time=1.12676 sec
      result: 1.60965 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000563648 sec
      iterations=10000... time=0.0059174 sec
      iterations=100000... time=0.060166 sec
      iterations=1000000... time=0.607189 sec
      iterations=2000000... time=1.21519 sec
      result: 6.07593 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00738322 sec
      iterations=10000... time=0.0775966 sec
      iterations=100000... time=0.71861 sec
      iterations=200000... time=1.30613 sec
      result: 65.3067 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0108641 sec
      iterations=10000... time=0.107424 sec
      iterations=100000... time=1.09133 sec
      result: 109.133 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.6203e-05 sec
      iterations=1000... time=0.00035943 sec
      iterations=10000... time=0.0036066 sec
      iterations=100000... time=0.0360517 sec
      iterations=1000000... time=0.35717 sec
      iterations=3000000... time=1.07685 sec
      result: 68.4666 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.1202e-05 sec
      iterations=10... time=0.000185516 sec
      iterations=100... time=0.00184836 sec
      iterations=1000... time=0.0185119 sec
      iterations=10000... time=0.184735 sec
      iterations=60000... time=1.1046 sec
      result: 42.7178 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00150403 sec
      iterations=10... time=0.0140016 sec
      iterations=100... time=0.138962 sec
      iterations=800... time=1.11382 sec
      result: 20.1935 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0904497 sec
      iterations=10... time=0.902853 sec
      iterations=20... time=1.80651 sec
      result: 11.8875 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.3e-06 sec
      iterations=10000... time=3.2703e-05 sec
      iterations=100000... time=0.000321327 sec
      iterations=1000000... time=0.00322577 sec
      iterations=10000000... time=0.0316116 sec
      iterations=100000000... time=0.319509 sec
      iterations=300000000... time=0.957216 sec
      iterations=600000000... time=1.92747 sec
      result: 0.401555 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.4003e-05 sec
      iterations=10000... time=0.000162013 sec
      iterations=100000... time=0.00165924 sec
      iterations=1000000... time=0.0169908 sec
      iterations=10000000... time=0.169755 sec
      iterations=60000000... time=1.01619 sec
      result: 2.11706 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=6.5006e-05 sec
      iterations=10000... time=0.000258821 sec
      iterations=100000... time=0.00252651 sec
      iterations=1000000... time=0.0244955 sec
      iterations=10000000... time=0.215625 sec
      iterations=50000000... time=1.04981 sec
      result: 2.62452 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000197816 sec
      iterations=10000... time=0.00171764 sec
      iterations=100000... time=0.0166044 sec
      iterations=1000000... time=0.167628 sec
      iterations=7000000... time=1.18207 sec
      result: 21.1083 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=2.501e-06 sec
      iterations=100... time=1.8502e-05 sec
      iterations=1000... time=0.000180215 sec
      iterations=10000... time=0.00179905 sec
      iterations=100000... time=0.0180714 sec
      iterations=1000000... time=0.179525 sec
      iterations=6000000... time=1.07393 sec
      result: 137.304 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.3803e-05 sec
      iterations=10... time=0.000341328 sec
      iterations=100... time=0.00344999 sec
      iterations=1000... time=0.0341754 sec
      iterations=10000... time=0.314818 sec
      iterations=30000... time=0.758201 sec
      iterations=60000... time=1.18082 sec
      result: 39.9604 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00354299 sec
      iterations=10... time=0.0212654 sec
      iterations=100... time=0.19667 sec
      iterations=600... time=1.13204 sec
      result: 14.9014 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.161148 sec
      iterations=7... time=1.13051 sec
      result: 6.6485 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.165059 sec
      iterations=7... time=1.15866 sec
      result: 6.48698 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.3203e-05 sec
      iterations=10... time=0.000246421 sec
      iterations=100... time=0.00234459 sec
      iterations=1000... time=0.023571 sec
      iterations=10000... time=0.235629 sec
      iterations=50000... time=1.1789 sec
      result: 0.073289 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000213318 sec
      iterations=10... time=0.00197736 sec
      iterations=100... time=0.0195195 sec
      iterations=1000... time=0.195508 sec
      iterations=6000... time=1.17091 sec
      result: 0.259557 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00463898 sec
      iterations=10... time=0.0439971 sec
      iterations=100... time=0.441301 sec
      iterations=200... time=0.88549 sec
      iterations=400... time=1.81282 sec
      result: 0.390896 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.182453 sec
      iterations=6... time=1.07893 sec
      result: 0.372167 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00237585 sec
      iterations=10000000... time=0.0180252 sec
      iterations=100000000... time=0.168699 sec
      iterations=700000000... time=1.18007 sec
      iterations=700000000... time=1.17051 sec
      result: 146.483 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00383662 sec
      iterations=10000000... time=0.038324 sec
      iterations=100000000... time=0.383337 sec
      iterations=300000000... time=1.15171 sec
      result: 8.33545 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202202 sec
      iterations=10000000... time=0.0200927 sec
      iterations=100000000... time=0.199812 sec
      iterations=600000000... time=1.21904 sec
      result: 7.87508 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.226639 sec
      iterations=5... time=1.12766 sec
      result: 4.76092 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000226369 sec
      iterations=10000... time=0.00227754 sec
      iterations=100000... time=0.0166315 sec
      iterations=1000000... time=0.160246 sec
      iterations=7000000... time=1.12071 sec
      result: 1.60102 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000667855 sec
      iterations=10000... time=0.0067526 sec
      iterations=100000... time=0.0667927 sec
      iterations=1000000... time=0.665975 sec
      iterations=2000000... time=1.34066 sec
      result: 6.70328 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00818262 sec
      iterations=10000... time=0.0785517 sec
      iterations=100000... time=0.834002 sec
      iterations=200000... time=1.30335 sec
      result: 65.1677 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0110652 sec
      iterations=10000... time=0.103459 sec
      iterations=100000... time=1.0996 sec
      result: 109.96 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.6103e-05 sec
      iterations=1000... time=0.000360829 sec
      iterations=10000... time=0.00360824 sec
      iterations=100000... time=0.0360473 sec
      iterations=1000000... time=0.359497 sec
      iterations=3000000... time=1.07763 sec
      result: 68.4167 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.1052e-05 sec
      iterations=10... time=0.000190316 sec
      iterations=100... time=0.001885 sec
      iterations=1000... time=0.0185704 sec
      iterations=10000... time=0.188302 sec
      iterations=60000... time=1.12951 sec
      result: 41.7755 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00206482 sec
      iterations=10... time=0.0150083 sec
      iterations=100... time=0.130112 sec
      iterations=800... time=1.0309 sec
      result: 21.8179 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0899449 sec
      iterations=10... time=0.917073 sec
      iterations=20... time=1.76126 sec
      result: 12.1929 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.051e-06 sec
      iterations=10000... time=3.2402e-05 sec
      iterations=100000... time=0.000321076 sec
      iterations=1000000... time=0.00322531 sec
      iterations=10000000... time=0.0321911 sec
      iterations=100000000... time=0.320684 sec
      iterations=300000000... time=0.961629 sec
      iterations=600000000... time=1.93534 sec
      result: 0.403196 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.6053e-05 sec
      iterations=10000... time=0.000178164 sec
      iterations=100000... time=0.00170009 sec
      iterations=1000000... time=0.0169501 sec
      iterations=10000000... time=0.169837 sec
      iterations=60000000... time=1.02051 sec
      result: 2.12607 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=8.67565e-05 sec
      iterations=10000... time=0.00085802 sec
      iterations=100000... time=0.0085849 sec
      iterations=1000000... time=0.0879383 sec
      iterations=10000000... time=0.855813 sec
      iterations=20000000... time=1.49301 sec
      result: 9.33134 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000229869 sec
      iterations=10000... time=0.00216473 sec
      iterations=100000... time=0.0198018 sec
      iterations=1000000... time=0.200209 sec
      iterations=5000000... time=0.96424 sec
      iterations=10000000... time=1.99882 sec
      result: 24.9852 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=2.3e-06 sec
      iterations=100... time=1.8551e-05 sec
      iterations=1000... time=0.000181015 sec
      iterations=10000... time=0.0018021 sec
      iterations=100000... time=0.0181084 sec
      iterations=1000000... time=0.180887 sec
      iterations=6000000... time=1.08531 sec
      result: 135.865 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.4003e-05 sec
      iterations=10... time=0.000349178 sec
      iterations=100... time=0.00342288 sec
      iterations=1000... time=0.033222 sec
      iterations=10000... time=0.271128 sec
      iterations=40000... time=0.805994 sec
      iterations=80000... time=1.5072 sec
      result: 41.7427 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00390922 sec
      iterations=10... time=0.026553 sec
      iterations=100... time=0.270277 sec
      iterations=400... time=1.10769 sec
      result: 10.1527 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.164007 sec
      iterations=7... time=1.14444 sec
      result: 6.56755 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.166393 sec
      iterations=7... time=1.16779 sec
      result: 6.43626 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.8505e-06 sec
      iterations=10... time=4.2803e-05 sec
      iterations=100... time=0.000304225 sec
      iterations=1000... time=0.00303439 sec
      iterations=10000... time=0.0304809 sec
      iterations=100000... time=0.303797 sec
      iterations=400000... time=1.21956 sec
      result: 0.239102 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.5953e-05 sec
      iterations=10... time=0.000312625 sec
      iterations=100... time=0.0030888 sec
      iterations=1000... time=0.0307677 sec
      iterations=10000... time=0.308344 sec
      iterations=40000... time=1.23812 sec
      result: 0.787938 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00128765 sec
      iterations=10... time=0.0113418 sec
      iterations=100... time=0.112626 sec
      iterations=1000... time=1.14275 sec
      result: 1.55026 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0470804 sec
      iterations=10... time=0.465366 sec
      iterations=20... time=0.930509 sec
      iterations=40... time=1.86846 sec
      result: 1.4327 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Feb 14 01:41:09 UTC 2021
+ echo Done.
Done.
  Elapsed time: 125.3 s
