0.6
2019.1
May 24 2019
15:06:07
C:/Verilog/05_06/sequential_ch/sequential_ch.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Verilog/05_06/sequential_ch/sequential_ch.srcs/sim_1/new/clock_divider_TB.v,1572998791,verilog,,,,clock_divider_TB,,,,,,,,
C:/Verilog/05_06/sequential_ch/sequential_ch.srcs/sources_1/new/clock_divider.v,1572998981,verilog,,C:/Verilog/05_06/sequential_ch/sequential_ch.srcs/sim_1/new/clock_divider_TB.v,,clock_divider,,,,,,,,
