{
  "section_index": 58,
  "section_id": "5",
  "title": "5 PCIe Requirements",
  "level": 1,
  "pages": {
    "start": 71,
    "end": 72,
    "count": 2
  },
  "content": {
    "text": "The following are PCIe requirements.",
    "tables": [
      {
        "id": "table_72_88",
        "page": 72,
        "bbox": [
          119.0,
          88.0,
          936.0,
          346.0
        ],
        "image_path": "Table_5_PCIe_Requirements.png",
        "title": "Table_5_PCIe_Requirements",
        "table_md": "| Requirement ID | Description |\n| :--- | :--- |\n| PCI-1 | The device shall support a PCIe Maximum Payload Size (MPS) of 256 bytes or larger. |\n| PCI-2 | The device Controller shall support modification of PCIe TLP completion timeout range as defined by the PCIe Base Spec. |\n| PCI-3 | The vendor shall disclose the vendor-specific timeout range definition in the “Completion Timeout Ranges Supported” field in the PCI Express Base Specification. |\n| PCI-4 | Disabling of PCIe Completion Timeout shall also be supported by the device Controller. |\n| PCI-5 | All three PCIe Conventional Resets (Cold, Warm, Hot) shall be supported. |\n| PCI-6 | PCIe Function Level Reset shall be supported. |\n| PCI-7 | Obsolete. See PCI-5 (PCIe Conventional Resets). |"
      }
    ],
    "figures": []
  },
  "statistics": {
    "table_count": 1,
    "figure_count": 0
  }
}