

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_380_14_VITIS_LOOP_381_15'
================================================================
* Date:           Sun Feb  5 16:57:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  1.320 us|  1.320 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_380_14_VITIS_LOOP_381_15  |       20|       20|         5|          2|          1|     9|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    2348|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    19|        0|     920|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     206|    -|
|Register             |        -|     -|      304|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    20|      304|    3474|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U2013  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U2014   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U2015   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  19|  0|  920|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U2016  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln36_15_fu_481_p2     |         +|   0|  0|    14|           7|           5|
    |add_ln36_fu_460_p2        |         +|   0|  0|    14|           7|           4|
    |add_ln380_1_fu_370_p2     |         +|   0|  0|    14|           7|           4|
    |add_ln380_2_fu_391_p2     |         +|   0|  0|    14|           7|           5|
    |add_ln380_3_fu_579_p2     |         +|   0|  0|    18|          10|          10|
    |add_ln380_4_fu_280_p2     |         +|   0|  0|    12|           4|           1|
    |add_ln380_fu_289_p2       |         +|   0|  0|     9|           2|           1|
    |add_ln381_fu_517_p2       |         +|   0|  0|     9|           2|           1|
    |add_ln383_1_fu_503_p2     |         +|   0|  0|    17|          12|          12|
    |add_ln383_2_fu_587_p2     |         +|   0|  0|    17|          10|          10|
    |add_ln383_3_fu_592_p2     |         +|   0|  0|    18|          10|          10|
    |add_ln383_4_fu_647_p2     |         +|   0|  0|    18|          10|          10|
    |add_ln383_5_fu_653_p2     |         +|   0|  0|    17|          10|          10|
    |add_ln383_6_fu_659_p2     |         +|   0|  0|    18|          10|          10|
    |add_ln383_fu_497_p2       |         +|   0|  0|    17|          12|          12|
    |sub_ln383_1_fu_268_p2     |         -|   0|  0|    15|           8|           8|
    |sub_ln383_2_fu_333_p2     |         -|   0|  0|    15|           8|           8|
    |sub_ln383_3_fu_439_p2     |         -|   0|  0|    14|           7|           7|
    |sub_ln383_fu_641_p2       |         -|   0|  0|    17|          10|          10|
    |icmp_ln380_fu_274_p2      |      icmp|   0|  0|     9|           4|           4|
    |icmp_ln381_fu_295_p2      |      icmp|   0|  0|     8|           2|           2|
    |select_ln380_1_fu_339_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln380_2_fu_407_p3  |    select|   0|  0|     2|           1|           2|
    |select_ln380_fu_301_p3    |    select|   0|  0|     2|           1|           1|
    |epnp_d0                   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln383_fu_669_p2       |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  2348|         619|         661|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ABt_U_address0                          |  14|          3|    4|         12|
    |ABt_V_address0                          |  14|          3|    4|         12|
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten42_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |epnp_we0                                |   9|          2|   56|        112|
    |grp_fu_200_p0                           |  14|          3|   64|        192|
    |grp_fu_200_p1                           |  14|          3|   64|        192|
    |grp_fu_204_p0                           |  14|          3|   64|        192|
    |grp_fu_204_p1                           |  14|          3|   64|        192|
    |i_154_fu_102                            |   9|          2|    2|          4|
    |indvar_flatten42_fu_106                 |   9|          2|    4|          8|
    |j_fu_98                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 206|         45|  342|        949|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln383_4_reg_814                   |  10|   0|   10|          0|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_154_fu_102                          |   2|   0|    2|          0|
    |icmp_ln380_reg_745                    |   1|   0|    1|          0|
    |indvar_flatten42_fu_106               |   4|   0|    4|          0|
    |j_fu_98                               |   2|   0|    2|          0|
    |lshr_ln36_2_reg_784                   |   4|   0|    4|          0|
    |mul4_i_reg_794                        |  64|   0|   64|          0|
    |reg_212                               |  64|   0|   64|          0|
    |reg_218                               |  64|   0|   64|          0|
    |select_ln380_1_reg_749                |   5|   0|    8|          3|
    |select_ln380_1_reg_749_pp0_iter1_reg  |   5|   0|    8|          3|
    |shl_ln383_4_reg_759                   |   2|   0|    5|          3|
    |shl_ln383_4_reg_759_pp0_iter1_reg     |   2|   0|    5|          3|
    |shl_ln383_reg_819                     |  56|   0|   56|          0|
    |tmp_reg_809                           |   8|   0|    8|          0|
    |zext_ln36_mid2_v_reg_754              |   4|   0|    4|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 304|   0|  316|         12|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_380_14_VITIS_LOOP_381_15|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_380_14_VITIS_LOOP_381_15|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_380_14_VITIS_LOOP_381_15|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_380_14_VITIS_LOOP_381_15|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_380_14_VITIS_LOOP_381_15|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_380_14_VITIS_LOOP_381_15|  return value|
|trunc_ln114     |   in|   10|     ap_none|                                                   trunc_ln114|        scalar|
|ABt_U_address0  |  out|    4|   ap_memory|                                                         ABt_U|         array|
|ABt_U_ce0       |  out|    1|   ap_memory|                                                         ABt_U|         array|
|ABt_U_q0        |   in|   64|   ap_memory|                                                         ABt_U|         array|
|ABt_U_address1  |  out|    4|   ap_memory|                                                         ABt_U|         array|
|ABt_U_ce1       |  out|    1|   ap_memory|                                                         ABt_U|         array|
|ABt_U_q1        |   in|   64|   ap_memory|                                                         ABt_U|         array|
|ABt_V_address0  |  out|    4|   ap_memory|                                                         ABt_V|         array|
|ABt_V_ce0       |  out|    1|   ap_memory|                                                         ABt_V|         array|
|ABt_V_q0        |   in|   64|   ap_memory|                                                         ABt_V|         array|
|ABt_V_address1  |  out|    4|   ap_memory|                                                         ABt_V|         array|
|ABt_V_ce1       |  out|    1|   ap_memory|                                                         ABt_V|         array|
|ABt_V_q1        |   in|   64|   ap_memory|                                                         ABt_V|         array|
|R               |   in|   12|     ap_none|                                                             R|        scalar|
|epnp_address0   |  out|    8|   ap_memory|                                                          epnp|         array|
|epnp_ce0        |  out|    1|   ap_memory|                                                          epnp|         array|
|epnp_we0        |  out|   56|   ap_memory|                                                          epnp|         array|
|epnp_d0         |  out|  448|   ap_memory|                                                          epnp|         array|
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

