#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ae2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17ae430 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x179f2d0 .functor NOT 1, L_0x180d8d0, C4<0>, C4<0>, C4<0>;
L_0x180d6b0 .functor XOR 2, L_0x180d570, L_0x180d610, C4<00>, C4<00>;
L_0x180d7c0 .functor XOR 2, L_0x180d6b0, L_0x180d720, C4<00>, C4<00>;
v0x18046c0_0 .net *"_ivl_10", 1 0, L_0x180d720;  1 drivers
v0x18047c0_0 .net *"_ivl_12", 1 0, L_0x180d7c0;  1 drivers
v0x18048a0_0 .net *"_ivl_2", 1 0, L_0x1807a80;  1 drivers
v0x1804960_0 .net *"_ivl_4", 1 0, L_0x180d570;  1 drivers
v0x1804a40_0 .net *"_ivl_6", 1 0, L_0x180d610;  1 drivers
v0x1804b70_0 .net *"_ivl_8", 1 0, L_0x180d6b0;  1 drivers
v0x1804c50_0 .net "a", 0 0, v0x17fee40_0;  1 drivers
v0x1804cf0_0 .net "b", 0 0, v0x17feee0_0;  1 drivers
v0x1804d90_0 .net "c", 0 0, v0x17fef80_0;  1 drivers
v0x1804e30_0 .var "clk", 0 0;
v0x1804ed0_0 .net "d", 0 0, v0x17ff0c0_0;  1 drivers
v0x1804f70_0 .net "out_pos_dut", 0 0, L_0x180d1b0;  1 drivers
v0x1805010_0 .net "out_pos_ref", 0 0, L_0x1806540;  1 drivers
v0x18050b0_0 .net "out_sop_dut", 0 0, L_0x18074a0;  1 drivers
v0x1805150_0 .net "out_sop_ref", 0 0, L_0x17d95f0;  1 drivers
v0x18051f0_0 .var/2u "stats1", 223 0;
v0x1805290_0 .var/2u "strobe", 0 0;
v0x1805330_0 .net "tb_match", 0 0, L_0x180d8d0;  1 drivers
v0x1805400_0 .net "tb_mismatch", 0 0, L_0x179f2d0;  1 drivers
v0x18054a0_0 .net "wavedrom_enable", 0 0, v0x17ff390_0;  1 drivers
v0x1805570_0 .net "wavedrom_title", 511 0, v0x17ff430_0;  1 drivers
L_0x1807a80 .concat [ 1 1 0 0], L_0x1806540, L_0x17d95f0;
L_0x180d570 .concat [ 1 1 0 0], L_0x1806540, L_0x17d95f0;
L_0x180d610 .concat [ 1 1 0 0], L_0x180d1b0, L_0x18074a0;
L_0x180d720 .concat [ 1 1 0 0], L_0x1806540, L_0x17d95f0;
L_0x180d8d0 .cmp/eeq 2, L_0x1807a80, L_0x180d7c0;
S_0x17ae5c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17ae430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x179f6b0 .functor AND 1, v0x17fef80_0, v0x17ff0c0_0, C4<1>, C4<1>;
L_0x179fa90 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x179fe70 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x17a00f0 .functor AND 1, L_0x179fa90, L_0x179fe70, C4<1>, C4<1>;
L_0x17b8f40 .functor AND 1, L_0x17a00f0, v0x17fef80_0, C4<1>, C4<1>;
L_0x17d95f0 .functor OR 1, L_0x179f6b0, L_0x17b8f40, C4<0>, C4<0>;
L_0x18059c0 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x1805a30 .functor OR 1, L_0x18059c0, v0x17ff0c0_0, C4<0>, C4<0>;
L_0x1805b40 .functor AND 1, v0x17fef80_0, L_0x1805a30, C4<1>, C4<1>;
L_0x1805c00 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x1805cd0 .functor OR 1, L_0x1805c00, v0x17feee0_0, C4<0>, C4<0>;
L_0x1805d40 .functor AND 1, L_0x1805b40, L_0x1805cd0, C4<1>, C4<1>;
L_0x1805ec0 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x1805f30 .functor OR 1, L_0x1805ec0, v0x17ff0c0_0, C4<0>, C4<0>;
L_0x1805e50 .functor AND 1, v0x17fef80_0, L_0x1805f30, C4<1>, C4<1>;
L_0x18060c0 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x18061c0 .functor OR 1, L_0x18060c0, v0x17ff0c0_0, C4<0>, C4<0>;
L_0x1806280 .functor AND 1, L_0x1805e50, L_0x18061c0, C4<1>, C4<1>;
L_0x1806430 .functor XNOR 1, L_0x1805d40, L_0x1806280, C4<0>, C4<0>;
v0x179ec00_0 .net *"_ivl_0", 0 0, L_0x179f6b0;  1 drivers
v0x179f000_0 .net *"_ivl_12", 0 0, L_0x18059c0;  1 drivers
v0x179f3e0_0 .net *"_ivl_14", 0 0, L_0x1805a30;  1 drivers
v0x179f7c0_0 .net *"_ivl_16", 0 0, L_0x1805b40;  1 drivers
v0x179fba0_0 .net *"_ivl_18", 0 0, L_0x1805c00;  1 drivers
v0x179ff80_0 .net *"_ivl_2", 0 0, L_0x179fa90;  1 drivers
v0x17a0200_0 .net *"_ivl_20", 0 0, L_0x1805cd0;  1 drivers
v0x17fd3b0_0 .net *"_ivl_24", 0 0, L_0x1805ec0;  1 drivers
v0x17fd490_0 .net *"_ivl_26", 0 0, L_0x1805f30;  1 drivers
v0x17fd570_0 .net *"_ivl_28", 0 0, L_0x1805e50;  1 drivers
v0x17fd650_0 .net *"_ivl_30", 0 0, L_0x18060c0;  1 drivers
v0x17fd730_0 .net *"_ivl_32", 0 0, L_0x18061c0;  1 drivers
v0x17fd810_0 .net *"_ivl_36", 0 0, L_0x1806430;  1 drivers
L_0x7fe25bd7c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17fd8d0_0 .net *"_ivl_38", 0 0, L_0x7fe25bd7c018;  1 drivers
v0x17fd9b0_0 .net *"_ivl_4", 0 0, L_0x179fe70;  1 drivers
v0x17fda90_0 .net *"_ivl_6", 0 0, L_0x17a00f0;  1 drivers
v0x17fdb70_0 .net *"_ivl_8", 0 0, L_0x17b8f40;  1 drivers
v0x17fdc50_0 .net "a", 0 0, v0x17fee40_0;  alias, 1 drivers
v0x17fdd10_0 .net "b", 0 0, v0x17feee0_0;  alias, 1 drivers
v0x17fddd0_0 .net "c", 0 0, v0x17fef80_0;  alias, 1 drivers
v0x17fde90_0 .net "d", 0 0, v0x17ff0c0_0;  alias, 1 drivers
v0x17fdf50_0 .net "out_pos", 0 0, L_0x1806540;  alias, 1 drivers
v0x17fe010_0 .net "out_sop", 0 0, L_0x17d95f0;  alias, 1 drivers
v0x17fe0d0_0 .net "pos0", 0 0, L_0x1805d40;  1 drivers
v0x17fe190_0 .net "pos1", 0 0, L_0x1806280;  1 drivers
L_0x1806540 .functor MUXZ 1, L_0x7fe25bd7c018, L_0x1805d40, L_0x1806430, C4<>;
S_0x17fe310 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17ae430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17fee40_0 .var "a", 0 0;
v0x17feee0_0 .var "b", 0 0;
v0x17fef80_0 .var "c", 0 0;
v0x17ff020_0 .net "clk", 0 0, v0x1804e30_0;  1 drivers
v0x17ff0c0_0 .var "d", 0 0;
v0x17ff1b0_0 .var/2u "fail", 0 0;
v0x17ff250_0 .var/2u "fail1", 0 0;
v0x17ff2f0_0 .net "tb_match", 0 0, L_0x180d8d0;  alias, 1 drivers
v0x17ff390_0 .var "wavedrom_enable", 0 0;
v0x17ff430_0 .var "wavedrom_title", 511 0;
E_0x17acc10/0 .event negedge, v0x17ff020_0;
E_0x17acc10/1 .event posedge, v0x17ff020_0;
E_0x17acc10 .event/or E_0x17acc10/0, E_0x17acc10/1;
S_0x17fe640 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17fe310;
 .timescale -12 -12;
v0x17fe880_0 .var/2s "i", 31 0;
E_0x17acab0 .event posedge, v0x17ff020_0;
S_0x17fe980 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17fe310;
 .timescale -12 -12;
v0x17feb80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17fec60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17fe310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ff610 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17ae430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18066f0 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x1806780 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x1806920 .functor AND 1, L_0x18066f0, L_0x1806780, C4<1>, C4<1>;
L_0x1806a30 .functor AND 1, L_0x1806920, v0x17fef80_0, C4<1>, C4<1>;
L_0x1806c30 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1806db0 .functor AND 1, L_0x1806a30, L_0x1806c30, C4<1>, C4<1>;
L_0x1806f00 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x1807080 .functor AND 1, L_0x1806f00, v0x17feee0_0, C4<1>, C4<1>;
L_0x1807190 .functor AND 1, L_0x1807080, v0x17fef80_0, C4<1>, C4<1>;
L_0x1807250 .functor AND 1, L_0x1807190, v0x17ff0c0_0, C4<1>, C4<1>;
L_0x1807370 .functor OR 1, L_0x1806db0, L_0x1807250, C4<0>, C4<0>;
L_0x1807430 .functor AND 1, v0x17fee40_0, v0x17feee0_0, C4<1>, C4<1>;
L_0x1807510 .functor AND 1, L_0x1807430, v0x17fef80_0, C4<1>, C4<1>;
L_0x18075d0 .functor AND 1, L_0x1807510, v0x17ff0c0_0, C4<1>, C4<1>;
L_0x18074a0 .functor OR 1, L_0x1807370, L_0x18075d0, C4<0>, C4<0>;
L_0x1807800 .functor OR 1, v0x17fee40_0, v0x17feee0_0, C4<0>, C4<0>;
L_0x1807900 .functor NOT 1, v0x17fef80_0, C4<0>, C4<0>, C4<0>;
L_0x1807970 .functor OR 1, L_0x1807800, L_0x1807900, C4<0>, C4<0>;
L_0x1807b20 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1807b90 .functor OR 1, L_0x1807970, L_0x1807b20, C4<0>, C4<0>;
L_0x1807d50 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x1807dc0 .functor OR 1, v0x17fee40_0, L_0x1807d50, C4<0>, C4<0>;
L_0x1807f40 .functor NOT 1, v0x17fef80_0, C4<0>, C4<0>, C4<0>;
L_0x1807fb0 .functor OR 1, L_0x1807dc0, L_0x1807f40, C4<0>, C4<0>;
L_0x1808190 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1808200 .functor OR 1, L_0x1807fb0, L_0x1808190, C4<0>, C4<0>;
L_0x18083f0 .functor AND 1, L_0x1807b90, L_0x1808200, C4<1>, C4<1>;
L_0x1808500 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x1808660 .functor OR 1, L_0x1808500, v0x17feee0_0, C4<0>, C4<0>;
L_0x1808720 .functor NOT 1, v0x17fef80_0, C4<0>, C4<0>, C4<0>;
L_0x1808890 .functor OR 1, L_0x1808660, L_0x1808720, C4<0>, C4<0>;
L_0x18089a0 .functor OR 1, L_0x1808890, v0x17ff0c0_0, C4<0>, C4<0>;
L_0x1808b70 .functor AND 1, L_0x18083f0, L_0x18089a0, C4<1>, C4<1>;
L_0x1808c80 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x1808e10 .functor OR 1, L_0x1808c80, v0x17feee0_0, C4<0>, C4<0>;
L_0x1808ed0 .functor NOT 1, v0x17fef80_0, C4<0>, C4<0>, C4<0>;
L_0x1809070 .functor OR 1, L_0x1808e10, L_0x1808ed0, C4<0>, C4<0>;
L_0x1809180 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1808f40 .functor OR 1, L_0x1809070, L_0x1809180, C4<0>, C4<0>;
L_0x1809330 .functor AND 1, L_0x1808b70, L_0x1808f40, C4<1>, C4<1>;
L_0x1809590 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x1809600 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x18097d0 .functor OR 1, L_0x1809590, L_0x1809600, C4<0>, C4<0>;
L_0x18098e0 .functor OR 1, L_0x18097d0, v0x17fef80_0, C4<0>, C4<0>;
L_0x1809b10 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1809b80 .functor OR 1, L_0x18098e0, L_0x1809b10, C4<0>, C4<0>;
L_0x1809e10 .functor AND 1, L_0x1809330, L_0x1809b80, C4<1>, C4<1>;
L_0x1809f20 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x180a120 .functor OR 1, v0x17fee40_0, L_0x1809f20, C4<0>, C4<0>;
L_0x180a1e0 .functor OR 1, L_0x180a120, v0x17fef80_0, C4<0>, C4<0>;
L_0x180a650 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x180a8d0 .functor OR 1, L_0x180a1e0, L_0x180a650, C4<0>, C4<0>;
L_0x180ab90 .functor AND 1, L_0x1809e10, L_0x180a8d0, C4<1>, C4<1>;
L_0x180aca0 .functor NOT 1, v0x17fee40_0, C4<0>, C4<0>, C4<0>;
L_0x180b0e0 .functor OR 1, L_0x180aca0, v0x17feee0_0, C4<0>, C4<0>;
L_0x180b1a0 .functor OR 1, L_0x180b0e0, v0x17fef80_0, C4<0>, C4<0>;
L_0x180b430 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x180b4a0 .functor OR 1, L_0x180b1a0, L_0x180b430, C4<0>, C4<0>;
L_0x180b790 .functor AND 1, L_0x180ab90, L_0x180b4a0, C4<1>, C4<1>;
L_0x180b8a0 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x180bb00 .functor OR 1, v0x17fee40_0, L_0x180b8a0, C4<0>, C4<0>;
L_0x180bbc0 .functor OR 1, L_0x180bb00, v0x17fef80_0, C4<0>, C4<0>;
L_0x180be80 .functor NOT 1, v0x17ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x180bef0 .functor OR 1, L_0x180bbc0, L_0x180be80, C4<0>, C4<0>;
L_0x180c210 .functor AND 1, L_0x180b790, L_0x180bef0, C4<1>, C4<1>;
L_0x180c320 .functor NOT 1, v0x17feee0_0, C4<0>, C4<0>, C4<0>;
L_0x180c5b0 .functor OR 1, v0x17fee40_0, L_0x180c320, C4<0>, C4<0>;
L_0x180c670 .functor NOT 1, v0x17fef80_0, C4<0>, C4<0>, C4<0>;
L_0x180c910 .functor OR 1, L_0x180c5b0, L_0x180c670, C4<0>, C4<0>;
L_0x180ca20 .functor OR 1, L_0x180c910, v0x17ff0c0_0, C4<0>, C4<0>;
L_0x180cd20 .functor AND 1, L_0x180c210, L_0x180ca20, C4<1>, C4<1>;
L_0x180ce30 .functor OR 1, v0x17fee40_0, v0x17feee0_0, C4<0>, C4<0>;
L_0x180d0f0 .functor OR 1, L_0x180ce30, v0x17fef80_0, C4<0>, C4<0>;
L_0x180d1b0 .functor AND 1, L_0x180cd20, L_0x180d0f0, C4<1>, C4<1>;
v0x17ff7d0_0 .net *"_ivl_0", 0 0, L_0x18066f0;  1 drivers
v0x17ff8b0_0 .net *"_ivl_10", 0 0, L_0x1806db0;  1 drivers
v0x17ff990_0 .net *"_ivl_100", 0 0, L_0x180a650;  1 drivers
v0x17ffa80_0 .net *"_ivl_102", 0 0, L_0x180a8d0;  1 drivers
v0x17ffb60_0 .net *"_ivl_104", 0 0, L_0x180ab90;  1 drivers
v0x17ffc90_0 .net *"_ivl_106", 0 0, L_0x180aca0;  1 drivers
v0x17ffd70_0 .net *"_ivl_108", 0 0, L_0x180b0e0;  1 drivers
v0x17ffe50_0 .net *"_ivl_110", 0 0, L_0x180b1a0;  1 drivers
v0x17fff30_0 .net *"_ivl_112", 0 0, L_0x180b430;  1 drivers
v0x18000a0_0 .net *"_ivl_114", 0 0, L_0x180b4a0;  1 drivers
v0x1800180_0 .net *"_ivl_116", 0 0, L_0x180b790;  1 drivers
v0x1800260_0 .net *"_ivl_118", 0 0, L_0x180b8a0;  1 drivers
v0x1800340_0 .net *"_ivl_12", 0 0, L_0x1806f00;  1 drivers
v0x1800420_0 .net *"_ivl_120", 0 0, L_0x180bb00;  1 drivers
v0x1800500_0 .net *"_ivl_122", 0 0, L_0x180bbc0;  1 drivers
v0x18005e0_0 .net *"_ivl_124", 0 0, L_0x180be80;  1 drivers
v0x18006c0_0 .net *"_ivl_126", 0 0, L_0x180bef0;  1 drivers
v0x18008b0_0 .net *"_ivl_128", 0 0, L_0x180c210;  1 drivers
v0x1800990_0 .net *"_ivl_130", 0 0, L_0x180c320;  1 drivers
v0x1800a70_0 .net *"_ivl_132", 0 0, L_0x180c5b0;  1 drivers
v0x1800b50_0 .net *"_ivl_134", 0 0, L_0x180c670;  1 drivers
v0x1800c30_0 .net *"_ivl_136", 0 0, L_0x180c910;  1 drivers
v0x1800d10_0 .net *"_ivl_138", 0 0, L_0x180ca20;  1 drivers
v0x1800df0_0 .net *"_ivl_14", 0 0, L_0x1807080;  1 drivers
v0x1800ed0_0 .net *"_ivl_140", 0 0, L_0x180cd20;  1 drivers
v0x1800fb0_0 .net *"_ivl_142", 0 0, L_0x180ce30;  1 drivers
v0x1801090_0 .net *"_ivl_144", 0 0, L_0x180d0f0;  1 drivers
v0x1801170_0 .net *"_ivl_16", 0 0, L_0x1807190;  1 drivers
v0x1801250_0 .net *"_ivl_18", 0 0, L_0x1807250;  1 drivers
v0x1801330_0 .net *"_ivl_2", 0 0, L_0x1806780;  1 drivers
v0x1801410_0 .net *"_ivl_20", 0 0, L_0x1807370;  1 drivers
v0x18014f0_0 .net *"_ivl_22", 0 0, L_0x1807430;  1 drivers
v0x18015d0_0 .net *"_ivl_24", 0 0, L_0x1807510;  1 drivers
v0x18018c0_0 .net *"_ivl_26", 0 0, L_0x18075d0;  1 drivers
v0x18019a0_0 .net *"_ivl_30", 0 0, L_0x1807800;  1 drivers
v0x1801a80_0 .net *"_ivl_32", 0 0, L_0x1807900;  1 drivers
v0x1801b60_0 .net *"_ivl_34", 0 0, L_0x1807970;  1 drivers
v0x1801c40_0 .net *"_ivl_36", 0 0, L_0x1807b20;  1 drivers
v0x1801d20_0 .net *"_ivl_38", 0 0, L_0x1807b90;  1 drivers
v0x1801e00_0 .net *"_ivl_4", 0 0, L_0x1806920;  1 drivers
v0x1801ee0_0 .net *"_ivl_40", 0 0, L_0x1807d50;  1 drivers
v0x1801fc0_0 .net *"_ivl_42", 0 0, L_0x1807dc0;  1 drivers
v0x18020a0_0 .net *"_ivl_44", 0 0, L_0x1807f40;  1 drivers
v0x1802180_0 .net *"_ivl_46", 0 0, L_0x1807fb0;  1 drivers
v0x1802260_0 .net *"_ivl_48", 0 0, L_0x1808190;  1 drivers
v0x1802340_0 .net *"_ivl_50", 0 0, L_0x1808200;  1 drivers
v0x1802420_0 .net *"_ivl_52", 0 0, L_0x18083f0;  1 drivers
v0x1802500_0 .net *"_ivl_54", 0 0, L_0x1808500;  1 drivers
v0x18025e0_0 .net *"_ivl_56", 0 0, L_0x1808660;  1 drivers
v0x18026c0_0 .net *"_ivl_58", 0 0, L_0x1808720;  1 drivers
v0x18027a0_0 .net *"_ivl_6", 0 0, L_0x1806a30;  1 drivers
v0x1802880_0 .net *"_ivl_60", 0 0, L_0x1808890;  1 drivers
v0x1802960_0 .net *"_ivl_62", 0 0, L_0x18089a0;  1 drivers
v0x1802a40_0 .net *"_ivl_64", 0 0, L_0x1808b70;  1 drivers
v0x1802b20_0 .net *"_ivl_66", 0 0, L_0x1808c80;  1 drivers
v0x1802c00_0 .net *"_ivl_68", 0 0, L_0x1808e10;  1 drivers
v0x1802ce0_0 .net *"_ivl_70", 0 0, L_0x1808ed0;  1 drivers
v0x1802dc0_0 .net *"_ivl_72", 0 0, L_0x1809070;  1 drivers
v0x1802ea0_0 .net *"_ivl_74", 0 0, L_0x1809180;  1 drivers
v0x1802f80_0 .net *"_ivl_76", 0 0, L_0x1808f40;  1 drivers
v0x1803060_0 .net *"_ivl_78", 0 0, L_0x1809330;  1 drivers
v0x1803140_0 .net *"_ivl_8", 0 0, L_0x1806c30;  1 drivers
v0x1803220_0 .net *"_ivl_80", 0 0, L_0x1809590;  1 drivers
v0x1803300_0 .net *"_ivl_82", 0 0, L_0x1809600;  1 drivers
v0x18033e0_0 .net *"_ivl_84", 0 0, L_0x18097d0;  1 drivers
v0x18038d0_0 .net *"_ivl_86", 0 0, L_0x18098e0;  1 drivers
v0x18039b0_0 .net *"_ivl_88", 0 0, L_0x1809b10;  1 drivers
v0x1803a90_0 .net *"_ivl_90", 0 0, L_0x1809b80;  1 drivers
v0x1803b70_0 .net *"_ivl_92", 0 0, L_0x1809e10;  1 drivers
v0x1803c50_0 .net *"_ivl_94", 0 0, L_0x1809f20;  1 drivers
v0x1803d30_0 .net *"_ivl_96", 0 0, L_0x180a120;  1 drivers
v0x1803e10_0 .net *"_ivl_98", 0 0, L_0x180a1e0;  1 drivers
v0x1803ef0_0 .net "a", 0 0, v0x17fee40_0;  alias, 1 drivers
v0x1803f90_0 .net "b", 0 0, v0x17feee0_0;  alias, 1 drivers
v0x1804080_0 .net "c", 0 0, v0x17fef80_0;  alias, 1 drivers
v0x1804170_0 .net "d", 0 0, v0x17ff0c0_0;  alias, 1 drivers
v0x1804260_0 .net "out_pos", 0 0, L_0x180d1b0;  alias, 1 drivers
v0x1804320_0 .net "out_sop", 0 0, L_0x18074a0;  alias, 1 drivers
S_0x18044a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17ae430;
 .timescale -12 -12;
E_0x17949f0 .event anyedge, v0x1805290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1805290_0;
    %nor/r;
    %assign/vec4 v0x1805290_0, 0;
    %wait E_0x17949f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17fe310;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ff1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ff250_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17fe310;
T_4 ;
    %wait E_0x17acc10;
    %load/vec4 v0x17ff2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ff1b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17fe310;
T_5 ;
    %wait E_0x17acab0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %wait E_0x17acab0;
    %load/vec4 v0x17ff1b0_0;
    %store/vec4 v0x17ff250_0, 0, 1;
    %fork t_1, S_0x17fe640;
    %jmp t_0;
    .scope S_0x17fe640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17fe880_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17fe880_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17acab0;
    %load/vec4 v0x17fe880_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17fe880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17fe880_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17fe310;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17acc10;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17feee0_0, 0;
    %assign/vec4 v0x17fee40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17ff1b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17ff250_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17ae430;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1804e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1805290_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17ae430;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1804e30_0;
    %inv;
    %store/vec4 v0x1804e30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17ae430;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ff020_0, v0x1805400_0, v0x1804c50_0, v0x1804cf0_0, v0x1804d90_0, v0x1804ed0_0, v0x1805150_0, v0x18050b0_0, v0x1805010_0, v0x1804f70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17ae430;
T_9 ;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17ae430;
T_10 ;
    %wait E_0x17acc10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18051f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18051f0_0, 4, 32;
    %load/vec4 v0x1805330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18051f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18051f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18051f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1805150_0;
    %load/vec4 v0x1805150_0;
    %load/vec4 v0x18050b0_0;
    %xor;
    %load/vec4 v0x1805150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18051f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18051f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1805010_0;
    %load/vec4 v0x1805010_0;
    %load/vec4 v0x1804f70_0;
    %xor;
    %load/vec4 v0x1805010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18051f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18051f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18051f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter3/response0/top_module.sv";
