{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4353, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.05595080927014351, "power__switching__total": 0.020584259182214737, "power__leakage__total": 1.150909042735293e-06, "power__total": 0.07653621584177017, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.394261, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.394261, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.383279, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.943711, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 810, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.716108, "clock__skew__worst_setup": 0.716108, "timing__hold__ws": 0.007782, "timing__setup__ws": -3.102058, "timing__hold__tns": 0.0, "timing__setup__tns": -352.148713, "timing__hold__wns": 0.0, "timing__setup__wns": -3.102058, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 363, "timing__setup_r2r_vio__count": 330, "design__die__bbox": "0.0 0.0 417.13 435.05", "design__core__bbox": "6.72 15.68 409.92 415.52", "design__io": 55, "design__die__area": 181472, "design__core__area": 161215, "design__instance__area": 74237.3, "design__instance__count__stdcell": 4353, "design__instance__area__stdcell": 74237.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.460485, "design__instance__utilization__stdcell": 0.460485, "floorplan__design__io": 53, "design__io__hpwl": 10680659, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81210.3, "design__violations": 0, "design__instance__count__setup_buffer": 30, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2236, "route__net__special": 2, "route__drc_errors__iter:1": 590, "route__wirelength__iter:1": 93520, "route__drc_errors__iter:2": 49, "route__wirelength__iter:2": 92725, "route__drc_errors__iter:3": 30, "route__wirelength__iter:3": 92641, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92624, "route__drc_errors": 0, "route__wirelength": 92624, "route__vias": 14283, "route__vias__singlecut": 14283, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 691.08, "timing__unannotated_nets__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.703213, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.703213, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.046583, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.954509, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -115.965355, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.954509, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 120, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 109, "timing__unannotated_nets__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_nets_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.256144, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.256144, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.137844, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.069734, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.387857, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.387857, "timing__hold__ws__corner:min_tt_025C_5v00": 0.379696, "timing__setup__ws__corner:min_tt_025C_5v00": 2.013499, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.692384, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.692384, "timing__hold__ws__corner:min_ss_125C_4v50": 0.080434, "timing__setup__ws__corner:min_ss_125C_4v50": -2.83129, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -102.095528, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.83129, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 115, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 104, "timing__unannotated_nets__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_nets_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.251769, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.251769, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.135476, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.094556, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.401809, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.401809, "timing__hold__ws__corner:max_tt_025C_5v00": 0.387981, "timing__setup__ws__corner:max_tt_025C_5v00": 1.860181, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.716108, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.716108, "timing__hold__ws__corner:max_ss_125C_4v50": 0.007782, "timing__setup__ws__corner:max_ss_125C_4v50": -3.102058, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -134.08783, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.102058, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 128, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 117, "timing__unannotated_nets__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_nets_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.261308, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.261308, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.140941, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.039804, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count": 1, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98559, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.0019376, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.014409, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0152072, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00188995, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0152072, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00194, "ir__drop__worst": 0.0144, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}