Analysis & Synthesis report for DWT_Algo
Mon Apr 15 19:17:43 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even"
 14. Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd"
 15. Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd"
 16. Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even"
 17. Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd"
 18. Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even"
 19. Port Connectivity Checks: "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24"
 20. Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd"
 21. Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd"
 22. Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even"
 23. Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd"
 24. Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even"
 25. Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 15 19:17:43 2024      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; DWT_Algo                                   ;
; Top-level Entity Name           ; DWT_Algo                                   ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 3773                                       ;
; Total pins                      ; 36                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 44                                         ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DWT_Algo           ; DWT_Algo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; DWT_Algo.v                       ; yes             ; User Verilog HDL File  ; C:/Users/hp/Desktop/ALTERA CAPSTONE/FINAL ARCHI HDL/FINAL_DB2/DWT_Algo.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1922      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 417       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 24        ;
;     -- 5 input functions                    ; 8         ;
;     -- 4 input functions                    ; 12        ;
;     -- <=3 input functions                  ; 372       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3773      ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
; Total DSP Blocks                            ; 44        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3773      ;
; Total fan-out                               ; 17308     ;
; Average fan-out                             ; 4.02      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |DWT_Algo                                       ; 417 (0)           ; 3773 (96)    ; 0                 ; 44         ; 36   ; 0            ; |DWT_Algo                                                                                           ; work         ;
;    |DWT_Algo_tc:u_DWT_Algo_tc|                  ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|DWT_Algo_tc:u_DWT_Algo_tc                                                                 ; work         ;
;    |Soft_Thresholding1:u_Soft_Thresholding1|    ; 57 (57)           ; 228 (228)    ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|Soft_Thresholding1:u_Soft_Thresholding1                                                   ; work         ;
;    |Soft_Thresholding:u_Soft_Thresholding|      ; 55 (55)           ; 1175 (1175)  ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|Soft_Thresholding:u_Soft_Thresholding                                                     ; work         ;
;    |Threshold_Estimator:u_Threshold_Estimator|  ; 17 (0)            ; 258 (32)     ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator                                                 ; work         ;
;       |Absolute_Value1:u_Absolute_Value1|       ; 0 (0)             ; 14 (14)      ; 0                 ; 1          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1               ; work         ;
;       |Median2:u_Median2|                       ; 17 (17)           ; 212 (77)     ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2                               ; work         ;
;          |Data_Sorter10:u_Data_Sorter10|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10 ; work         ;
;          |Data_Sorter13:u_Data_Sorter13|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13 ; work         ;
;          |Data_Sorter17:u_Data_Sorter17|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17 ; work         ;
;          |Data_Sorter20:u_Data_Sorter20|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20 ; work         ;
;          |Data_Sorter23:u_Data_Sorter23|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23 ; work         ;
;          |Data_Sorter24:u_Data_Sorter24|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24 ; work         ;
;          |Data_Sorter2:u_Data_Sorter2|          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2   ; work         ;
;          |Data_Sorter3:u_Data_Sorter3|          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3   ; work         ;
;          |Data_Sorter6:u_Data_Sorter6|          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6   ; work         ;
;    |alpha1st_Level_Decomp1:u_1st_Level_Decomp1| ; 51 (18)           ; 795 (606)    ; 0                 ; 10         ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp1:u_1st_Level_Decomp1                                                ; work         ;
;       |HiD_Even_block:u_HiD_Even|               ; 5 (5)             ; 47 (47)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even                      ; work         ;
;       |HiD_Odd_block:u_HiD_Odd|                 ; 5 (5)             ; 56 (56)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd                        ; work         ;
;       |LoD_Even_block:u_LoD_Even|               ; 7 (7)             ; 39 (39)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even                      ; work         ;
;       |LoD_Odd_block:u_LoD_Odd|                 ; 16 (16)           ; 47 (47)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd                        ; work         ;
;    |alpha1st_Level_Decomp:u_1st_Level_Decomp|   ; 41 (1)            ; 365 (176)    ; 0                 ; 10         ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp:u_1st_Level_Decomp                                                  ; work         ;
;       |HiD_Even:u_HiD_Even|                     ; 7 (7)             ; 51 (51)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even                              ; work         ;
;       |HiD_Odd:u_HiD_Odd|                       ; 7 (7)             ; 60 (60)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd                                ; work         ;
;       |LoD_Even:u_LoD_Even|                     ; 8 (8)             ; 34 (34)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even                              ; work         ;
;       |LoD_Odd:u_LoD_Odd|                       ; 18 (18)           ; 44 (44)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd                                ; work         ;
;    |alpha1st_Level_Recon1:u_1st_Level_Recon1|   ; 86 (32)           ; 347 (118)    ; 0                 ; 9          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon1:u_1st_Level_Recon1                                                  ; work         ;
;       |HiR_Even_block:u_HiR_Even|               ; 16 (16)           ; 77 (77)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even                        ; work         ;
;       |HiR_Odd_block:u_HiR_Odd|                 ; 16 (16)           ; 47 (47)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd                          ; work         ;
;       |LoR_Even_block:u_LoR_Even|               ; 16 (16)           ; 78 (78)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even                        ; work         ;
;       |LoR_Odd_block:u_LoR_Odd|                 ; 6 (6)             ; 27 (27)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd                          ; work         ;
;    |alpha1st_Level_Recon:u_1st_Level_Recon|     ; 102 (48)          ; 501 (271)    ; 0                 ; 9          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon:u_1st_Level_Recon                                                    ; work         ;
;       |HiR_Even:u_HiR_Even|                     ; 16 (16)           ; 77 (77)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even                                ; work         ;
;       |HiR_Odd:u_HiR_Odd|                       ; 16 (16)           ; 47 (47)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd                                  ; work         ;
;       |LoR_Even:u_LoR_Even|                     ; 16 (16)           ; 78 (78)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even                                ; work         ;
;       |LoR_Odd:u_LoR_Odd|                       ; 6 (6)             ; 28 (28)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_Algo|alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd                                  ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                  ;
+-----------------------+-------------+---------------------+-------------------+
; Statistic             ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------+-------------+---------------------+-------------------+
; Independent 18x18     ; 44          ; 2.00                ; --                ;
; DSP Block             ; 44          ; --                  ; --                ;
; DSP 18-bit Element    ; 44          ; 2.00                ; --                ;
; Signed Multiplier     ; 11          ; --                  ; --                ;
; Unsigned Multiplier   ; 13          ; --                  ; --                ;
; Mixed Sign Multiplier ; 20          ; --                  ; --                ;
+-----------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[0][5]                   ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[1][5]                   ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[14]                    ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][5]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][6]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][7]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][8]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][9]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][10]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][11]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][12]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][13]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][14]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][15]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][5]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][6]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][7]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][8]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][9]                 ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][10]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][11]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][12]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][13]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][14]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][15]                ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[5..15]               ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][7]                         ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][7]                         ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[7]                           ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[1..9,11..15]                                          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][10]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][11]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][12]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][13]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][14]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][15]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][1]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][2]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][3]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][4]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][5]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][6]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][7]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][8]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0][9]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][10]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][11]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][12]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][13]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][14]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][15]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][1]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][2]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][3]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][4]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][5]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][6]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][7]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][8]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0][9]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[1,2,4..6,8,13]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_3[0..14]                                                   ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Delay3_out1[1..15]                                                  ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][10]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][11]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][12]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][13]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][14]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][15]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][1]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][2]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][3]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][4]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][5]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][6]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][7]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][8]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0][9]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][10]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][11]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][12]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][13]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][14]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][15]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][1]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][2]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][3]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][4]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][5]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][6]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][7]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][8]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0][9]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|kconst_1[1,2,4..6,8,13]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|kconst_3[0..14]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][10]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][11]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][12]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][13]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][14]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][15]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][1]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][2]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][3]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][4]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][5]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][6]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][7]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][8]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][9]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|kconst_1[0..14]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Threshold_Estimator:u_Threshold_Estimator|Length_out1_1[6,7,10,11,13,14]                                  ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[0,1]                                                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|HiD_0_out1_1[1,5,7..9,11..14]        ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|HiD_2_out1_1[1,6,7,9,12..14]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|HiD_1_out1_1[0,3,4,6..8,11,13]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|HiD_3_out1_1[0,6,9,14]                 ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|LoD_0_out1_1[0,6,9,14]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|LoD_2_out1_1[0,3,4,6..8,11,13]       ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|LoD_1_out1_1[0,3..6,9,11,12]           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|LoD_3_out1_1[3..5,7,11]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|kconst_1[0,1,3..7,9,10,13,14]                                  ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|kconst_3[0,1,3..7,9,10,13,14]                                  ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|HiD_0_out1_1[1,5,7..9,11..14]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|HiD_2_out1_1[1,6,7,9,12..14]                 ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|HiD_1_out1_1[0,3,4,6..8,11,13]                 ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|HiD_3_out1_1[0,6,9,14]                         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|LoD_0_out1_1[0,6,9,14]                       ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|LoD_2_out1_1[0,3,4,6..8,11,13]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|LoD_1_out1_1[0,3..6,9,11,12]                   ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|LoD_3_out1_1[3..5,7,11]                        ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|kconst_1[0,1,3..7,9,10,13,14]                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|kconst_3[0,1,3..7,9,10,13,14]                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Constant12_out1_1[0,6,9,14]            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Constant14_out1_1[0,3,4,6..8,11,13]    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Constant13_out1_1[1,6,7,9,12..14]        ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Constant15_out1_1[1,5,7..9,11..14]       ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Constant10_out1_1[0,3..6,9,11,12]      ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Constant8_out1_1[3..5,7,11]            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Constant11_out1_1[0,6,9,14]              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Constant9_out1_1[0,3,4,6..8,11,13]       ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|kconst_1[0,3,4,6..8,11,13]                                       ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Constant12_out1_1[0,6,9,14]                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Constant14_out1_1[0,3,4,6..8,11,13]            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Constant13_out1_1[1,6,7,9,12..14]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Constant15_out1_1[1,5,7..9,11..14]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Constant10_out1_1[0,3..6,9,11,12]              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Constant8_out1_1[3..5,7,11]                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Constant11_out1_1[0,6,9,14]                      ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Constant9_out1_1[0,3,4,6..8,11,13]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; alpha1st_Level_Recon:u_1st_Level_Recon|kconst_1[0,3,4,6..8,11,13]                                         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[3,7,9..12,14,15]                                         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_3[15]                                                      ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; Soft_Thresholding:u_Soft_Thresholding|kconst_1[0,3,7,9..12,14,15]                                         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; Soft_Thresholding:u_Soft_Thresholding|kconst_3[15]                                                        ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|kconst_1[15]                  ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; Threshold_Estimator:u_Threshold_Estimator|Length_out1_1[0..5,8,9,12,15]                                   ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|HiD_0_out1_1[0,2..4,6,10,15]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|HiD_2_out1_1[0,2..5,8,10,11,15]      ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|HiD_1_out1_1[1,2,5,9,10,12,14,15]      ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|HiD_3_out1_1[1..5,7,8,10..13,15]       ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|LoD_0_out1_1[1..5,7,8,10..13,15]     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|LoD_2_out1_1[1,2,5,9,10,12,14,15]    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|LoD_1_out1_1[1,2,7,8,10,13..15]        ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|LoD_3_out1_1[0..2,6,8..10,12..15]      ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|kconst_1[2,8,11,12,15]                                         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|kconst_3[2,8,11,12,15]                                         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|HiD_0_out1_1[0,2..4,6,10,15]                 ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|HiD_2_out1_1[0,2..5,8,10,11,15]              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|HiD_1_out1_1[1,2,5,9,10,12,14,15]              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|HiD_3_out1_1[1..5,7,8,10..13,15]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|LoD_0_out1_1[1..5,7,8,10..13,15]             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|LoD_2_out1_1[1,2,5,9,10,12,14,15]            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|LoD_1_out1_1[1,2,7,8,10,13..15]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|LoD_3_out1_1[0..2,6,8..10,12..15]              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|kconst_1[2,8,11,12,15]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|kconst_3[2,8,11,12,15]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Constant12_out1_1[1..5,7,8,10..13,15]  ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Constant14_out1_1[1,2,5,9,10,12,14,15] ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Constant13_out1_1[0,2..5,8,10,11,15]     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Constant15_out1_1[0,2..4,6,10,15]        ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Constant10_out1_1[1,2,7,8,10,13..15]   ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Constant8_out1_1[0..2,6,8..10,12..15]  ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Constant11_out1_1[1..5,7,8,10..13,15]    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Constant9_out1_1[1,2,5,9,10,12,14,15]    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|kconst_1[1,2,5,9,10,12,14,15]                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Constant12_out1_1[1..5,7,8,10..13,15]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Constant14_out1_1[1,2,5,9,10,12,14,15]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Constant13_out1_1[0,2..5,8,10,11,15]             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Constant15_out1_1[0,2..4,6,10,15]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Constant10_out1_1[1,2,7,8,10,13..15]           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Constant8_out1_1[0..2,6,8..10,12..15]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Constant11_out1_1[1..5,7,8,10..13,15]            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Constant9_out1_1[1,2,5,9,10,12,14,15]            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|kconst_1[1,2,5,9,10,12,14,15]                                      ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[0]                                                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[0]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[0]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[1]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[1]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[2]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[2]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[3]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[3]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[4]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[4]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[5]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[5]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[6]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[6]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[7]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[7]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[8]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[8]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[9]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[9]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[10]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[10]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[11]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[11]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[12]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[12]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[13]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[13]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[14]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[14]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|In_LoR_o_1[15]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|In_LoR_e_1[15]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[0]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[0]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[1]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[1]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[2]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[2]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[3]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[3]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[4]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[4]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[5]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[5]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[6]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[6]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[7]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[7]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[8]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[8]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[9]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[9]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[10]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[10]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[11]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[11]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[12]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[12]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[13]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[13]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[14]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[14]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Rate_Transition_out1[15]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Rate_Transition_out1[15]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[0]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[0]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[1]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[1]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[2]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[2]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[3]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[3]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[4]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[4]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[5]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[5]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[6]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[6]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[7]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[7]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[8]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[8]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[9]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[9]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[10]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[10]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[11]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[11]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[12]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[12]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[13]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[13]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[14]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[14]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|In_HiR_o_1[15]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|In_HiR_e_1[15]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[0]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[0]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[1]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[1]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[2]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[2]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[3]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[3]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[4]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[4]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[5]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[5]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[6]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[6]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[7]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[7]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[8]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[8]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[9]                  ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[9]                ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[10]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[10]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[11]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[11]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[12]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[12]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[13]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[13]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[14]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[14]               ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Rate_Transition_out1[15]                 ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Rate_Transition_out1[15]               ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[0]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[0]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[1]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[1]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[2]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[2]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[3]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[3]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[4]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[4]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[5]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[5]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[6]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[6]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[7]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[7]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[8]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[8]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[9]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[9]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[10]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[10]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[11]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[11]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[12]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[12]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[13]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[13]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[14]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[14]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|In_HiR_o_1[15]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|In_HiR_e_1[15]                                 ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][11]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][12]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][13]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][14]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][15]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][1]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][2]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][3]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][4]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][5]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][6]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][7]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][8]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][9]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][10]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][11]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][12]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][13]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][14]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][15]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][1]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][2]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][3]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][4]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][5]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][6]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][7]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][8]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2][9]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][11]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][12]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][13]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][14]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][15]                                           ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][1]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][2]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][3]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][4]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][5]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][6]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][7]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][8]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][9]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][10]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][11]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][12]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][13]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][14]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][15]                                            ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][1]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][2]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][3]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][4]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][5]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][6]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][7]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][8]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1][9]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][10]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][11]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][12]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][13]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][14]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][15]                                             ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][1]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][2]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][3]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][4]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][5]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][6]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][7]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][8]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1][9]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][10]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][11]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][12]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][13]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][14]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][15]                                              ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][1]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][2]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][3]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][4]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][5]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][6]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][7]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][8]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1][9]                                               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][10]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][11]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][12]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][13]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][14]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][15]         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][1]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][2]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][3]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][4]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][5]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][6]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][7]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][8]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][9]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ;
; Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[4..9,11..15]                                           ; Merged with Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[10]                                                    ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[0]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[1]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[2]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[3]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[4]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[5]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[6]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[7]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[8]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[9]                                                     ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[10]                                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]                                                  ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[11]                                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]                                                  ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[12]                                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]                                                  ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[13]                                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]                                                  ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[14]                                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]                                                  ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold1_1[15]                                                    ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]                                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[0]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[0]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[1]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[1]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[2]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[2]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[3]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[3]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[4]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[4]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[5]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[5]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[6]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[6]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[7]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[7]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[8]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[8]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[9]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[9]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[10]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[10]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[11]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[11]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[12]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[12]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[13]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[13]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[14]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[14]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|In_LoR_o_1[15]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|In_LoR_e_1[15]                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[14]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][14]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[13]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][13]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[12]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][12]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[11]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][11]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[10]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][10]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[9]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][9]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[8]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][8]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[7]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][7]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[6]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][6]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[5]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][5]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[4]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][4]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[3]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][3]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[2]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][2]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[1]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][1]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_2[0]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][0]                                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[0]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[0]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[1]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[1]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[2]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[2]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[3]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[3]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[4]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[4]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[5]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[5]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[6]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[6]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[7]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[7]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[8]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[8]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[9]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[9]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[10]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[10]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[11]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[11]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[12]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[12]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[13]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[13]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[14]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[14]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Rate_Transition_out1[15]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Rate_Transition_out1[15]                       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[15]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[14]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][14]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[13]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][13]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[12]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][12]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[11]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][11]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[10]               ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][10]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[9]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][9]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[8]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][8]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[7]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][7]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[6]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][6]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[5]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][5]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[4]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][4]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[3]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][3]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[2]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][2]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[1]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][1]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Signal_w4_1[0]                ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][0]                                                 ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[15]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[15]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[14]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[14]   ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[0]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[0]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]                          ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[15]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[15]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[14]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[14]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[13]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[13]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[12]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[12]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[11]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[11]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[10]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[10]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[9]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[9]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[8]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[8]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[7]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[7]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[6]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[6]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[5]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[5]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[4]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[4]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[3]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[3]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[2]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[2]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[1]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[1]    ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[0]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[0]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]                ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[15]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[15]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[14]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[14]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[13]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[13]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[12]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[12]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[11]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[11]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[10]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[10]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[9]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[9]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[8]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[8]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[7]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[7]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[6]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[6]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[5]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[5]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[4]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[4]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[3]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[3]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[2]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[2]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[1]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[1]    ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[6,7]                         ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[5]                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[0]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[1]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[2]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[3]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[4]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[5]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[6]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[7]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[8]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[9]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[10]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[11]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[12]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[13]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[14]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|In_LoD_e_1[15]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[0]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[1]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[2]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[3]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[4]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[5]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[6]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[7]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[8]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[9]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[10]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[11]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[12]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[13]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[14]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|In_LoD_o_1[15]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[0]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[1]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[2]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[3]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[4]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[5]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[6]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[7]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[8]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[9]                      ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]                      ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[10]                     ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]                     ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[11]                     ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]                     ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[12]                     ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]                     ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[13]                     ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]                     ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[14]                     ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]                     ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Rate_Transition_out1[15]                     ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]                     ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[0]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[1]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[2]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[3]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[4]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[5]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[6]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[7]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[8]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[9]                        ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]                        ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[10]                       ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[11]                       ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[12]                       ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[13]                       ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[14]                       ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Rate_Transition_out1[15]                       ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][6]                         ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][5]                         ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][6]                           ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][5]                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][6]                         ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][5]                         ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][6]                           ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][5]                           ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[0]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[0]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[1]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[1]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[2]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[2]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[3]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[3]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[4]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[4]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[5]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[5]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[6]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[6]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[7]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[7]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[8]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[8]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[9]                          ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[9]                        ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[10]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[10]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[11]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[11]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[12]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[12]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[13]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[13]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[14]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[14]                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Rate_Transition_out1[15]                         ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Rate_Transition_out1[15]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[4..9,11..15]                                         ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[10]                                                  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[13]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[13]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[12]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[12]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[11]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[11]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[10]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[10]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[9]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[9]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[8]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[8]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[7]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[7]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[6]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[6]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[5]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[5]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[4]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[4]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[3]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[3]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[2]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[2]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[1]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[1]    ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[1]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[2]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[3]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[4]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[5]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[6]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[7]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[8]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[9]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[10]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[11]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[12]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[13]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[14]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|In_LoD_o_1[15]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]                         ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[1]  ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[1]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[2]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[3]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[4]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[5]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[6]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[7]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[8]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[9]                ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]                ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[10]               ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]               ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[11]               ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]               ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[12]               ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]               ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[13]               ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]               ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[14]               ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]               ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Rate_Transition_out1[15]               ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]               ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[1]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[1]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[1]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[1]  ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[1]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[2]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[3]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[4]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[5]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[6]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[7]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[8]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[9]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[10]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[11]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[12]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[13]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[14]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|In_LoD_e_1[15]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[1]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[2]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[3]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[4]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[5]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[6]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[7]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[8]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[9]              ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]              ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[10]             ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[11]             ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[12]             ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[13]             ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[14]             ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Rate_Transition_out1[15]             ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]             ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1[10]                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][9]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][8]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][7]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][6]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][5]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][4]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][3]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][2]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][1]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][0]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][9]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][8]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][7]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][6]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][5]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][4]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][3]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][2]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][1]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][0]                                                 ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][11]                                              ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][10]                                              ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][9]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][8]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][7]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][6]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][5]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][4]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][3]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][2]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][1]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][0]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][11]                                              ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][10]                                              ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][9]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][8]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][7]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][6]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][5]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][4]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][3]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][2]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][1]                                               ; Lost fanout                                                                                                           ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][0]                                               ; Lost fanout                                                                                                           ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[1][0]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][15]                                                ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|delayMatch_reg[0][0]          ; Merged with Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]                                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][1]                         ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][1]                         ; Lost fanout                                                                                                           ;
; Total Number of Removed Registers = 1453                                                                  ;                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                       ;
+-----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1][10]                   ; Stuck at GND              ; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2][10]                    ;
;                                                                                   ; due to stuck port data_in ;                                                                                   ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][9]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][9]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][8]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][8]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][7]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][7]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][6]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][6]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][5]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][5]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][4]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][4]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][3]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][3]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][2]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][2]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][1]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][1]                         ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][0]                         ; Lost Fanouts              ; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][0]                         ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][11]                      ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][11]                      ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][10]                      ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][10]                      ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][9]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][9]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][8]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][8]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][7]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][7]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][6]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][6]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][5]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][5]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][4]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][4]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][3]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][3]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][2]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][2]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][1]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][1]                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][0]                       ; Lost Fanouts              ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][0]                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][1] ; Lost Fanouts              ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][1] ;
+-----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3773  ;
; Number of registers using Synchronous Clear  ; 3767  ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3769  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 3515 bits ; 7030 LEs      ; 0 LEs                ; 7030 LEs               ; Yes        ; |DWT_Algo|alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[0]                     ;
; 3:1                ; 144 bits  ; 288 LEs       ; 0 LEs                ; 288 LEs                ; Yes        ; |DWT_Algo|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|RT_out1[0]                       ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |DWT_Algo|alpha1st_Level_Decomp:u_1st_Level_Decomp|Downsample4_out1[7]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DWT_Algo|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Downsample2_ds_out[0]            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DWT_Algo|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay8_out1[10] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DWT_Algo|DWT_Algo_tc:u_DWT_Algo_tc|count30[4]                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DWT_Algo|Soft_Thresholding:u_Soft_Thresholding|Threshold_Switch2_out1_1[4]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DWT_Algo|Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1_1[9]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even"                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoR_e[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd"                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd"                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_o[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even"                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_e[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd"                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_o[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even"                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_e[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24"  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; High_Data[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Low_Data[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd"                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd"                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiD_o[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even"                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiD_e[15..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd"                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even"                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_e[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even"                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiD_e[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Apr 15 19:17:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DWT_Algo -c DWT_Algo
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 54 design units, including 54 entities, in source file dwt_algo.v
    Info (12023): Found entity 1: DWT_Algo
    Info (12023): Found entity 2: DWT_Algo_tc
    Info (12023): Found entity 3: db2_level2_final_hdl_2
    Info (12023): Found entity 4: HiD_Even
    Info (12023): Found entity 5: HiD_Odd
    Info (12023): Found entity 6: LoD_Even
    Info (12023): Found entity 7: LoD_Odd
    Info (12023): Found entity 8: alpha1st_Level_Decomp
    Info (12023): Found entity 9: HiD_Even_block
    Info (12023): Found entity 10: HiD_Odd_block
    Info (12023): Found entity 11: LoD_Even_block
    Info (12023): Found entity 12: LoD_Odd_block
    Info (12023): Found entity 13: alpha1st_Level_Decomp1
    Info (12023): Found entity 14: HiR_Even
    Info (12023): Found entity 15: HiR_Odd
    Info (12023): Found entity 16: LoR_Even
    Info (12023): Found entity 17: LoR_Odd
    Info (12023): Found entity 18: alpha1st_Level_Recon
    Info (12023): Found entity 19: HiR_Even_block
    Info (12023): Found entity 20: HiR_Odd_block
    Info (12023): Found entity 21: LoR_Even_block
    Info (12023): Found entity 22: LoR_Odd_block
    Info (12023): Found entity 23: alpha1st_Level_Recon1
    Info (12023): Found entity 24: Soft_Thresholding
    Info (12023): Found entity 25: Soft_Thresholding1
    Info (12023): Found entity 26: Absolute_Value1
    Info (12023): Found entity 27: Data_Sorter1
    Info (12023): Found entity 28: Data_Sorter2
    Info (12023): Found entity 29: Data_Sorter3
    Info (12023): Found entity 30: Data_Sorter4
    Info (12023): Found entity 31: Data_Sorter5
    Info (12023): Found entity 32: Data_Sorter6
    Info (12023): Found entity 33: Data_Sorter7
    Info (12023): Found entity 34: Data_Sorter8
    Info (12023): Found entity 35: Data_Sorter9
    Info (12023): Found entity 36: Data_Sorter10
    Info (12023): Found entity 37: Data_Sorter11
    Info (12023): Found entity 38: Data_Sorter12
    Info (12023): Found entity 39: Data_Sorter13
    Info (12023): Found entity 40: Data_Sorter14
    Info (12023): Found entity 41: Data_Sorter15
    Info (12023): Found entity 42: Data_Sorter16
    Info (12023): Found entity 43: Data_Sorter17
    Info (12023): Found entity 44: Data_Sorter18
    Info (12023): Found entity 45: Data_Sorter19
    Info (12023): Found entity 46: Data_Sorter20
    Info (12023): Found entity 47: Data_Sorter21
    Info (12023): Found entity 48: Data_Sorter22
    Info (12023): Found entity 49: Data_Sorter23
    Info (12023): Found entity 50: Data_Sorter24
    Info (12023): Found entity 51: Median2
    Info (12023): Found entity 52: Threshold_Estimator
    Info (12023): Found entity 53: db2_level2_final_hdl_2_tc
    Info (12023): Found entity 54: DWT_Algo_tb
Info (12127): Elaborating entity "DWT_Algo" for the top level hierarchy
Info (12128): Elaborating entity "DWT_Algo_tc" for hierarchy "DWT_Algo_tc:u_DWT_Algo_tc"
Info (12128): Elaborating entity "alpha1st_Level_Decomp" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp"
Info (12128): Elaborating entity "HiD_Even" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even"
Info (12128): Elaborating entity "HiD_Odd" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd"
Info (12128): Elaborating entity "LoD_Even" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even"
Info (12128): Elaborating entity "LoD_Odd" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd"
Info (12128): Elaborating entity "alpha1st_Level_Decomp1" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1"
Info (12128): Elaborating entity "HiD_Even_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even"
Info (12128): Elaborating entity "HiD_Odd_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd"
Info (12128): Elaborating entity "LoD_Even_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even"
Info (12128): Elaborating entity "LoD_Odd_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd"
Info (12128): Elaborating entity "Threshold_Estimator" for hierarchy "Threshold_Estimator:u_Threshold_Estimator"
Info (12128): Elaborating entity "Absolute_Value1" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1"
Info (12128): Elaborating entity "Median2" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2"
Info (12128): Elaborating entity "Data_Sorter1" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter1:u_Data_Sorter1"
Info (12128): Elaborating entity "Data_Sorter2" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2"
Info (12128): Elaborating entity "Data_Sorter5" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter5:u_Data_Sorter5"
Info (12128): Elaborating entity "Data_Sorter8" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter8:u_Data_Sorter8"
Info (12128): Elaborating entity "Data_Sorter3" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3"
Info (12128): Elaborating entity "Data_Sorter6" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6"
Info (12128): Elaborating entity "Data_Sorter9" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9"
Info (12128): Elaborating entity "Data_Sorter12" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter12:u_Data_Sorter12"
Info (12128): Elaborating entity "Data_Sorter15" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter15:u_Data_Sorter15"
Info (12128): Elaborating entity "Data_Sorter4" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter4:u_Data_Sorter4"
Info (12128): Elaborating entity "Data_Sorter7" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter7:u_Data_Sorter7"
Info (12128): Elaborating entity "Data_Sorter10" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10"
Info (12128): Elaborating entity "Data_Sorter13" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13"
Info (12128): Elaborating entity "Data_Sorter16" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16"
Info (12128): Elaborating entity "Data_Sorter19" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter19:u_Data_Sorter19"
Info (12128): Elaborating entity "Data_Sorter11" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter11:u_Data_Sorter11"
Info (12128): Elaborating entity "Data_Sorter14" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter14:u_Data_Sorter14"
Info (12128): Elaborating entity "Data_Sorter17" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17"
Info (12128): Elaborating entity "Data_Sorter20" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20"
Info (12128): Elaborating entity "Data_Sorter22" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22"
Info (12128): Elaborating entity "Data_Sorter18" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter18:u_Data_Sorter18"
Info (12128): Elaborating entity "Data_Sorter21" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter21:u_Data_Sorter21"
Info (12128): Elaborating entity "Data_Sorter23" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23"
Info (12128): Elaborating entity "Data_Sorter24" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24"
Info (12128): Elaborating entity "Soft_Thresholding" for hierarchy "Soft_Thresholding:u_Soft_Thresholding"
Warning (10036): Verilog HDL or VHDL warning at DWT_Algo.v(4052): object "Threshold_Switch1_out1_1" assigned a value but never read
Info (12128): Elaborating entity "Soft_Thresholding1" for hierarchy "Soft_Thresholding1:u_Soft_Thresholding1"
Warning (10036): Verilog HDL or VHDL warning at DWT_Algo.v(4946): object "Threshold_Switch1_out1_1" assigned a value but never read
Info (12128): Elaborating entity "alpha1st_Level_Recon" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon"
Info (12128): Elaborating entity "HiR_Even" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even"
Info (12128): Elaborating entity "LoR_Even" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even"
Info (12128): Elaborating entity "HiR_Odd" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd"
Info (12128): Elaborating entity "LoR_Odd" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd"
Info (12128): Elaborating entity "alpha1st_Level_Recon1" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1"
Info (12128): Elaborating entity "HiR_Even_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even"
Info (12128): Elaborating entity "HiR_Odd_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd"
Info (12128): Elaborating entity "LoR_Odd_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd"
Info (12128): Elaborating entity "LoR_Even_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 85 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/hp/Desktop/ALTERA CAPSTONE/FINAL ARCHI HDL/FINAL_DB2/output_files/DWT_Algo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4024 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 3944 logic cells
    Info (21062): Implemented 44 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4738 megabytes
    Info: Processing ended: Mon Apr 15 19:17:43 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hp/Desktop/ALTERA CAPSTONE/FINAL ARCHI HDL/FINAL_DB2/output_files/DWT_Algo.map.smsg.


