/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [16:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  reg [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [21:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_2z[7] ? celloutsig_1_0z : celloutsig_1_2z[16];
  assign celloutsig_0_18z = celloutsig_0_5z ? celloutsig_0_4z[7] : celloutsig_0_1z[4];
  assign celloutsig_0_12z = ~celloutsig_0_4z[2];
  assign celloutsig_1_13z = in_data[97] | ~(celloutsig_1_0z);
  assign celloutsig_0_20z = celloutsig_0_0z[15] | ~(celloutsig_0_4z[7]);
  assign celloutsig_0_24z = celloutsig_0_9z[4] | ~(celloutsig_0_4z[6]);
  assign celloutsig_0_30z = celloutsig_0_28z | ~(celloutsig_0_27z);
  assign celloutsig_0_33z = celloutsig_0_19z | ~(celloutsig_0_2z);
  assign celloutsig_0_42z = celloutsig_0_24z | celloutsig_0_33z;
  assign celloutsig_0_27z = celloutsig_0_16z | celloutsig_0_23z[3];
  assign celloutsig_1_0z = ~(in_data[175] ^ in_data[127]);
  assign celloutsig_1_10z = ~(celloutsig_1_1z[2] ^ celloutsig_1_7z);
  assign celloutsig_0_28z = ~(celloutsig_0_24z ^ celloutsig_0_16z);
  assign celloutsig_1_3z = celloutsig_1_2z[11:4] === { celloutsig_1_2z[16:11], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_34z = celloutsig_0_26z[11:2] === { celloutsig_0_0z[7:1], celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_10z };
  assign celloutsig_1_4z = { in_data[130:128], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } || { in_data[182:178], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[110:102] || { celloutsig_1_2z[7:5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z[13:8], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z } || { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_0z[8:6], celloutsig_0_10z } || in_data[91:88];
  assign celloutsig_0_2z = in_data[70:62] || in_data[19:11];
  assign celloutsig_0_35z = { celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_28z } || celloutsig_0_23z[6:3];
  assign celloutsig_0_38z = { celloutsig_0_36z[7:6], celloutsig_0_34z } || { celloutsig_0_1z[5], celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_1_2z = - in_data[152:134];
  assign celloutsig_0_1z = - { celloutsig_0_0z[13], celloutsig_0_0z };
  assign celloutsig_0_23z = - { celloutsig_0_4z[7:1], celloutsig_0_5z };
  assign celloutsig_0_4z = ~ { celloutsig_0_0z[12:7], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_9z = ~ { celloutsig_0_4z[4:1], celloutsig_0_6z };
  assign celloutsig_0_3z = & celloutsig_0_0z[4:0];
  assign celloutsig_0_5z = & { celloutsig_0_2z, celloutsig_0_1z[13:9] };
  assign celloutsig_1_19z = & { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_9z[15], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_4z & celloutsig_1_1z[1];
  assign celloutsig_0_22z = | { celloutsig_0_12z, celloutsig_0_7z[7], celloutsig_0_5z };
  assign celloutsig_0_25z = | celloutsig_0_9z[4:2];
  assign celloutsig_0_32z = | { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z[3:2] };
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_13z = ~^ { in_data[57:25], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_8z = ^ { celloutsig_1_2z[9:1], celloutsig_1_5z };
  assign celloutsig_0_6z = ^ in_data[84:71];
  assign celloutsig_0_10z = ^ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_16z = ^ { celloutsig_0_9z[4:1], celloutsig_0_4z[2] };
  assign celloutsig_1_1z = in_data[157:155] >> in_data[116:114];
  assign celloutsig_0_26z = { in_data[28:24], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_3z } >> { in_data[63:58], celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_0_36z = { celloutsig_0_0z[15:1], celloutsig_0_22z, celloutsig_0_19z } >> { celloutsig_0_0z[11:2], celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_41z = ~((celloutsig_0_24z & celloutsig_0_34z) | celloutsig_0_38z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z & celloutsig_0_6z) | celloutsig_0_9z[2]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 16'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[85:70];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 22'h000000;
    else if (clkin_data[0]) celloutsig_1_9z = { in_data[115:108], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_18z = { in_data[167:158], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 15'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = { celloutsig_0_1z[15:2], celloutsig_0_2z };
  assign { out_data[142:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
