##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CSYNC_IN(0)_PAD
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for Clock_3
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.6::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CSYNC_IN(0)_PAD  | Frequency: 91.23 MHz  | Target: 100.00 MHz  | 
Clock: Clock_1          | Frequency: 63.47 MHz  | Target: 1.00 MHz    | 
Clock: Clock_2          | Frequency: 46.75 MHz  | Target: 24.00 MHz   | 
Clock: Clock_3          | Frequency: 62.69 MHz  | Target: 0.01 MHz    | 
Clock: CyBUS_CLK        | Frequency: 60.63 MHz  | Target: 24.00 MHz   | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz   | 
Clock: UART_IntClock    | Frequency: 48.13 MHz  | Target: 0.92 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CSYNC_IN(0)_PAD  CSYNC_IN(0)_PAD  10000            -962        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          1e+006           984246      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          41666.7          20275       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+008           99984047    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          25173       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1062555     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
HE(0)_PAD        22574         Clock_3:R          
VSYNC_IN(0)_PAD  6061          CSYNC_IN(0)_PAD:R  


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
DEBUG_2(0)_PAD  34627         Clock_2:R          
DEBUG_3(0)_PAD  27397         Clock_2:R          
DEBUG_4(0)_PAD  35665         CyBUS_CLK:R        
DEBUG_4(0)_PAD  25563         Clock_2:R          
DEBUG_6(0)_PAD  34629         CSYNC_IN(0)_PAD:R  
DEBUG_6(0)_PAD  34629         CSYNC_IN(0)_PAD:F  
SERVO(0)_PAD    23839         Clock_1:R          
Tx_1(0)_PAD     29896         UART_IntClock:R    
motor(0)_PAD    25088         Clock_3:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
VSYNC_IN(0)_PAD     DEBUG_1(0)_PAD           34495  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CSYNC_IN(0)_PAD
*********************************************
Clock: CSYNC_IN(0)_PAD
Frequency: 91.23 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : -962p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        7452
-------------------------------------   ----- 
End-of-path arrival time (ps)           22833
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  16632   -962  RISE       1
Net_5962_7/main_2  macrocell45   6202  22833   -962  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.47 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2894   6394  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11524  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11524  984246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 46.75 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17161
-------------------------------------   ----- 
End-of-path arrival time (ps)           17161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20275  RISE       1
Net_3791/main_6                                 macrocell15      3624   4644  20275  RISE       1
Net_3791/q                                      macrocell15      3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   4037  12031  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  17161  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  17161  20275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 62.69 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3093   6593  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11723  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11723  99984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.63 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25173p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13024
-------------------------------------   ----- 
End-of-path arrival time (ps)           13024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  25173  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      5232   7365  25173  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10715  25173  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  13024  25173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 48.13 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062555p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell8    7145   8395  1062555  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  11745  1062555  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3673  15419  1062555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25173p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13024
-------------------------------------   ----- 
End-of-path arrival time (ps)           13024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  25173  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      5232   7365  25173  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10715  25173  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  13024  25173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17161
-------------------------------------   ----- 
End-of-path arrival time (ps)           17161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20275  RISE       1
Net_3791/main_6                                 macrocell15      3624   4644  20275  RISE       1
Net_3791/q                                      macrocell15      3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   4037  12031  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  17161  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  17161  20275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2894   6394  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11524  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11524  984246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062555p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell8    7145   8395  1062555  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  11745  1062555  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3673  15419  1062555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3093   6593  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11723  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11723  99984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : -962p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        7452
-------------------------------------   ----- 
End-of-path arrival time (ps)           22833
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  16632   -962  RISE       1
Net_5962_7/main_2  macrocell45   6202  22833   -962  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : -962p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        7452
-------------------------------------   ----- 
End-of-path arrival time (ps)           22833
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  16632   -962  RISE       1
Net_5962_7/main_2  macrocell45   6202  22833   -962  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_6/main_1
Capture Clock  : Net_5962_6/clock_0
Path slack     : -962p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        7452
-------------------------------------   ----- 
End-of-path arrival time (ps)           22833
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  16632   -962  RISE       1
Net_5962_6/main_1  macrocell46   6202  22833   -962  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_4/main_5
Capture Clock  : Net_5962_4/clock_0
Path slack     : -641p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        6066
-------------------------------------   ----- 
End-of-path arrival time (ps)           21444
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_4/main_5  macrocell48   4816  21444   -641  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_3/main_4
Capture Clock  : Net_5962_3/clock_0
Path slack     : -641p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        6066
-------------------------------------   ----- 
End-of-path arrival time (ps)           21444
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_3/main_4  macrocell49   4816  21444   -641  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_4/main_4
Capture Clock  : Net_5962_4/clock_0
Path slack     : -219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        5640
-------------------------------------   ----- 
End-of-path arrival time (ps)           21022
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  16632   -219  RISE       1
Net_5962_4/main_4  macrocell48   4390  21022   -219  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_3/main_3
Capture Clock  : Net_5962_3/clock_0
Path slack     : -219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        5640
-------------------------------------   ----- 
End-of-path arrival time (ps)           21022
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  16632   -219  RISE       1
Net_5962_3/main_3  macrocell49   4390  21022   -219  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_4/main_3
Capture Clock  : Net_5962_4/clock_0
Path slack     : -147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        5568
-------------------------------------   ----- 
End-of-path arrival time (ps)           20950
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  16632   -147  RISE       1
Net_5962_4/main_3  macrocell48   4318  20950   -147  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_3/main_2
Capture Clock  : Net_5962_3/clock_0
Path slack     : -147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        5568
-------------------------------------   ----- 
End-of-path arrival time (ps)           20950
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  16632   -147  RISE       1
Net_5962_3/main_2  macrocell49   4318  20950   -147  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_7/main_3
Capture Clock  : Net_5962_7/clock_0
Path slack     : 819p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        5671
-------------------------------------   ----- 
End-of-path arrival time (ps)           21053
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  16632    819  RISE       1
Net_5962_7/main_3  macrocell45   4421  21053    819  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_6/main_2
Capture Clock  : Net_5962_6/clock_0
Path slack     : 819p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        5671
-------------------------------------   ----- 
End-of-path arrival time (ps)           21053
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  16632    819  RISE       1
Net_5962_6/main_2  macrocell46   4421  21053    819  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_5/main_1
Capture Clock  : Net_5962_5/clock_0
Path slack     : 833p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        5657
-------------------------------------   ----- 
End-of-path arrival time (ps)           21038
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  16632    819  RISE       1
Net_5962_5/main_1  macrocell47   4407  21038    833  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_0/main_1
Capture Clock  : Net_5962_0/clock_0
Path slack     : 2152p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15378
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21868

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        4338
-------------------------------------   ----- 
End-of-path arrival time (ps)           19716
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_0/main_1  macrocell52   3088  19716   2152  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_5/main_6
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2153p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        4341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19719
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_5/main_6  macrocell47   3091  19719   2153  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_1/main_2
Capture Clock  : Net_5962_1/clock_0
Path slack     : 2153p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        4341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19719
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_1/main_2  macrocell51   3091  19719   2153  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_7/main_8
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2275p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        4219
-------------------------------------   ----- 
End-of-path arrival time (ps)           19597
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_7/main_8  macrocell45   2969  19597   2275  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_6/main_7
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2275p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        4219
-------------------------------------   ----- 
End-of-path arrival time (ps)           19597
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_6/main_7  macrocell46   2969  19597   2275  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_2/main_3
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2275p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15378
+ Data path delay                        4219
-------------------------------------   ----- 
End-of-path arrival time (ps)           19597
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   7990  15378  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  16628   -641  RISE       1
Net_5962_2/main_3  macrocell50   2969  19597   2275  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_4/main_2
Capture Clock  : Net_5962_4/clock_0
Path slack     : 2279p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        4211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18524
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15563   2279  RISE       1
Net_5962_4/main_2  macrocell48   2961  18524   2279  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_3/main_1
Capture Clock  : Net_5962_3/clock_0
Path slack     : 2279p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        4211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18524
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15563   2279  RISE       1
Net_5962_3/main_1  macrocell49   2961  18524   2279  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_7/main_5
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2420p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        5138
-------------------------------------   ----- 
End-of-path arrival time (ps)           19451
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15563   2279  RISE       1
Net_5962_7/main_5  macrocell45   3888  19451   2420  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_6/main_4
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2420p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        5138
-------------------------------------   ----- 
End-of-path arrival time (ps)           19451
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15563   2279  RISE       1
Net_5962_6/main_4  macrocell46   3888  19451   2420  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_5/main_4
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        4029
-------------------------------------   ----- 
End-of-path arrival time (ps)           19411
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  16632   -147  RISE       1
Net_5962_5/main_4  macrocell47   2779  19411   2461  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_7/main_6
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           19402
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  16632   -147  RISE       1
Net_5962_7/main_6  macrocell45   2771  19402   2469  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_6/main_5
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           19402
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  16632   -147  RISE       1
Net_5962_6/main_5  macrocell46   2771  19402   2469  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_2/main_1
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           19402
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  16632   -147  RISE       1
Net_5962_2/main_1  macrocell50   2771  19402   2469  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_5/main_3
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2597p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        4962
-------------------------------------   ----- 
End-of-path arrival time (ps)           19275
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15563   2279  RISE       1
Net_5962_5/main_3  macrocell47   3712  19275   2597  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_4/main_1
Capture Clock  : Net_5962_4/clock_0
Path slack     : 2611p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14313
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20803

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        3879
-------------------------------------   ----- 
End-of-path arrival time (ps)           18192
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15563   2611  RISE       1
Net_5962_4/main_1  macrocell48   2629  18192   2611  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_7/q
Path End       : Net_5962_7/main_1
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           19238
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_7/q       macrocell45   1250  16632   2633  RISE       1
Net_5962_7/main_1  macrocell45   2607  19238   2633  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_7/main_7
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  16632   -219  RISE       1
Net_5962_7/main_7  macrocell45   2593  19225   2647  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_6/main_6
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  16632   -219  RISE       1
Net_5962_6/main_6  macrocell46   2593  19225   2647  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_2/main_2
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  16632   -219  RISE       1
Net_5962_2/main_2  macrocell50   2593  19225   2647  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   7994  15382  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_5/main_5
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  16632   -219  RISE       1
Net_5962_5/main_5  macrocell47   2593  19225   2647  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_1/main_1
Capture Clock  : Net_5962_1/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      15382
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  16632   -219  RISE       1
Net_5962_1/main_1  macrocell51   2593  19225   2647  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   7994  15382  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_7/main_4
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2754p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        4805
-------------------------------------   ----- 
End-of-path arrival time (ps)           19118
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15563   2611  RISE       1
Net_5962_7/main_4  macrocell45   3555  19118   2754  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   7994  15382  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_6/main_3
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2754p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        4805
-------------------------------------   ----- 
End-of-path arrival time (ps)           19118
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15563   2611  RISE       1
Net_5962_6/main_3  macrocell46   3555  19118   2754  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   7994  15382  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_5/main_2
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2900p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15382
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 21872

Launch Clock Arrival Time                       0
+ Clock path delay                      14313
+ Data path delay                        4659
-------------------------------------   ----- 
End-of-path arrival time (ps)           18972
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6925  14313  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15563   2611  RISE       1
Net_5962_5/main_2  macrocell47   3409  18972   2900  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   7994  15382  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17161
-------------------------------------   ----- 
End-of-path arrival time (ps)           17161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20275  RISE       1
Net_3791/main_6                                 macrocell15      3624   4644  20275  RISE       1
Net_3791/q                                      macrocell15      3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   4037  12031  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  17161  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  17161  20275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 20418p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17739
-------------------------------------   ----- 
End-of-path arrival time (ps)           17739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                  macrocell44   1250   1250  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0  macrocell13   5713   6963  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q       macrocell13   3350  10313  20418  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_2   macrocell56   7426  17739  20418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 20812p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17725
-------------------------------------   ----- 
End-of-path arrival time (ps)           17725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13      5713   6963  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  10313  20418  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell10   7411  17725  20812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21491p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17046
-------------------------------------   ----- 
End-of-path arrival time (ps)           17046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13      5713   6963  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  10313  20418  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell11   6732  17046  21491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 22751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15405
-------------------------------------   ----- 
End-of-path arrival time (ps)           15405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13   5713   6963  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13   3350  10313  20418  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell55   5092  15405  22751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 22801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15356
-------------------------------------   ----- 
End-of-path arrival time (ps)           15356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13   5713   6963  20418  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13   3350  10313  20418  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell54   5043  15356  22801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23575p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12031
-------------------------------------   ----- 
End-of-path arrival time (ps)           12031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20275  RISE       1
Net_3791/main_6                                 macrocell15      3624   4644  20275  RISE       1
Net_3791/q                                      macrocell15      3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   4037  12031  23575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24202p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11404
-------------------------------------   ----- 
End-of-path arrival time (ps)           11404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                    synccell         1020   1020  20275  RISE       1
Net_3791/main_6                                 macrocell15      3624   4644  20275  RISE       1
Net_3791/q                                      macrocell15      3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell11   3410  11404  24202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25173p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13024
-------------------------------------   ----- 
End-of-path arrival time (ps)           13024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  25173  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      5232   7365  25173  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10715  25173  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  13024  25173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25197p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12960
-------------------------------------   ----- 
End-of-path arrival time (ps)           12960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                  synccell      1020   1020  20275  RISE       1
Net_3791/main_6                               macrocell15   3624   4644  20275  RISE       1
Net_3791/q                                    macrocell15   3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell54   4966  12960  25197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15461
-------------------------------------   ----- 
End-of-path arrival time (ps)           15461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  25706  RISE       1
\VID_TIMER:TimerUDB:status_tc\/main_1         macrocell14      2323   5823  25706  RISE       1
\VID_TIMER:TimerUDB:status_tc\/q              macrocell14      3350   9173  25706  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     6288  15461  25706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out                  synccell      1020   1020  20275  RISE       1
Net_3791/main_6                               macrocell15   3624   4644  20275  RISE       1
Net_3791/q                                    macrocell15   3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell55   4046  12040  26117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26734p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out               synccell      1020   1020  20275  RISE       1
Net_3791/main_6                            macrocell15   3624   4644  20275  RISE       1
Net_3791/q                                 macrocell15   3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell56   3429  11423  26734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[6]:INST\/out
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26825p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[6]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[6]:INST\/out              synccell       1020   1020  20275  RISE       1
Net_3791/main_6                           macrocell15    3624   4644  20275  RISE       1
Net_3791/q                                macrocell15    3350   7994  20275  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell6   6848  14842  26825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GLITCHFILTER:genblk2:Counter0:DP:u0\/clock
Path slack     : 27740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7867
-------------------------------------   ---- 
End-of-path arrival time (ps)           7867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3980/q                                       macrocell44     1250   1250  20418  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell9   6617   7867  27740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 29512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2595   6095  29512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  25706  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   2593   6093  29514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_3980/main_1
Capture Clock  : Net_3980/clock_0
Path slack     : 29630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb  datapathcell9   2290   2290  29630  RISE       1
Net_3980/main_1                                macrocell44     6237   8527  29630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  25173  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell36   6155   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  25173  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell37   6155   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  25173  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell38   6155   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 30627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                macrocell44   1250   1250  20418  RISE       1
\VID_TIMER:TimerUDB:capture_last\/main_0  macrocell53   6280   7530  30627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capture_last\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30768p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2133   2133  25173  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell30   5256   7389  30768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30768p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4       2133   2133  25173  RISE       1
\UART:BUART:rx_last\/main_0  macrocell39   5256   7389  30768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2133   2133  25173  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell33   5232   7365  30792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  22353  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell11   2949   4159  31448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  22353  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   2945   4155  31452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : Net_3980/main_2
Capture Clock  : Net_3980/clock_0
Path slack     : 33104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3980/q       macrocell44   1250   1250  20418  RISE       1
Net_3980/main_2  macrocell44   3803   5053  33104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33217p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  33217  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_5  macrocell54   3689   4939  33217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33229p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33229  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_0             macrocell54    3718   4928  33229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33370p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33370  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_1             macrocell54    3577   4787  33370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  33540  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell55   3367   4617  33540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q    macrocell54   1250   1250  33540  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell56   3347   4597  33560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 33823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:capt_int_temp\/q         macrocell56    1250   1250  33823  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell6   6094   7344  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33370  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_1                macrocell56    2942   4152  34004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33370  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_1             macrocell55    2932   4142  34015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q    macrocell55   1250   1250  33217  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_5  macrocell56   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  33217  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_5  macrocell55   2777   4027  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33229  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_0             macrocell55    2799   4009  34147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34151p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33229  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_0                macrocell56    2795   4005  34151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  33540  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell54   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2894   6394  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11524  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11524  984246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987424p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984246  RISE       1
\SERVO_PWM:PWMUDB:status_2\/main_1          macrocell12     2911   6411  987424  RISE       1
\SERVO_PWM:PWMUDB:status_2\/q               macrocell12     3350   9761  987424  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2315  12076  987424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2894   6394  987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984246  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2894   6394  987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  985945  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3453   4703  989237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989245p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  985945  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3445   4695  989245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 989836p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6654
-------------------------------------   ---- 
End-of-path arrival time (ps)           6654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  989836  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  989836  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  989836  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_1         macrocell42     2904   6654  989836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1457/main_1
Capture Clock  : Net_1457/clock_0
Path slack     : 989845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  989836  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  989836  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  989836  RISE       1
Net_1457/main_1                            macrocell43     2895   6645  989845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 989850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  989836  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  989836  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  989836  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/main_0     macrocell41     2890   6640  989850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1457/main_0
Capture Clock  : Net_1457/clock_0
Path slack     : 991692p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q  macrocell40   1250   1250  985945  RISE       1
Net_1457/main_0                      macrocell43   3548   4798  991692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:prevCompare1\/q
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  992931  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_0  macrocell42   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \SERVO_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992975p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992975  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/main_0      macrocell40    2305   3515  992975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_0\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:status_0\/q               macrocell42    1250   1250  995939  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2311   3561  995939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062555p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell8    7145   8395  1062555  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  11745  1062555  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3673  15419  1062555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064073p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13070
-------------------------------------   ----- 
End-of-path arrival time (ps)           13070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell5    190    190  1064073  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell5      6598   6788  1064073  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350  10138  1064073  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2932  13070  1064073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1064073  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   8062   8252  1069071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1069476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13357
-------------------------------------   ----- 
End-of-path arrival time (ps)           13357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1069476  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell6      4101   7681  1069476  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell6      3350  11031  1069476  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    2326  13357  1069476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell29     1250   1250  1063121  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6569   7819  1069504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1070667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1070667  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell10     2926   6506  1070667  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell10     3350   9856  1070667  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    2311  12167  1070667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070688p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell25     1250   1250  1064620  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5385   6635  1070688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1064073  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell27     8614   8804  1071019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1063121  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell38   7211   8461  1071362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell38   7203   8453  1071371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1071506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1071506  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell25     8127   8317  1071506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell28   1250   1250  1071954  RISE       1
\UART:BUART:txn\/main_6   macrocell24   6619   7869  1071954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1071954  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell27   6609   7859  1071964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1063121  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell30   6574   7824  1071999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1063121  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell31   6574   7824  1071999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  1072010  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4063   5313  1072010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell32   6426   7676  1072148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell33   6426   7676  1072148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072209p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell26     1250   1250  1065757  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3864   5114  1072209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1064620  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell26   5934   7184  1072639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1071506  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell27     6815   7005  1072819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072839p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1065368  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell25   5734   6984  1072839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell30     1250   1250  1064687  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3188   4438  1072885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073035p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1064073  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell28     6598   6788  1073035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1071954  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell25   5523   6773  1073050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073152  RISE       1
\UART:BUART:txn\/main_3                macrocell24     2302   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073400p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1064073  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell25     6233   6423  1073400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1073431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073431  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell36   4452   6392  1073431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073431  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell37   4452   6392  1073431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1073437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073437  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell36   4446   6386  1073437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073437  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell37   4446   6386  1073437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072010  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell30   5017   6267  1073557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  1072010  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell31   5017   6267  1073557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell25   1250   1250  1064620  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell28   4991   6241  1073582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073591p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1064620  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell27   4983   6233  1073591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073646  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell30   4238   6178  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073646  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell31   4238   6178  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell29   1250   1250  1063121  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell35   4919   6169  1073654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell35   4836   6086  1073738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073760p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell25   1250   1250  1064620  RISE       1
\UART:BUART:txn\/main_1    macrocell24   4814   6064  1073760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1065757  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell25   4761   6011  1073812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1064073  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell26     5742   5932  1073891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1069476  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell26     2311   5891  1073932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073431  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell34   3879   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073437  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell34   3877   5817  1074007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072010  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell32   4449   5699  1074124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072010  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell33   4449   5699  1074124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073646  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell32   3660   5600  1074224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073646  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell33   3660   5600  1074224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell27   1250   1250  1065368  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell28   4243   5493  1074330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell33   1250   1250  1064601  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell38   4179   5429  1074394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074479p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell30   1250   1250  1064687  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell38   4094   5344  1074479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell27   1250   1250  1065368  RISE       1
\UART:BUART:txn\/main_4    macrocell24   3973   5223  1074600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1063121  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell32   3962   5212  1074612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1063121  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell33   3962   5212  1074612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1065368  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell27   3949   5199  1074624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell30   3908   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell32   1250   1250  1062555  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell31   3908   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1065757  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell26   3861   5111  1074712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074719p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell26   1250   1250  1065757  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell28   3854   5104  1074719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074930  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell34   2953   4893  1074930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell26   1250   1250  1065757  RISE       1
\UART:BUART:txn\/main_2    macrocell24   3593   4843  1074980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1065757  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell27   3574   4824  1074999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075037p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069560  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell30   3536   4786  1075037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075061p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075061  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell32   2822   4762  1075061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075061p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075061  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell33   2822   4762  1075061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1071506  RISE       1
\UART:BUART:txn\/main_5                      macrocell24     4569   4759  1075064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075061  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell30   2803   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075061  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell31   2803   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell32   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell33   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell30   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell31   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1065368  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell26   3431   4681  1075142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell36   1250   1250  1069616  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell30   3359   4609  1075214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell33   1250   1250  1064601  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell35   3269   4519  1075304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1064601  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell32   3264   4514  1075309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1064601  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell33   3264   4514  1075309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1064601  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell30   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell33   1250   1250  1064601  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell31   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1064620  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell25   3203   4453  1075370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1064687  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell30   3183   4433  1075391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell30   1250   1250  1064687  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell31   3183   4433  1075391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell30   1250   1250  1064687  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell35   3182   4432  1075391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1064687  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell32   3177   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1064687  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell33   3177   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069560  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell36   2621   3871  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069560  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell37   2621   3871  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1069560  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell38   2621   3871  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072010  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell38   2612   3862  1075961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell39   1250   1250  1076263  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell33   2311   3561  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1071954  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell26   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell24   1250   1250  1076286  RISE       1
\UART:BUART:txn\/main_0  macrocell24   2288   3538  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1069616  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell36   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1069616  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell38   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell31     1250   1250  1072496  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2632   3882  1076322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1079248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell38    1250   1250  1079248  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   2335   3585  1079248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3093   6593  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11723  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11723  99984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99985557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13943
-------------------------------------   ----- 
End-of-path arrival time (ps)           13943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  99984353  RISE       1
\TIMER:TimerUDB:status_tc\/main_0                    macrocell2     6474   7684  99985557  RISE       1
\TIMER:TimerUDB:status_tc\/q                         macrocell2     3350  11034  99985557  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_0              statusicell1   2909  13943  99985557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99985706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99984353  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   7024   8234  99985706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99986274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:capture_last\/q           macrocell16     1250   1250  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2    macrocell1      2306   3556  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q         macrocell1      3350   6906  99986274  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2   3690  10596  99986274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99986275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10595
-------------------------------------   ----- 
End-of-path arrival time (ps)           10595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:capture_last\/q           macrocell16     1250   1250  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2    macrocell1      2306   3556  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q         macrocell1      3350   6906  99986274  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   3690  10595  99986275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99986990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    2306   3556  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   6906  99986274  RISE       1
MODIN1_1/main_0                         macrocell17   2594   9500  99986990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99986991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    2306   3556  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   6906  99986274  RISE       1
MODIN1_0/main_0                         macrocell18   2593   9499  99986991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99986991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    2306   3556  99986274  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   6906  99986274  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_0   macrocell19   2593   9499  99986991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3093   6593  99987347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99984047  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2947   6447  99987493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99984353  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   5077   6287  99987653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99988739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  99988739  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell3      2819   5109  99988739  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell3      3350   8459  99988739  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2303  10761  99988739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99988843p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  99988739  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2807   5097  99988843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99989595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell20     1250   1250  99989595  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3095   4345  99989595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2768/main_1
Capture Clock  : Net_2768/clock_0
Path slack     : 99990872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  99990872  RISE       1
Net_2768/main_1                     macrocell23     3108   5618  99990872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 99990885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  99990872  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell22     3095   5605  99990885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  99991000  RISE       1
MODIN1_1/main_3                                      macrocell17    4280   5490  99991000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 99991022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  99990872  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell21     2958   5468  99991022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  99991026  RISE       1
MODIN1_1/main_4                                      macrocell17    4254   5464  99991026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  99991000  RISE       1
MODIN1_0/main_3                                      macrocell18    3720   4930  99991560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99991560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  99991000  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_3                macrocell19    3720   4930  99991560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991583p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  99991026  RISE       1
MODIN1_0/main_4                                      macrocell18    3697   4907  99991583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99991583p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  99991026  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_4                macrocell19    3697   4907  99991583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2768/main_0
Capture Clock  : Net_2768/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell20   1250   1250  99989595  RISE       1
Net_2768/main_0                macrocell23   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  99992446  RISE       1
MODIN1_0/main_2  macrocell18   2794   4044  99992446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99992446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell18   1250   1250  99992446  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_2  macrocell19   2794   4044  99992446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  99992446  RISE       1
MODIN1_1/main_2  macrocell17   2781   4031  99992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  99992644  RISE       1
MODIN1_1/main_1  macrocell17   2596   3846  99992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  99992644  RISE       1
MODIN1_0/main_1  macrocell18   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell17   1250   1250  99992644  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_1  macrocell19   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 99992937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  99992937  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell20    2343   3553  99992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell21   1250   1250  99992942  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell22   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99995925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell22    1250   1250  99995925  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2325   3575  99995925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capt_int_temp\/q
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99995937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\TIMER:TimerUDB:capt_int_temp\/q         macrocell19    1250   1250  99995937  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2313   3563  99995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

