Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Dec  5 21:21:40 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_49_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 Delay1No20_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.027ns (30.529%)  route 2.337ns (69.471%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 6.759 - 4.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.147ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.043ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=67548, routed)       2.432     3.383    Delay1No20_instance/clk_IBUF_BUFG
    SLICE_X143Y286       FDCE                                         r  Delay1No20_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y286       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.462 r  Delay1No20_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.938     4.400    Delay1No20_instance/Q[11]
    SLICE_X161Y326       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.548 r  Delay1No20_instance/geqOp_carry_i_11__5/O
                         net (fo=1, routed)           0.022     4.570    Sum11_4_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X161Y326       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.729 r  Sum11_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.755    Sum11_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X161Y327       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.770 r  Sum11_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.796    Sum11_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X161Y328       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.848 r  Sum11_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.246     5.094    Delay1No20_instance/CO[0]
    SLICE_X159Y329       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     5.129 r  Delay1No20_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.146     5.275    Delay1No20_instance/Sum11_4_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X159Y329       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.365 r  Delay1No20_instance/shiftedFracY_d1[49]_i_6__5/O
                         net (fo=1, routed)           0.109     5.474    Delay1No20_instance/shiftedFracY_d1[49]_i_6__5_n_0
    SLICE_X159Y329       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.623 r  Delay1No20_instance/shiftedFracY_d1[49]_i_3__5/O
                         net (fo=2, routed)           0.141     5.764    Delay1No20_instance/Sum11_4_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X159Y330       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.863 r  Delay1No20_instance/shiftedFracY_d1[33]_i_3__5/O
                         net (fo=48, routed)          0.407     6.270    Delay1No21_instance/shiftVal__5[1]
    SLICE_X163Y324       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.420 r  Delay1No21_instance/shiftedFracY_d1[27]_i_4__5/O
                         net (fo=2, routed)           0.204     6.624    Delay1No20_instance/Y_reg[26]_0[4]
    SLICE_X162Y323       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.675 r  Delay1No20_instance/shiftedFracY_d1[11]_i_1__5/O
                         net (fo=1, routed)           0.072     6.747    Sum11_4_impl_instance/FPAddSubOp_instance/shiftedFracY[0]
    SLICE_X162Y323       FDRE                                         r  Sum11_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=67548, routed)       2.099     6.759    Sum11_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X162Y323       FDRE                                         r  Sum11_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.399     7.158    
                         clock uncertainty           -0.035     7.123    
    SLICE_X162Y323       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.148    Sum11_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.148    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  0.401    




