-- Project:   Roadrunner Control System
-- Generated: 10/08/2016 01:48:18
-- PSoC Creator  3.3 CP3

ENTITY \Roadrunner Control System\ IS
    PORT(
        SENCA(0)_PAD : IN std_ulogic;
        SENCB(0)_PAD : IN std_ulogic;
        DENCA(0)_PAD : IN std_ulogic;
        DENCB(0)_PAD : IN std_ulogic;
        Rx(0)_PAD : IN std_ulogic;
        Tx(0)_PAD : OUT std_ulogic;
        RLY_REVERSE(0)_PAD : OUT std_ulogic;
        RLY_COAST(0)_PAD : OUT std_ulogic;
        ESTOP(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \Roadrunner Control System\;

ARCHITECTURE __DEFAULT__ OF \Roadrunner Control System\ IS
    SIGNAL BRAKEPOT(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DENCA(0)__PA : bit;
    SIGNAL DENCB(0)__PA : bit;
    SIGNAL DVDACOUT(0)__PA : bit;
    SIGNAL ESTOP(0)__PA : bit;
    SIGNAL Net_104 : bit;
    SIGNAL Net_157 : bit;
    SIGNAL Net_21 : bit;
    SIGNAL Net_22 : bit;
    SIGNAL Net_2585 : bit;
    SIGNAL Net_26 : bit;
    SIGNAL Net_2618 : bit;
    SIGNAL Net_2627 : bit;
    SIGNAL Net_2629 : bit;
    SIGNAL Net_27 : bit;
    SIGNAL POTMUX_Decoder_old_id_0 : bit;
    SIGNAL POTMUX_Decoder_one_hot_0 : bit;
    SIGNAL POTMUX_Decoder_one_hot_1 : bit;
    SIGNAL RLY_COAST(0)__PA : bit;
    SIGNAL RLY_REVERSE(0)__PA : bit;
    SIGNAL Rx(0)__PA : bit;
    SIGNAL SENCA(0)__PA : bit;
    SIGNAL SENCB(0)__PA : bit;
    SIGNAL STEERPOT(0)__PA : bit;
    SIGNAL Tx(0)__PA : bit;
    SIGNAL \DVDAC:Net_12\ : bit;
    ATTRIBUTE global_signal OF \DVDAC:Net_12\ : SIGNAL IS true;
    SIGNAL \DVDAC:Net_12_local\ : bit;
    SIGNAL \DVDAC:Net_19\ : bit;
    SIGNAL \POTADC:Net_207_0\ : bit;
    SIGNAL \POTADC:Net_207_10\ : bit;
    SIGNAL \POTADC:Net_207_11\ : bit;
    SIGNAL \POTADC:Net_207_1\ : bit;
    SIGNAL \POTADC:Net_207_2\ : bit;
    SIGNAL \POTADC:Net_207_3\ : bit;
    SIGNAL \POTADC:Net_207_4\ : bit;
    SIGNAL \POTADC:Net_207_5\ : bit;
    SIGNAL \POTADC:Net_207_6\ : bit;
    SIGNAL \POTADC:Net_207_7\ : bit;
    SIGNAL \POTADC:Net_207_8\ : bit;
    SIGNAL \POTADC:Net_207_9\ : bit;
    SIGNAL \POTADC:Net_252\ : bit;
    SIGNAL \POTADC:Net_376\ : bit;
    ATTRIBUTE global_signal OF \POTADC:Net_376\ : SIGNAL IS true;
    SIGNAL \POTADC:Net_376_local\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \QuadDecDrive:Net_1203\ : bit;
    SIGNAL \QuadDecDrive:Net_1203_split\ : bit;
    SIGNAL \QuadDecDrive:Net_1251\ : bit;
    SIGNAL \QuadDecDrive:Net_1251_split\ : bit;
    SIGNAL \QuadDecDrive:Net_1260\ : bit;
    SIGNAL \QuadDecDrive:Net_1275\ : bit;
    SIGNAL \QuadDecDrive:Net_530\ : bit;
    SIGNAL \QuadDecDrive:Net_611\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:error\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:state_0\ : bit;
    SIGNAL \QuadDecDrive:bQuadDec:state_1\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \QuadDecSteer:Net_1203\ : bit;
    SIGNAL \QuadDecSteer:Net_1203_split\ : bit;
    SIGNAL \QuadDecSteer:Net_1251\ : bit;
    SIGNAL \QuadDecSteer:Net_1251_split\ : bit;
    SIGNAL \QuadDecSteer:Net_1260\ : bit;
    SIGNAL \QuadDecSteer:Net_1275\ : bit;
    SIGNAL \QuadDecSteer:Net_530\ : bit;
    SIGNAL \QuadDecSteer:Net_611\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:error\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:state_0\ : bit;
    SIGNAL \QuadDecSteer:bQuadDec:state_1\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    SIGNAL \UART:BUART:txn\ : bit;
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL \\\USBFS:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBFS:Dp(0)\\__PA\ : bit;
    SIGNAL \USBFS:Net_1010\ : bit;
    SIGNAL \USBFS:Net_1495\ : bit;
    SIGNAL \USBFS:Net_1498\ : bit;
    SIGNAL \USBFS:Net_1876\ : bit;
    SIGNAL \USBFS:Net_1889\ : bit;
    SIGNAL \USBFS:Net_95\ : bit;
    SIGNAL \USBFS:dma_request_0\ : bit;
    SIGNAL \USBFS:dma_request_1\ : bit;
    SIGNAL \USBFS:dma_request_2\ : bit;
    SIGNAL \USBFS:dma_request_3\ : bit;
    SIGNAL \USBFS:dma_request_4\ : bit;
    SIGNAL \USBFS:dma_request_5\ : bit;
    SIGNAL \USBFS:dma_request_6\ : bit;
    SIGNAL \USBFS:dma_request_7\ : bit;
    SIGNAL \USBFS:dma_terminate\ : bit;
    SIGNAL \USBFS:ep_int_0\ : bit;
    SIGNAL \USBFS:ep_int_1\ : bit;
    SIGNAL \USBFS:ep_int_2\ : bit;
    SIGNAL \USBFS:ep_int_3\ : bit;
    SIGNAL \USBFS:ep_int_4\ : bit;
    SIGNAL \USBFS:ep_int_5\ : bit;
    SIGNAL \USBFS:ep_int_6\ : bit;
    SIGNAL \USBFS:ep_int_7\ : bit;
    SIGNAL \USBFS:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_1251_split\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \USBFS:Dm(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \USBFS:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBFS:Dp(0)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \USBFS:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF DVDACOUT(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF DVDACOUT(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Rx(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE lib_model OF STEERPOT(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF STEERPOT(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF BRAKEPOT(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF BRAKEPOT(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_530\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_611\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_530\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_611\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF Net_157 : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \USBFS:ep2\ : LABEL IS "drqcell1";
    ATTRIBUTE lib_model OF \USBFS:ep1\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \USBFS:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF \DVDAC:DMA\ : LABEL IS "drqcell3";
    ATTRIBUTE Location OF \DVDAC:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \POTADC:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF RAMBUF : LABEL IS "drqcell4";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_1251\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_1275\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_1251_split\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_1203\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_A_filt\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:quad_B_filt\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_1260\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:error\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:state_1\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \QuadDecSteer:bQuadDec:state_0\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_1251\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_1275\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \QuadDecSteer:Net_1203_split\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_1203\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_A_filt\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:quad_B_filt\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_1260\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:error\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:state_1\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \QuadDecDrive:bQuadDec:state_0\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \QuadDecDrive:Net_1203_split\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF POTMUX_Decoder_old_id_0 : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF POTMUX_Decoder_one_hot_0 : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF POTMUX_Decoder_one_hot_1 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF Net_2618 : LABEL IS "macrocell69";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \QuadDecDrive:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_1251_split\,
            main_0 => \QuadDecDrive:Net_1251\,
            main_1 => \QuadDecDrive:Net_1260\,
            main_2 => \QuadDecDrive:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecDrive:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecDrive:bQuadDec:error\,
            main_5 => \QuadDecDrive:bQuadDec:state_1\,
            main_6 => \QuadDecDrive:bQuadDec:state_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \POTADC:Net_376\,
            dclk_0 => \POTADC:Net_376_local\,
            dclk_glb_1 => \UART:Net_9\,
            dclk_1 => \UART:Net_9_local\,
            dclk_glb_2 => \DVDAC:Net_12\,
            dclk_2 => \DVDAC:Net_12_local\);

    SENCA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SENCA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SENCA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SENCA(0)__PA,
            oe => open,
            fb => Net_21,
            pad_in => SENCA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SENCB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4c793e7f-06fd-4659-ae0a-09c9d4c8ccfc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SENCB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SENCB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SENCB(0)__PA,
            oe => open,
            fb => Net_22,
            pad_in => SENCB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DENCA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c2ef577d-cb00-47fb-b3bf-933bcbee3c9f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DENCA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DENCA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DENCA(0)__PA,
            oe => open,
            fb => Net_26,
            pad_in => DENCA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DENCB:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "adacf3eb-a612-4652-a375-58ba6b437a43",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DENCB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DENCB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DENCB(0)__PA,
            oe => open,
            fb => Net_27,
            pad_in => DENCB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBFS:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "641048dc-d4dc-4972-b7e8-aead58798ae0/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBFS:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBFS:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "641048dc-d4dc-4972-b7e8-aead58798ae0/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBFS:Net_1010\,
            in_clock => open);

    \USBFS:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DVDACOUT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DVDACOUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DVDACOUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DVDACOUT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx(0)__PA,
            oe => open,
            pad_in => Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx(0)__PA,
            oe => open,
            pin_input => Net_157,
            pad_out => Tx(0)_PAD,
            pad_in => Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    STEERPOT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "89f1aec8-c8d8-4c84-8d1f-6796f0091c4b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    STEERPOT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "STEERPOT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => STEERPOT(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => POTMUX_Decoder_one_hot_0,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BRAKEPOT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "175cd878-2270-45a7-8a61-6ac4c274147e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BRAKEPOT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BRAKEPOT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => BRAKEPOT(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => POTMUX_Decoder_one_hot_1,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RLY_REVERSE:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RLY_REVERSE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RLY_REVERSE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RLY_REVERSE(0)__PA,
            oe => open,
            pad_in => RLY_REVERSE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RLY_COAST:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "70058678-a77f-43c3-96ef-b0647e69e6cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RLY_COAST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RLY_COAST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RLY_COAST(0)__PA,
            oe => open,
            pad_in => RLY_COAST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ESTOP:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "777816b9-07cf-470b-8409-32cebe881d45",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ESTOP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ESTOP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ESTOP(0)__PA,
            oe => open,
            pad_in => ESTOP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \QuadDecSteer:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDecSteer:Net_1260\,
            main_1 => \QuadDecSteer:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDecSteer:Cnt16:CounterUDB:overflow\);

    \QuadDecSteer:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDecSteer:Cnt16:CounterUDB:prevCompare\);

    \QuadDecSteer:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDecSteer:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDecSteer:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDecSteer:Net_1203\);

    \QuadDecSteer:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_530\,
            main_0 => \QuadDecSteer:Net_1275\,
            main_1 => \QuadDecSteer:Net_1251\,
            main_2 => \QuadDecSteer:Cnt16:CounterUDB:prevCompare\);

    \QuadDecSteer:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_611\,
            main_0 => \QuadDecSteer:Net_1275\,
            main_1 => \QuadDecSteer:Net_1251\,
            main_2 => \QuadDecSteer:Cnt16:CounterUDB:prevCompare\);

    \QuadDecDrive:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDecDrive:Net_1260\,
            main_1 => \QuadDecDrive:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDecDrive:Cnt16:CounterUDB:overflow\);

    \QuadDecDrive:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDecDrive:Cnt16:CounterUDB:prevCompare\);

    \QuadDecDrive:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDecDrive:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDecDrive:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDecDrive:Net_1203\);

    \QuadDecDrive:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_530\,
            main_0 => \QuadDecDrive:Net_1275\,
            main_1 => \QuadDecDrive:Net_1251\,
            main_2 => \QuadDecDrive:Cnt16:CounterUDB:prevCompare\);

    \QuadDecDrive:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_611\,
            main_0 => \QuadDecDrive:Net_1275\,
            main_1 => \QuadDecDrive:Net_1251\,
            main_2 => \QuadDecDrive:Cnt16:CounterUDB:prevCompare\);

    Net_157:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_157,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \QuadDecSteer:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \QuadDecSteer:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDecSteer:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDecSteer:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDecSteer:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDecSteer:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDecSteer:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDecSteer:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDecSteer:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDecSteer:Net_1260\,
            clock => ClockBlock_BUS_CLK,
            status_6 => \QuadDecSteer:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDecSteer:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDecSteer:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDecSteer:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDecSteer:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDecSteer:Cnt16:CounterUDB:status_0\);

    \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \QuadDecSteer:Net_1251\,
            cs_addr_1 => \QuadDecSteer:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDecSteer:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \QuadDecSteer:Net_1251\,
            cs_addr_1 => \QuadDecSteer:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDecSteer:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDecSteer:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDecSteer:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDecSteer:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDecSteer:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDecSteer:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_A_delayed_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_21);

    \QuadDecSteer:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_A_delayed_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:bQuadDec:quad_A_delayed_0\);

    \QuadDecSteer:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_A_delayed_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:bQuadDec:quad_A_delayed_1\);

    \QuadDecSteer:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_B_delayed_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_22);

    \QuadDecSteer:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_B_delayed_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:bQuadDec:quad_B_delayed_0\);

    \QuadDecSteer:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_B_delayed_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:bQuadDec:quad_B_delayed_1\);

    \QuadDecSteer:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDecSteer:bQuadDec:error\,
            status_2 => \QuadDecSteer:Net_1260\,
            status_1 => \QuadDecSteer:Net_611\,
            status_0 => \QuadDecSteer:Net_530\);

    \QuadDecDrive:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \QuadDecDrive:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDecDrive:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDecDrive:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDecDrive:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDecDrive:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDecDrive:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDecDrive:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDecDrive:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDecDrive:Net_1260\,
            clock => ClockBlock_BUS_CLK,
            status_6 => \QuadDecDrive:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDecDrive:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDecDrive:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDecDrive:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDecDrive:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDecDrive:Cnt16:CounterUDB:status_0\);

    \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \QuadDecDrive:Net_1251\,
            cs_addr_1 => \QuadDecDrive:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDecDrive:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \QuadDecDrive:Net_1251\,
            cs_addr_1 => \QuadDecDrive:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDecDrive:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDecDrive:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDecDrive:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDecDrive:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDecDrive:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDecDrive:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_A_delayed_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_26);

    \QuadDecDrive:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_A_delayed_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:bQuadDec:quad_A_delayed_0\);

    \QuadDecDrive:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_A_delayed_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:bQuadDec:quad_A_delayed_1\);

    \QuadDecDrive:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_B_delayed_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_27);

    \QuadDecDrive:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_B_delayed_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:bQuadDec:quad_B_delayed_0\);

    \QuadDecDrive:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_B_delayed_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:bQuadDec:quad_B_delayed_1\);

    \QuadDecDrive:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDecDrive:bQuadDec:error\,
            status_2 => \QuadDecDrive:Net_1260\,
            status_1 => \QuadDecDrive:Net_611\,
            status_0 => \QuadDecDrive:Net_530\);

    \USBFS:ep2\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USBFS:dma_request_1\,
            termin => \USBFS:dma_terminate\,
            termout => \USBFS:Net_1498\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep1\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USBFS:dma_request_0\,
            termin => \USBFS:dma_terminate\,
            termout => \USBFS:Net_1495\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_104,
            arb_int => \USBFS:Net_1889\,
            usb_int => \USBFS:Net_1876\,
            ept_int_8 => \USBFS:ep_int_8\,
            ept_int_7 => \USBFS:ep_int_7\,
            ept_int_6 => \USBFS:ep_int_6\,
            ept_int_5 => \USBFS:ep_int_5\,
            ept_int_4 => \USBFS:ep_int_4\,
            ept_int_3 => \USBFS:ep_int_3\,
            ept_int_2 => \USBFS:ep_int_2\,
            ept_int_1 => \USBFS:ep_int_1\,
            ept_int_0 => \USBFS:ep_int_0\,
            ord_int => \USBFS:Net_95\,
            dma_req_7 => \USBFS:dma_request_7\,
            dma_req_6 => \USBFS:dma_request_6\,
            dma_req_5 => \USBFS:dma_request_5\,
            dma_req_4 => \USBFS:dma_request_4\,
            dma_req_3 => \USBFS:dma_request_3\,
            dma_req_2 => \USBFS:dma_request_2\,
            dma_req_1 => \USBFS:dma_request_1\,
            dma_req_0 => \USBFS:dma_request_0\,
            dma_termin => \USBFS:dma_terminate\);

    \USBFS:ord_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_95\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \DVDAC:DMA\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \DVDAC:Net_12_local\,
            termin => '0',
            termout => \DVDAC:Net_19\,
            clock => ClockBlock_BUS_CLK);

    \DVDAC:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            strobe_udb => \DVDAC:Net_12_local\);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\);

    \POTADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2585,
            clock => ClockBlock_BUS_CLK);

    \POTADC:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \POTADC:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \POTADC:Net_252\,
            next => Net_2627,
            data_out_udb_11 => \POTADC:Net_207_11\,
            data_out_udb_10 => \POTADC:Net_207_10\,
            data_out_udb_9 => \POTADC:Net_207_9\,
            data_out_udb_8 => \POTADC:Net_207_8\,
            data_out_udb_7 => \POTADC:Net_207_7\,
            data_out_udb_6 => \POTADC:Net_207_6\,
            data_out_udb_5 => \POTADC:Net_207_5\,
            data_out_udb_4 => \POTADC:Net_207_4\,
            data_out_udb_3 => \POTADC:Net_207_3\,
            data_out_udb_2 => \POTADC:Net_207_2\,
            data_out_udb_1 => \POTADC:Net_207_1\,
            data_out_udb_0 => \POTADC:Net_207_0\,
            eof_udb => Net_2585);

    RAMBUF:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_2585,
            termin => '0',
            termout => Net_2629,
            clock => ClockBlock_BUS_CLK);

    \QuadDecSteer:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_1251\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Net_1251\,
            main_1 => \QuadDecSteer:Net_1260\,
            main_2 => \QuadDecSteer:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecSteer:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecSteer:bQuadDec:error\,
            main_5 => \QuadDecSteer:bQuadDec:state_1\,
            main_6 => \QuadDecSteer:bQuadDec:state_0\,
            main_7 => \QuadDecSteer:Net_1251_split\);

    \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:overflow\);

    \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:status_1\);

    \QuadDecSteer:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_1275\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDecSteer:Cnt16:CounterUDB:overflow\);

    \QuadDecSteer:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDecSteer:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_1251_split\,
            main_0 => \QuadDecSteer:Net_1251\,
            main_1 => \QuadDecSteer:Net_1260\,
            main_2 => \QuadDecSteer:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecSteer:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecSteer:bQuadDec:error\,
            main_5 => \QuadDecSteer:bQuadDec:state_1\,
            main_6 => \QuadDecSteer:bQuadDec:state_0\);

    \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Net_1203\);

    \QuadDecSteer:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_1203\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:bQuadDec:quad_A_filt\,
            main_1 => \QuadDecSteer:bQuadDec:quad_B_filt\,
            main_2 => \QuadDecSteer:bQuadDec:error\,
            main_3 => \QuadDecSteer:bQuadDec:state_1\,
            main_4 => \QuadDecSteer:bQuadDec:state_0\,
            main_5 => \QuadDecSteer:Net_1203_split\);

    \QuadDecSteer:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_A_filt\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDecSteer:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDecSteer:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDecSteer:bQuadDec:quad_A_filt\);

    \QuadDecSteer:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:quad_B_filt\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDecSteer:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDecSteer:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDecSteer:bQuadDec:quad_B_filt\);

    \QuadDecSteer:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_1260\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Net_1260\,
            main_1 => \QuadDecSteer:bQuadDec:error\,
            main_2 => \QuadDecSteer:bQuadDec:state_1\,
            main_3 => \QuadDecSteer:bQuadDec:state_0\);

    \QuadDecSteer:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:error\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Net_1260\,
            main_1 => \QuadDecSteer:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecSteer:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecSteer:bQuadDec:error\,
            main_4 => \QuadDecSteer:bQuadDec:state_1\,
            main_5 => \QuadDecSteer:bQuadDec:state_0\);

    \QuadDecSteer:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:state_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Net_1260\,
            main_1 => \QuadDecSteer:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecSteer:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecSteer:bQuadDec:error\,
            main_4 => \QuadDecSteer:bQuadDec:state_1\,
            main_5 => \QuadDecSteer:bQuadDec:state_0\);

    \QuadDecSteer:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:bQuadDec:state_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecSteer:Net_1260\,
            main_1 => \QuadDecSteer:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecSteer:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecSteer:bQuadDec:error\,
            main_4 => \QuadDecSteer:bQuadDec:state_1\,
            main_5 => \QuadDecSteer:bQuadDec:state_0\);

    \QuadDecDrive:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_1251\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Net_1251\,
            main_1 => \QuadDecDrive:Net_1260\,
            main_2 => \QuadDecDrive:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecDrive:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecDrive:bQuadDec:error\,
            main_5 => \QuadDecDrive:bQuadDec:state_1\,
            main_6 => \QuadDecDrive:bQuadDec:state_0\,
            main_7 => \QuadDecDrive:Net_1251_split\);

    \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:overflow\);

    \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:status_1\);

    \QuadDecDrive:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_1275\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDecDrive:Cnt16:CounterUDB:overflow\);

    \QuadDecDrive:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDecSteer:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecSteer:Net_1203_split\,
            main_0 => \QuadDecSteer:Net_1260\,
            main_1 => \QuadDecSteer:Net_1203\,
            main_2 => \QuadDecSteer:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecSteer:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecSteer:bQuadDec:error\,
            main_5 => \QuadDecSteer:bQuadDec:state_1\,
            main_6 => \QuadDecSteer:bQuadDec:state_0\);

    \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Net_1203\);

    \QuadDecDrive:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_1203\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:bQuadDec:quad_A_filt\,
            main_1 => \QuadDecDrive:bQuadDec:quad_B_filt\,
            main_2 => \QuadDecDrive:bQuadDec:error\,
            main_3 => \QuadDecDrive:bQuadDec:state_1\,
            main_4 => \QuadDecDrive:bQuadDec:state_0\,
            main_5 => \QuadDecDrive:Net_1203_split\);

    \QuadDecDrive:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_A_filt\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDecDrive:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDecDrive:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDecDrive:bQuadDec:quad_A_filt\);

    \QuadDecDrive:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:quad_B_filt\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDecDrive:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDecDrive:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDecDrive:bQuadDec:quad_B_filt\);

    \QuadDecDrive:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_1260\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Net_1260\,
            main_1 => \QuadDecDrive:bQuadDec:error\,
            main_2 => \QuadDecDrive:bQuadDec:state_1\,
            main_3 => \QuadDecDrive:bQuadDec:state_0\);

    \QuadDecDrive:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:error\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Net_1260\,
            main_1 => \QuadDecDrive:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecDrive:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecDrive:bQuadDec:error\,
            main_4 => \QuadDecDrive:bQuadDec:state_1\,
            main_5 => \QuadDecDrive:bQuadDec:state_0\);

    \QuadDecDrive:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:state_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Net_1260\,
            main_1 => \QuadDecDrive:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecDrive:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecDrive:bQuadDec:error\,
            main_4 => \QuadDecDrive:bQuadDec:state_1\,
            main_5 => \QuadDecDrive:bQuadDec:state_0\);

    \QuadDecDrive:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:bQuadDec:state_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QuadDecDrive:Net_1260\,
            main_1 => \QuadDecDrive:bQuadDec:quad_A_filt\,
            main_2 => \QuadDecDrive:bQuadDec:quad_B_filt\,
            main_3 => \QuadDecDrive:bQuadDec:error\,
            main_4 => \QuadDecDrive:bQuadDec:state_1\,
            main_5 => \QuadDecDrive:bQuadDec:state_0\);

    \QuadDecDrive:Net_1203_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \QuadDecDrive:Net_1203_split\,
            main_0 => \QuadDecDrive:Net_1260\,
            main_1 => \QuadDecDrive:Net_1203\,
            main_2 => \QuadDecDrive:bQuadDec:quad_A_filt\,
            main_3 => \QuadDecDrive:bQuadDec:quad_B_filt\,
            main_4 => \QuadDecDrive:bQuadDec:error\,
            main_5 => \QuadDecDrive:bQuadDec:state_1\,
            main_6 => \QuadDecDrive:bQuadDec:state_0\);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    POTMUX_Decoder_old_id_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => POTMUX_Decoder_old_id_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2618);

    POTMUX_Decoder_one_hot_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => POTMUX_Decoder_one_hot_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => POTMUX_Decoder_old_id_0,
            main_1 => Net_2618);

    POTMUX_Decoder_one_hot_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => POTMUX_Decoder_one_hot_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => POTMUX_Decoder_old_id_0,
            main_1 => Net_2618);

    Net_2618:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2618,
            clk_en => open,
            clock_0 => Net_2585);

END __DEFAULT__;
