Analysis & Elaboration report for top
Fri Sep 21 20:05:15 2012
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Parameter Settings for User Entity Instance: pulse_led:pulse_slow
  4. Parameter Settings for User Entity Instance: pulse_led:pulse_fast
  5. Analysis & Synthesis Summary
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "seven_seg:s3"
  8. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulse_led:pulse_slow ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; period         ; 500000 ; Signed Integer                          ;
; step_size      ; 10000  ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulse_led:pulse_fast ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; period         ; 500000 ; Signed Integer                          ;
; step_size      ; 60000  ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Sep 21 20:05:15 2012    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; top                                      ;
; Top-level Entity Name              ; top                                      ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Port Connectivity Checks: "seven_seg:s3" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Elaboration
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Fri Sep 21 20:05:14 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c top --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file verilog/bcd_sub.v
    Info (12023): Found entity 1: bcd_sub
Info (12021): Found 1 design units, including 1 entities, in source file verilog/temp_input.v
    Info (12023): Found entity 1: temp_input
Info (12021): Found 1 design units, including 1 entities, in source file verilog/state_2_bcd.v
    Info (12023): Found entity 1: state_2_bcd
Info (12021): Found 1 design units, including 1 entities, in source file verilog/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file verilog/seven_seg.v
    Info (12023): Found entity 1: seven_seg
Info (12021): Found 1 design units, including 1 entities, in source file verilog/pulse_led.v
    Info (12023): Found entity 1: pulse_led
Info (12021): Found 1 design units, including 1 entities, in source file verilog/monitor.v
    Info (12023): Found entity 1: monitor
Info (12021): Found 1 design units, including 1 entities, in source file verilog/clk_div.v
    Info (12023): Found entity 1: clk_div
Warning (10236): Verilog HDL Implicit Net warning at top.v(19): created implicit net for "rst"
Warning (10236): Verilog HDL Implicit Net warning at top.v(20): created implicit net for "mode_key"
Warning (10236): Verilog HDL Implicit Net warning at top.v(21): created implicit net for "enter_key"
Warning (10236): Verilog HDL Implicit Net warning at top.v(82): created implicit net for "monitor_en"
Warning (10236): Verilog HDL Implicit Net warning at top.v(171): created implicit net for "seg_0_en"
Warning (10236): Verilog HDL Implicit Net warning at top.v(172): created implicit net for "seg_1_en"
Warning (10236): Verilog HDL Implicit Net warning at top.v(173): created implicit net for "seg_2_en"
Warning (10236): Verilog HDL Implicit Net warning at top.v(174): created implicit net for "seg_3_en"
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(142): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at top.v(149): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at top.v(156): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at top.v(163): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at top.v(171): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at top.v(172): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at top.v(173): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "LEDG[7..1]" at top.v(7) has no driver
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clk_div"
Warning (10230): Verilog HDL assignment warning at clk_div.v(11): truncated value with size 32 to match size of target (28)
Info (12128): Elaborating entity "temp_input" for hierarchy "temp_input:ti"
Warning (10230): Verilog HDL assignment warning at temp_input.v(44): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "monitor" for hierarchy "monitor:monitor"
Warning (10230): Verilog HDL assignment warning at monitor.v(71): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "bcd_sub" for hierarchy "monitor:monitor|bcd_sub:bs"
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(30): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(31): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(32): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(45): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(46): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(47): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(53): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(54): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bcd_sub.v(55): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "state_2_bcd" for hierarchy "state_2_bcd:s2b"
Info (12128): Elaborating entity "seven_seg" for hierarchy "seven_seg:s0"
Info (12128): Elaborating entity "pulse_led" for hierarchy "pulse_led:pulse_slow"
Warning (10230): Verilog HDL assignment warning at pulse_led.v(14): truncated value with size 32 to match size of target (29)
Warning (10230): Verilog HDL assignment warning at pulse_led.v(17): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pulse_led.v(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pulse_led.v(24): truncated value with size 32 to match size of target (29)
Info (12128): Elaborating entity "pulse_led" for hierarchy "pulse_led:pulse_fast"
Warning (10230): Verilog HDL assignment warning at pulse_led.v(14): truncated value with size 32 to match size of target (29)
Warning (10230): Verilog HDL assignment warning at pulse_led.v(17): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pulse_led.v(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pulse_led.v(24): truncated value with size 32 to match size of target (29)
Info: Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Fri Sep 21 20:05:15 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


