Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:17:28 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 Wt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.226%)  route 0.145ns (49.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.640     2.033    clk_i_IBUF_BUFG
    SLICE_X18Y100                                                     r  Wt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_fdre_C_Q)         0.118     2.151 r  Wt_reg[28]/Q
                         net (fo=4, estimated)        0.145     2.295    n_0_Wt_reg[28]
    SLICE_X16Y99                                                      r  W14[28]_i_1/I3
    SLICE_X16Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.323 r  W14[28]_i_1/O
                         net (fo=1, routed)           0.000     2.323    n_0_W14[28]_i_1
    SLICE_X16Y99         FDRE                                         r  W14_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.935     2.562    clk_i_IBUF_BUFG
    SLICE_X16Y99                                                      r  W14_reg[28]/C
                         clock pessimism             -0.263     2.300    
    SLICE_X16Y99         FDRE (Hold_fdre_C_D)         0.087     2.387    W14_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 E_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.491%)  route 0.122ns (45.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.672     2.065    clk_i_IBUF_BUFG
    SLICE_X6Y101                                                      r  E_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.118     2.183 r  E_reg[21]/Q
                         net (fo=6, estimated)        0.122     2.305    n_0_E_reg[21]
    SLICE_X7Y99                                                       r  H4[21]_i_1/I1
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.028     2.333 r  H4[21]_i_1/O
                         net (fo=1, routed)           0.000     2.333    H4[21]
    SLICE_X7Y99          FDRE                                         r  H4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.966     2.593    clk_i_IBUF_BUFG
    SLICE_X7Y99                                                       r  H4_reg[21]/C
                         clock pessimism             -0.263     2.331    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.060     2.391    H4_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 W5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.767%)  route 0.131ns (47.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.640     2.033    clk_i_IBUF_BUFG
    SLICE_X16Y100                                                     r  W5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.118     2.151 r  W5_reg[16]/Q
                         net (fo=1, estimated)        0.131     2.281    n_0_W5_reg[16]
    SLICE_X15Y99                                                      r  W4[16]_i_1/I3
    SLICE_X15Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.309 r  W4[16]_i_1/O
                         net (fo=1, routed)           0.000     2.309    n_0_W4[16]_i_1
    SLICE_X15Y99         FDRE                                         r  W4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.935     2.562    clk_i_IBUF_BUFG
    SLICE_X15Y99                                                      r  W4_reg[16]/C
                         clock pessimism             -0.263     2.300    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.060     2.360    W4_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 C_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.583%)  route 0.166ns (56.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.672     2.065    clk_i_IBUF_BUFG
    SLICE_X5Y101                                                      r  C_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  C_reg[24]/Q
                         net (fo=7, estimated)        0.166     2.330    p_2_in[24]
    SLICE_X3Y99                                                       r  H2[24]_i_1/I1
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.028     2.358 r  H2[24]_i_1/O
                         net (fo=1, routed)           0.000     2.358    H2[24]
    SLICE_X3Y99          FDRE                                         r  H2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.968     2.595    clk_i_IBUF_BUFG
    SLICE_X3Y99                                                       r  H2_reg[24]/C
                         clock pessimism             -0.263     2.333    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.061     2.394    H2_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 D_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.568%)  route 0.173ns (57.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.673     2.066    clk_i_IBUF_BUFG
    SLICE_X0Y100                                                      r  D_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.166 r  D_reg[19]/Q
                         net (fo=7, estimated)        0.173     2.338    p_1_in[19]
    SLICE_X0Y97                                                       r  H3[19]_i_1/I1
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.028     2.366 r  H3[19]_i_1/O
                         net (fo=1, routed)           0.000     2.366    H3[19]
    SLICE_X0Y97          FDRE                                         r  H3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.968     2.595    clk_i_IBUF_BUFG
    SLICE_X0Y97                                                       r  H3_reg[19]/C
                         clock pessimism             -0.263     2.333    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.061     2.394    H3_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 D_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.932%)  route 0.209ns (62.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.673     2.066    clk_i_IBUF_BUFG
    SLICE_X0Y101                                                      r  D_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.100     2.166 r  D_reg[17]/Q
                         net (fo=8, estimated)        0.209     2.375    p_1_in[17]
    SLICE_X2Y98                                                       r  H3[17]_i_1/I0
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.028     2.403 r  H3[17]_i_1/O
                         net (fo=1, routed)           0.000     2.403    H3[17]
    SLICE_X2Y98          FDRE                                         r  H3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.968     2.595    clk_i_IBUF_BUFG
    SLICE_X2Y98                                                       r  H3_reg[17]/C
                         clock pessimism             -0.263     2.333    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.087     2.420    H3_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 C_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.287%)  route 0.215ns (62.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.672     2.065    clk_i_IBUF_BUFG
    SLICE_X5Y101                                                      r  C_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  C_reg[22]/Q
                         net (fo=7, estimated)        0.215     2.380    p_2_in[22]
    SLICE_X2Y98                                                       r  H2[22]_i_1/I1
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.028     2.408 r  H2[22]_i_1/O
                         net (fo=1, routed)           0.000     2.408    H2[22]
    SLICE_X2Y98          FDRE                                         r  H2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.968     2.595    clk_i_IBUF_BUFG
    SLICE_X2Y98                                                       r  H2_reg[22]/C
                         clock pessimism             -0.263     2.333    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.087     2.420    H2_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 W5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W4_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.812%)  route 0.173ns (54.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.640     2.033    clk_i_IBUF_BUFG
    SLICE_X16Y100                                                     r  W5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.118     2.151 r  W5_reg[23]/Q
                         net (fo=1, estimated)        0.173     2.323    n_0_W5_reg[23]
    SLICE_X15Y99                                                      r  W4[23]_i_1/I3
    SLICE_X15Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.351 r  W4[23]_i_1/O
                         net (fo=1, routed)           0.000     2.351    n_0_W4[23]_i_1
    SLICE_X15Y99         FDRE                                         r  W4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.935     2.562    clk_i_IBUF_BUFG
    SLICE_X15Y99                                                      r  W4_reg[23]/C
                         clock pessimism             -0.263     2.300    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.061     2.361    W4_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 E_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H4_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.080%)  route 0.200ns (60.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.671     2.064    clk_i_IBUF_BUFG
    SLICE_X7Y103                                                      r  E_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.100     2.164 r  E_reg[25]/Q
                         net (fo=6, estimated)        0.200     2.363    n_0_E_reg[25]
    SLICE_X7Y99                                                       r  H4[25]_i_1/I0
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.028     2.391 r  H4[25]_i_1/O
                         net (fo=1, routed)           0.000     2.391    H4[25]
    SLICE_X7Y99          FDRE                                         r  H4_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.966     2.593    clk_i_IBUF_BUFG
    SLICE_X7Y99                                                       r  H4_reg[25]/C
                         clock pessimism             -0.263     2.331    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.060     2.391    H4_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Wt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.146ns (42.980%)  route 0.194ns (57.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.641     2.034    clk_i_IBUF_BUFG
    SLICE_X12Y100                                                     r  Wt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.118     2.152 r  Wt_reg[18]/Q
                         net (fo=4, estimated)        0.194     2.345    n_0_Wt_reg[18]
    SLICE_X15Y97                                                      r  W14[18]_i_1/I3
    SLICE_X15Y97         LUT5 (Prop_lut5_I3_O)        0.028     2.373 r  W14[18]_i_1/O
                         net (fo=1, routed)           0.000     2.373    n_0_W14[18]_i_1
    SLICE_X15Y97         FDRE                                         r  W14_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      0.935     2.562    clk_i_IBUF_BUFG
    SLICE_X15Y97                                                      r  W14_reg[18]/C
                         clock pessimism             -0.263     2.300    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.060     2.360    W14_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.014    




