<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p22" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_22{left:569px;bottom:1140px;letter-spacing:-0.13px;}
#t2_22{left:595px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3_22{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_22{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_22{left:138px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.03px;}
#t6_22{left:138px;bottom:1065px;letter-spacing:0.1px;}
#t7_22{left:138px;bottom:1028px;letter-spacing:0.1px;word-spacing:0.01px;}
#t8_22{left:138px;bottom:1010px;letter-spacing:0.09px;word-spacing:0.03px;}
#t9_22{left:138px;bottom:991px;letter-spacing:0.09px;word-spacing:-0.43px;}
#ta_22{left:138px;bottom:973px;letter-spacing:0.11px;word-spacing:0.02px;}
#tb_22{left:138px;bottom:936px;letter-spacing:0.12px;word-spacing:-0.28px;}
#tc_22{left:138px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.26px;}
#td_22{left:138px;bottom:900px;letter-spacing:0.11px;word-spacing:-0.02px;}
#te_22{left:138px;bottom:881px;letter-spacing:0.1px;}
#tf_22{left:138px;bottom:863px;letter-spacing:0.08px;word-spacing:0.03px;}
#tg_22{left:83px;bottom:816px;letter-spacing:0.17px;}
#th_22{left:123px;bottom:816px;letter-spacing:0.17px;word-spacing:0.03px;}
#ti_22{left:110px;bottom:771px;letter-spacing:0.14px;}
#tj_22{left:160px;bottom:771px;letter-spacing:0.13px;word-spacing:0.03px;}
#tk_22{left:138px;bottom:732px;letter-spacing:0.11px;}
#tl_22{left:138px;bottom:713px;letter-spacing:0.09px;word-spacing:-0.29px;}
#tm_22{left:137px;bottom:695px;letter-spacing:0.08px;word-spacing:-0.09px;}
#tn_22{left:137px;bottom:677px;letter-spacing:0.1px;word-spacing:0.01px;}
#to_22{left:137px;bottom:658px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tp_22{left:137px;bottom:640px;letter-spacing:0.11px;word-spacing:-0.58px;}
#tq_22{left:137px;bottom:622px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tr_22{left:138px;bottom:585px;letter-spacing:0.1px;}
#ts_22{left:138px;bottom:567px;letter-spacing:0.1px;}
#tt_22{left:138px;bottom:548px;letter-spacing:0.09px;word-spacing:0.02px;}
#tu_22{left:138px;bottom:530px;letter-spacing:0.1px;}
#tv_22{left:138px;bottom:512px;letter-spacing:0.1px;word-spacing:-0.28px;}
#tw_22{left:138px;bottom:493px;letter-spacing:0.1px;word-spacing:0.02px;}
#tx_22{left:137px;bottom:475px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ty_22{left:138px;bottom:438px;letter-spacing:0.09px;word-spacing:0.01px;}
#tz_22{left:138px;bottom:420px;letter-spacing:0.1px;}
#t10_22{left:138px;bottom:401px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t11_22{left:138px;bottom:383px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t12_22{left:138px;bottom:365px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t13_22{left:138px;bottom:346px;letter-spacing:0.07px;word-spacing:0.04px;}
#t14_22{left:138px;bottom:310px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t15_22{left:138px;bottom:291px;letter-spacing:0.11px;word-spacing:0.02px;}
#t16_22{left:110px;bottom:251px;letter-spacing:0.13px;}
#t17_22{left:160px;bottom:251px;letter-spacing:0.15px;word-spacing:0.01px;}
#t18_22{left:138px;bottom:212px;letter-spacing:0.1px;word-spacing:0.01px;}
#t19_22{left:138px;bottom:194px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1a_22{left:138px;bottom:175px;letter-spacing:0.1px;word-spacing:-0.52px;}
#t1b_22{left:138px;bottom:157px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1c_22{left:137px;bottom:139px;letter-spacing:0.09px;word-spacing:-0.03px;}

.s1_22{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_22{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_22{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_22{font-size:21px;font-family:Helvetica-Bold_7mg;color:#000;}
.s5_22{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts22" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg22Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg22" style="-webkit-user-select: none;"><object width="935" height="1210" data="22/22.svg" type="image/svg+xml" id="pdf22" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_22" class="t s1_22">2.2 </span><span id="t2_22" class="t s1_22">Components of the MIPS® Architecture </span>
<span id="t3_22" class="t s2_22">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_22" class="t s2_22">22 </span>
<span id="t5_22" class="t s3_22">the base architecture, MIPS Application Specific Extensions (ASEs), User Defined Instructions (UDIs), and custom </span>
<span id="t6_22" class="t s3_22">coprocessors to address the specific needs of particular markets. </span>
<span id="t7_22" class="t s3_22">The MIPS32 and MIPS64 Architectures provide a substantial cost/performance advantage over microprocessor </span>
<span id="t8_22" class="t s3_22">implementations based on traditional architectures. This advantage is a result of improvements made in several con- </span>
<span id="t9_22" class="t s3_22">tiguous disciplines: VLSI process technology, CPU organization, system-level architecture, and operating system and </span>
<span id="ta_22" class="t s3_22">compiler design. </span>
<span id="tb_22" class="t s3_22">The microMIPS32 and microMIPS64 Architectures provide the same functionality as MIPS32 and MIPS64, with the </span>
<span id="tc_22" class="t s3_22">additional benefit of smaller code size. The microMIPS architectures are supersets of MIPS32/MIPS64 architectures, </span>
<span id="td_22" class="t s3_22">with almost the same sets of 32-bit sized instructions and additional 16-bit instructions that reduce code size. Unlike </span>
<span id="te_22" class="t s3_22">the earlier versions of the architecture, microMIPS provides assembler-source code compatibility with its predeces- </span>
<span id="tf_22" class="t s3_22">sors instead of binary compatibility. </span>
<span id="tg_22" class="t s4_22">2.2 </span><span id="th_22" class="t s4_22">Components of the MIPS® Architecture </span>
<span id="ti_22" class="t s5_22">2.2.1 </span><span id="tj_22" class="t s5_22">MIPS Instruction Set Architecture (ISA) </span>
<span id="tk_22" class="t s3_22">The MIPS32 and MIPS64 Instruction Set Architectures define a compatible family of instructions that handle 32-bit </span>
<span id="tl_22" class="t s3_22">data and 64-bit data (respectively) within the framework of the overall MIPS Architecture. Included in the ISA are all </span>
<span id="tm_22" class="t s3_22">instructions, both privileged and unprivileged, by which the programmer interfaces with the processor. The ISA guar- </span>
<span id="tn_22" class="t s3_22">antees object-code compatibility for unprivileged programs executing on any MIPS32 or MIPS64 processor; all </span>
<span id="to_22" class="t s3_22">instructions in the MIPS64 ISA are backward compatible with those instructions in the MIPS32 ISA. In many cases, </span>
<span id="tp_22" class="t s3_22">privileged programs are also object-code compatible—using conditional compilation or assembly language macros, it </span>
<span id="tq_22" class="t s3_22">is often possible to write privileged programs that run on both MIPS32 and MIPS64 implementations. </span>
<span id="tr_22" class="t s3_22">In Release 6 implementations, object-code compatibility is not guaranteed when directly executing pre-Release 6 </span>
<span id="ts_22" class="t s3_22">code, because certain pre-Release 6 instruction encodings are allocated to completely different instructions on </span>
<span id="tt_22" class="t s3_22">Release 6. Nevertheless, there is a useful subset of instructions that have the same encodings in both Release 6 and </span>
<span id="tu_22" class="t s3_22">pre-Release 6, and an even larger subset that can be trapped and emulated. Furthermore, using conditional compila- </span>
<span id="tv_22" class="t s3_22">tion or assembly language macros, it is often possible to write software that runs on both Release 6 and pre-Release 6 </span>
<span id="tw_22" class="t s3_22">implementations. Binary compatibility can be obtained by binary translation; Release 6 is designed so that simple </span>
<span id="tx_22" class="t s3_22">instruction replacement can accomplish all such binary translation, minimizing remapping of instruction addresses. </span>
<span id="ty_22" class="t s3_22">For example, to binary translate/patch a pre-Release 6 binary, the Release 6 compact branch instructions, with no </span>
<span id="tz_22" class="t s3_22">delay slots, mean that any instruction can be replaced by a BALC single instruction call to an emulation function - </span>
<span id="t10_22" class="t s3_22">assuming that the emulation function can be reached by the branch target with its 26 bit / 256MB span, and that the </span>
<span id="t11_22" class="t s3_22">link register can be overwritten - which a binary translator can usually arrange. A single BC instruction avoids using </span>
<span id="t12_22" class="t s3_22">the link register, at the cost of more emulation entry points. JC/JIALC can also be used, although their smaller 16-bit </span>
<span id="t13_22" class="t s3_22">offset probably requires the binary translator to use an extra register. </span>
<span id="t14_22" class="t s3_22">Release 6 and subsequent releases will be backward compatible going forward, i.e., Release 6 code will run on all </span>
<span id="t15_22" class="t s3_22">subsequent releases. </span>
<span id="t16_22" class="t s5_22">2.2.2 </span><span id="t17_22" class="t s5_22">MIPS Privileged Resource Architecture (PRA) </span>
<span id="t18_22" class="t s3_22">The MIPS32 and MIPS64 Privileged Resource Architectures define a set of environments and capabilities on which </span>
<span id="t19_22" class="t s3_22">the ISA operates. The effects of some components of the PRA are visible to unprivileged programs; for instance, the </span>
<span id="t1a_22" class="t s3_22">virtual memory layout. Many other components are visible only to privileged programs and the operating system. The </span>
<span id="t1b_22" class="t s3_22">PRA provides the mechanisms necessary to manage the resources of the processor: virtual memory, caches, excep- </span>
<span id="t1c_22" class="t s3_22">tions, user contexts, etc. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
