// Seed: 3318773763
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    input wand id_7
);
  wire id_9;
  assign module_1.id_16 = 0;
  assign id_2 = id_4 - 1;
  import id_10::id_11;
endmodule
module module_1 (
    input uwire id_0,
    inout tri0 id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply0 id_11,
    id_18,
    output wire id_12,
    output wor id_13,
    inout tri0 id_14,
    input wand id_15,
    input supply0 id_16
);
  assign id_10 = id_3;
  assign id_6  = (id_2);
  assign id_4  = id_0;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_2,
      id_2,
      id_3,
      id_4,
      id_5
  );
endmodule
