-- VHDL for IBM SMS ALD page 13.66.08.1
-- Title: F CH TAPE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/9/2024 7:21:45 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_66_08_1_F_CH_TAPE_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_A_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_M_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_F_CH_BUSY_BUS:	 in STD_LOGIC;
		PS_I_RING_7_TIME:	 in STD_LOGIC;
		PS_E_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_F_CH_TAPE_CALL:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		PS_U_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_R_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_B_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MC_READ_TAPE_CALL_STAR_F_CH:	 out STD_LOGIC;
		MC_WRITE_TAPE_CALL_STAR_F_CH:	 out STD_LOGIC;
		MC_WRITE_TAPE_MK_CALL_STAR_F_CH:	 out STD_LOGIC;
		MC_ERASE_CALL_STAR_F_CH:	 out STD_LOGIC;
		MC_REWIND_UNLOAD_STAR_F_CH:	 out STD_LOGIC;
		MC_REWIND_CALL_STAR_F_CH:	 out STD_LOGIC;
		MC_BACKSPACE_CALL_STAR_F_CH:	 out STD_LOGIC);
end ALD_13_66_08_1_F_CH_TAPE_CONTROLS;

architecture behavioral of ALD_13_66_08_1_F_CH_TAPE_CONTROLS is 

	signal OUT_5A_F: STD_LOGIC;
	signal OUT_3A_A: STD_LOGIC;
	signal OUT_2A_K: STD_LOGIC;
	signal OUT_1A_A: STD_LOGIC;
	signal OUT_5B_E: STD_LOGIC;
	signal OUT_3B_B: STD_LOGIC;
	signal OUT_1B_E: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_1C_G: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_1D_H: STD_LOGIC;
	signal OUT_1D_H_Latch: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_5F_E: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_2I_G: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;

begin

	OUT_5A_F <= NOT(PS_M_OR_L_OP_CODES AND PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD AND PS_F_CH_TAPE_CALL );
	OUT_3A_A <= NOT(OUT_5A_F AND OUT_3B_B );
	OUT_2A_K <= NOT(OUT_3A_A );
	OUT_1A_A <= OUT_2A_K;
	OUT_5B_E <= NOT(PS_F_CH_TAPE_CALL AND PS_M_OR_L_OP_CODES AND PS_W_OR_X_SYMBOL_OP_MODIFIER );
	OUT_3B_B <= NOT(PS_F_CH_TAPE_CALL AND PS_A_SYMBOL_OP_MODIFIER AND PS_UNIT_CTRL_OP_CODE );
	OUT_1B_E <= OUT_5B_E;
	OUT_5C_D <= NOT(PS_F_CH_TAPE_CALL AND PS_UNIT_CTRL_OP_CODE AND PS_M_SYMBOL_OP_MODIFIER );
	OUT_1C_G <= OUT_5C_D;
	OUT_5D_C <= NOT(PS_I_RING_7_TIME AND PS_UNIT_CTRL_OP_CODE AND PS_E_SYMBOL_OP_MODIFIER );
	OUT_4D_G <= NOT(MS_F_CH_BUSY_BUS AND PS_LOZENGE_OR_ASTERISK );
	OUT_1D_H_Latch <= OUT_DOT_4D;
	OUT_5E_C <= NOT(PS_F_CH_TAPE_CALL AND PS_UNIT_CTRL_OP_CODE AND PS_U_SYMBOL_OP_MODIFIER );
	OUT_1E_A <= OUT_5E_C;
	OUT_5F_E <= NOT(PS_UNIT_CTRL_OP_CODE AND PS_F_CH_TAPE_CALL AND PS_R_SYMBOL_OP_MODIFIER );
	OUT_2G_E <= OUT_5F_E;
	OUT_5H_D <= NOT(PS_UNIT_CTRL_OP_CODE AND PS_F_CH_TAPE_CALL AND PS_B_SYMBOL_OP_MODIFIER );
	OUT_2I_G <= OUT_5H_D;
	OUT_DOT_4D <= OUT_5D_C OR OUT_4D_G;

	MC_READ_TAPE_CALL_STAR_F_CH <= OUT_1A_A;
	MC_WRITE_TAPE_CALL_STAR_F_CH <= OUT_1B_E;
	MC_WRITE_TAPE_MK_CALL_STAR_F_CH <= OUT_1C_G;
	MC_ERASE_CALL_STAR_F_CH <= OUT_1D_H;
	MC_REWIND_UNLOAD_STAR_F_CH <= OUT_1E_A;
	MC_REWIND_CALL_STAR_F_CH <= OUT_2G_E;
	MC_BACKSPACE_CALL_STAR_F_CH <= OUT_2I_G;

	Latch_1D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1D_H_Latch,
		Q => OUT_1D_H,
		QBar => OPEN );


end;
