<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="microProcessor" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ARM C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|ARM.v</ClosedNode>
         <ClosedNode>/ARM C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|ARM.v/controller - fullController/controller - logicControl</ClosedNode>
         <ClosedNode>/ARM C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|ARM.v/controller - fullController/deco - decoder</ClosedNode>
         <ClosedNode>/ARM C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|ARM.v/data - dataPath</ClosedNode>
         <ClosedNode>/dataPath C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|dataPath.v</ClosedNode>
         <ClosedNode>/decoder C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|decoder.v</ClosedNode>
         <ClosedNode>/fullController C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|fullController.v</ClosedNode>
         <ClosedNode>/fullController C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|fullController.v/controller - logicControl</ClosedNode>
         <ClosedNode>/logicControl C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|logicControl.v</ClosedNode>
         <ClosedNode>/testbench C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|testbench.v/final - topLevelModule</ClosedNode>
         <ClosedNode>/testbench C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|testbench.v/final - topLevelModule/arm - ARM/data - dataPath</ClosedNode>
         <ClosedNode>/topLevelModule C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|topLevelModule.v/arm - ARM</ClosedNode>
         <ClosedNode>/topLevelModule C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|topLevelModule.v/arm - ARM/controller - fullController</ClosedNode>
         <ClosedNode>/topLevelModule C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|topLevelModule.v/arm - ARM/controller - fullController/controller - logicControl</ClosedNode>
         <ClosedNode>/topLevelModule C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|topLevelModule.v/arm - ARM/data - dataPath</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>topLevelModule (C:/Users/Andres Vargas/Documents/Verilog Projects/microProcessor/microProcessor/topLevelModule.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000019c000000020000000000000000000000000200000064ffffffff0000008100000003000000020000019c0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>topLevelModule (C:/Users/Andres Vargas/Documents/Verilog Projects/microProcessor/microProcessor/topLevelModule.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000015d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000015d0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000252000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000001860000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>decoder.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>View Technology Schematic</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000014c000000010000000100000000000000000000000064ffffffff0000008100000000000000010000014c0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>View Technology Schematic</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Mux_Test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|Mux_Test.v</ClosedNode>
         <ClosedNode>/adder_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|adder_test.v</ClosedNode>
         <ClosedNode>/alu_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|alu_test.v</ClosedNode>
         <ClosedNode>/arm_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|arm_test.v/uut - ARM/controller - fullController</ClosedNode>
         <ClosedNode>/arm_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|arm_test.v/uut - ARM/controller - fullController/controller - logicControl</ClosedNode>
         <ClosedNode>/arm_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|arm_test.v/uut - ARM/controller - fullController/deco - decoder</ClosedNode>
         <ClosedNode>/arm_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|arm_test.v/uut - ARM/data - dataPath</ClosedNode>
         <ClosedNode>/condTest C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|condTest.v</ClosedNode>
         <ClosedNode>/dataPath_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|dataPath_test.v/uut - dataPath</ClosedNode>
         <ClosedNode>/deco_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|deco_test.v</ClosedNode>
         <ClosedNode>/decode_alu_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|decode_alu_test.v</ClosedNode>
         <ClosedNode>/decoder C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|decoder.v</ClosedNode>
         <ClosedNode>/dmem_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|dmem_test.v</ClosedNode>
         <ClosedNode>/extendTest C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|extendTest.v</ClosedNode>
         <ClosedNode>/flipflipEN_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|flipflipEN_test.v</ClosedNode>
         <ClosedNode>/flipflopr_Test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|flipflopr_Test.v</ClosedNode>
         <ClosedNode>/fullController C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|fullController.v</ClosedNode>
         <ClosedNode>/fullController_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|fullController_test.v</ClosedNode>
         <ClosedNode>/imem_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|imem_test.v</ClosedNode>
         <ClosedNode>/logicControl_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|logicControl_test.v</ClosedNode>
         <ClosedNode>/pc_deco_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|pc_deco_test.v</ClosedNode>
         <ClosedNode>/principalDeco_Test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|principalDeco_Test.v</ClosedNode>
         <ClosedNode>/regFileTest C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|regFileTest.v</ClosedNode>
         <ClosedNode>/regFile_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|regFile_test.v</ClosedNode>
         <ClosedNode>/testbench C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|testbench.v</ClosedNode>
         <ClosedNode>/total_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|total_test.v/uut - topLevelModule/arm - ARM/controller - fullController</ClosedNode>
         <ClosedNode>/total_test C:|Users|Andres Vargas|Documents|Verilog Projects|microProcessor|microProcessor|total_test.v/uut - topLevelModule/arm - ARM/data - dataPath</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>total_test (C:/Users/Andres Vargas/Documents/Verilog Projects/microProcessor/microProcessor/total_test.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >21</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001b0000000020000000000000000000000000200000064ffffffff000000810000000300000002000001b00000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>total_test (C:/Users/Andres Vargas/Documents/Verilog Projects/microProcessor/microProcessor/total_test.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000015d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000015d0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_BMM" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000015d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000015d0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <SourceProcessView>000000ff0000000000000002000000be000000e101000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
</Project>
