echo "run" > bcomp.scr
echo "-p xc3s250e-5-cp132" >> bcomp.scr
echo "-top bcomp" >> bcomp.scr
echo "-ifn bcomp.prj" >> bcomp.scr
echo "-ofn bcomp.ngc" >> bcomp.scr
cat xilinx.opt  >> bcomp.scr
for src in bcomp.vhd  clock/clock_module.vhd clock/bistable_clock.vhd clock/monostable_clock.vhd clock/astable_clock.vhd  cpu/cpu_module.vhd cpu/register_8bit.vhd cpu/instruction_register.vhd cpu/alu.vhd cpu/memory_address_register.vhd cpu/control.vhd  cpu/program_counter.vhd  ram/ram_module.vhd ram/ram74ls189.vhd  ram/ram74ls189_datatypes.vhd peripheral/peripheral_module.vhd  peripheral/display.vhd  peripheral/output_register.vhd  vga/vga_module.vhd vga/vga_controller_640_60.vhd vga/vga_disp.vhd vga/vga_bitmap_pkg.vhd ; do echo "vhdl work $src" >> bcomp.tmpprj; done
sort -u bcomp.tmpprj > bcomp.prj
rm -f bcomp.tmpprj
. /opt/Xilinx/14.7/ISE_DS/settings64.sh; xst  -ifn bcomp.scr
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bcomp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Target Device                      : xc3s250e-5-cp132
Output File Name                   : "bcomp.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : bcomp
Safe Implementation                : No
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Shift Register Extraction          : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : YES

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Register Duplication               : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Keep Hierarchy                     : no
Netlist Hierarchy                  : as_optimized
RTL Output                         : no
Global Optimization                : AllClockNets
Read Cores                         : yes
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 50

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mike/git/bcomp/src/vga/vga_bitmap_pkg.vhd" in Library work.
Package <vga_bitmap_pkg> compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/ram/ram74ls189_datatypes.vhd" in Library work.
Package <ram74ls189_datatypes> compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/peripheral/display.vhd" in Library work.
Entity <display> compiled.
Entity <display> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/peripheral/output_register.vhd" in Library work.
Entity <output_register> compiled.
Entity <output_register> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/vga/vga_disp.vhd" in Library work.
Entity <vga_disp> compiled.
Entity <vga_disp> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/vga/vga_controller_640_60.vhd" in Library work.
Entity <vga_controller_640_60> compiled.
Entity <vga_controller_640_60> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/ram/ram74ls189.vhd" in Library work.
Entity <ram74ls189> compiled.
Entity <ram74ls189> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/cpu/control.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/cpu/program_counter.vhd" in Library work.
Entity <program_counter> compiled.
Entity <program_counter> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/cpu/instruction_register.vhd" in Library work.
Entity <instruction_register> compiled.
Entity <instruction_register> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/cpu/register_8bit.vhd" in Library work.
Entity <register_8bit> compiled.
Entity <register_8bit> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/cpu/alu.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/clock/monostable_clock.vhd" in Library work.
Entity <monostable_clock> compiled.
Entity <monostable_clock> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/clock/bistable_clock.vhd" in Library work.
Entity <bistable_clock> compiled.
Entity <bistable_clock> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/clock/astable_clock.vhd" in Library work.
Entity <astable_clock> compiled.
Entity <astable_clock> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/clock/clock_module.vhd" in Library work.
Entity <clock_module> compiled.
Entity <clock_module> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/cpu/cpu_module.vhd" in Library work.
Entity <cpu_module> compiled.
Entity <cpu_module> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/ram/ram_module.vhd" in Library work.
Entity <ram_module> compiled.
Entity <ram_module> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/vga/vga_module.vhd" in Library work.
Entity <vga_module> compiled.
Entity <vga_module> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/peripheral/peripheral_module.vhd" in Library work.
Entity <peripheral_module> compiled.
Entity <peripheral_module> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/cpu/memory_address_register.vhd" in Library work.
Entity <memory_address_register> compiled.
Entity <memory_address_register> (Architecture <Structural>) compiled.
Compiling vhdl file "/home/mike/git/bcomp/src/bcomp.vhd" in Library work.
Entity <bcomp> compiled.
Entity <bcomp> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <bcomp> in library <work> (architecture <Structural>) with generics.
	FREQ = 25000000
	SIMULATION = false

Analyzing hierarchy for entity <clock_module> in library <work> (architecture <Structural>) with generics.
	SIMULATION = false

Analyzing hierarchy for entity <cpu_module> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <ram_module> in library <work> (architecture <Structural>) with generics.
	INITIAL_HIGH = ("0111",
	                "0100",
	                "0111",
	                "0101",
	                "0010",
	                "0100",
	                "0001",
	                "0100",
	                "0001",
	                "0100",
	                "0001",
	                "1000",
	                "0110",
	                "0000",
	                "0000",
	                "0000")
	INITIAL_LOW = ("0001",
	               "1110",
	               "0000",
	               "0000",
	               "1110",
	               "1111",
	               "1110",
	               "1101",
	               "1111",
	               "1110",
	               "1101",
	               "0000",
	               "0011",
	               "0000",
	               "0000",
	               "0000")

Analyzing hierarchy for entity <vga_module> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <peripheral_module> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <monostable_clock> in library <work> (architecture <Structural>) with generics.
	SIMULATION = false

Analyzing hierarchy for entity <bistable_clock> in library <work> (architecture <Structural>) with generics.
	SIMULATION = false

Analyzing hierarchy for entity <astable_clock> in library <work> (architecture <Structural>) with generics.
	SIMULATION = false

Analyzing hierarchy for entity <control> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <program_counter> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <instruction_register> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <register_8bit> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <ram74ls189> in library <work> (architecture <Structural>) with generics.
	INITIAL = ("0111",
	           "0100",
	           "0111",
	           "0101",
	           "0010",
	           "0100",
	           "0001",
	           "0100",
	           "0001",
	           "0100",
	           "0001",
	           "1000",
	           "0110",
	           "0000",
	           "0000",
	           "0000")

Analyzing hierarchy for entity <ram74ls189> in library <work> (architecture <Structural>) with generics.
	INITIAL = ("0001",
	           "1110",
	           "0000",
	           "0000",
	           "1110",
	           "1111",
	           "1110",
	           "1101",
	           "1111",
	           "1110",
	           "1101",
	           "0000",
	           "0011",
	           "0000",
	           "0000",
	           "0000")

Analyzing hierarchy for entity <vga_disp> in library <work> (architecture <Behavioral>) with generics.
	NAMES = ("@@@@RAM",
	         "@@@ADDR",
	         "@@@@OUT",
	         "@@@@BUS",
	         "@@@@ALU",
	         "@@@AREG",
	         "@@@BREG",
	         "@@@@@PC",
	         "@@@CONL",
	         "@@@CONH",
	         "@@@IREG")

Analyzing hierarchy for entity <vga_controller_640_60> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <Structural>) with generics.
	SIMULATION = false

Analyzing hierarchy for entity <output_register> in library <work> (architecture <Structural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <bcomp> in library <work> (Architecture <Structural>).
	FREQ = 25000000
	SIMULATION = false
Entity <bcomp> analyzed. Unit <bcomp> generated.

Analyzing generic Entity <clock_module> in library <work> (Architecture <Structural>).
	SIMULATION = false
Entity <clock_module> analyzed. Unit <clock_module> generated.

Analyzing generic Entity <monostable_clock> in library <work> (Architecture <Structural>).
	SIMULATION = false
Entity <monostable_clock> analyzed. Unit <monostable_clock> generated.

Analyzing generic Entity <bistable_clock> in library <work> (Architecture <Structural>).
	SIMULATION = false
Entity <bistable_clock> analyzed. Unit <bistable_clock> generated.

Analyzing generic Entity <astable_clock> in library <work> (Architecture <Structural>).
	SIMULATION = false
Entity <astable_clock> analyzed. Unit <astable_clock> generated.

Analyzing Entity <cpu_module> in library <work> (Architecture <Structural>).
WARNING:Xst:753 - "/home/mike/git/bcomp/src/cpu/cpu_module.vhd" line 168: Unconnected output port 'data_out' of component 'register_8bit'.
Entity <cpu_module> analyzed. Unit <cpu_module> generated.

Analyzing Entity <control> in library <work> (Architecture <Structural>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <program_counter> in library <work> (Architecture <Structural>).
Entity <program_counter> analyzed. Unit <program_counter> generated.

Analyzing Entity <instruction_register> in library <work> (Architecture <Structural>).
Entity <instruction_register> analyzed. Unit <instruction_register> generated.

Analyzing Entity <register_8bit> in library <work> (Architecture <Structural>).
Entity <register_8bit> analyzed. Unit <register_8bit> generated.

Analyzing Entity <alu> in library <work> (Architecture <Structural>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing generic Entity <ram_module> in library <work> (Architecture <Structural>).
	INITIAL_HIGH = ("0111",
	                "0100",
	                "0111",
	                "0101",
	                "0010",
	                "0100",
	                "0001",
	                "0100",
	                "0001",
	                "0100",
	                "0001",
	                "1000",
	                "0110",
	                "0000",
	                "0000",
	                "0000")
	INITIAL_LOW = ("0001",
	               "1110",
	               "0000",
	               "0000",
	               "1110",
	               "1111",
	               "1110",
	               "1101",
	               "1111",
	               "1110",
	               "1101",
	               "0000",
	               "0011",
	               "0000",
	               "0000",
	               "0000")
Entity <ram_module> analyzed. Unit <ram_module> generated.

Analyzing generic Entity <ram74ls189.1> in library <work> (Architecture <Structural>).
	INITIAL = ("0111",
	           "0100",
	           "0111",
	           "0101",
	           "0010",
	           "0100",
	           "0001",
	           "0100",
	           "0001",
	           "0100",
	           "0001",
	           "1000",
	           "0110",
	           "0000",
	           "0000",
	           "0000")
Entity <ram74ls189.1> analyzed. Unit <ram74ls189.1> generated.

Analyzing generic Entity <ram74ls189.2> in library <work> (Architecture <Structural>).
	INITIAL = ("0001",
	           "1110",
	           "0000",
	           "0000",
	           "1110",
	           "1111",
	           "1110",
	           "1101",
	           "1111",
	           "1110",
	           "1101",
	           "0000",
	           "0011",
	           "0000",
	           "0000",
	           "0000")
Entity <ram74ls189.2> analyzed. Unit <ram74ls189.2> generated.

Analyzing Entity <vga_module> in library <work> (Architecture <Structural>).
Entity <vga_module> analyzed. Unit <vga_module> generated.

Analyzing generic Entity <vga_disp> in library <work> (Architecture <Behavioral>).
	NAMES = ("@@@@RAM",
	         "@@@ADDR",
	         "@@@@OUT",
	         "@@@@BUS",
	         "@@@@ALU",
	         "@@@AREG",
	         "@@@BREG",
	         "@@@@@PC",
	         "@@@CONL",
	         "@@@CONH",
	         "@@@IREG")
Entity <vga_disp> analyzed. Unit <vga_disp> generated.

Analyzing Entity <vga_controller_640_60> in library <work> (Architecture <Behavioral>).
Entity <vga_controller_640_60> analyzed. Unit <vga_controller_640_60> generated.

Analyzing Entity <peripheral_module> in library <work> (Architecture <Structural>).
Entity <peripheral_module> analyzed. Unit <peripheral_module> generated.

Analyzing generic Entity <display> in library <work> (Architecture <Structural>).
	SIMULATION = false
Entity <display> analyzed. Unit <display> generated.

Analyzing Entity <output_register> in library <work> (Architecture <Structural>).
Entity <output_register> analyzed. Unit <output_register> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <monostable_clock>.
    Related source file is "/home/mike/git/bcomp/src/clock/monostable_clock.vhd".
    Found 1-bit register for signal <btn_delay>.
    Found 21-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <monostable_clock> synthesized.


Synthesizing Unit <bistable_clock>.
    Related source file is "/home/mike/git/bcomp/src/clock/bistable_clock.vhd".
    Found 21-bit up counter for signal <counter>.
    Found 1-bit register for signal <sw_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <bistable_clock> synthesized.


Synthesizing Unit <astable_clock>.
    Related source file is "/home/mike/git/bcomp/src/clock/astable_clock.vhd".
    Found 1-bit register for signal <clk>.
    Found 23-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <astable_clock> synthesized.


Synthesizing Unit <control>.
    Related source file is "/home/mike/git/bcomp/src/cpu/control.vhd".
    Found 48x17-bit ROM for signal <control_o$rom0000> created at line 222.
    Found 2-bit up counter for signal <counter>.
    Found 6-bit adder for signal <micro_op_addr>.
    Found 4x2-bit multiplier for signal <micro_op_addr$mult0000> created at line 220.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <control> synthesized.


Synthesizing Unit <program_counter>.
    Related source file is "/home/mike/git/bcomp/src/cpu/program_counter.vhd".
    Found 8-bit tristate buffer for signal <$mux0000>.
    Found 4-bit up counter for signal <data>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 Tristate(s).
Unit <program_counter> synthesized.


Synthesizing Unit <instruction_register>.
    Related source file is "/home/mike/git/bcomp/src/cpu/instruction_register.vhd".
    Found 8-bit tristate buffer for signal <data_out>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <instruction_register> synthesized.


Synthesizing Unit <register_8bit>.
    Related source file is "/home/mike/git/bcomp/src/cpu/register_8bit.vhd".
    Found 8-bit tristate buffer for signal <data_out>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <register_8bit> synthesized.


Synthesizing Unit <alu>.
    Related source file is "/home/mike/git/bcomp/src/cpu/alu.vhd".
    Found 8-bit tristate buffer for signal <result_o>.
    Found 9-bit subtractor for signal <minus>.
    Found 9-bit adder for signal <plus>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <alu> synthesized.


Synthesizing Unit <ram74ls189_1>.
    Related source file is "/home/mike/git/bcomp/src/ram/ram74ls189.vhd".
    Found 16x4-bit single-port RAM <Mram_data> for signal <data>.
    Found 4-bit tristate buffer for signal <data_o>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Tristate(s).
Unit <ram74ls189_1> synthesized.


Synthesizing Unit <ram74ls189_2>.
    Related source file is "/home/mike/git/bcomp/src/ram/ram74ls189.vhd".
    Found 16x4-bit single-port RAM <Mram_data> for signal <data>.
    Found 4-bit tristate buffer for signal <data_o>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Tristate(s).
Unit <ram74ls189_2> synthesized.


Synthesizing Unit <vga_disp>.
    Related source file is "/home/mike/git/bcomp/src/vga/vga_disp.vhd".
WARNING:Xst:646 - Signal <letter_val> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <col_char> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bitmap> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "/home/mike/git/bcomp/src/vga/vga_disp.vhd" line 79: The result of a 3x4-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 27x256-bit ROM for signal <$mux0007> created at line 84.
    Found 16x4-bit ROM for signal <row$rom0000>.
    Found 7-bit adder for signal <$add0000> created at line 101.
    Found 8-bit 7-to-1 multiplexer for signal <$mux0006> created at line 82.
    Found 8-bit adder for signal <bitmap$addsub0000> created at line 86.
    Found 8-bit adder for signal <bitmap$addsub0001> created at line 107.
    Found 4-bit subtractor for signal <bitmap$addsub0002> created at line 79.
    Found 1-bit 256-to-1 multiplexer for signal <bitmap$mux0000> created at line 86.
    Found 1-bit 256-to-1 multiplexer for signal <bitmap$mux0002> created at line 107.
    Found 4-bit subtractor for signal <bitmap$sub0000> created at line 79.
    Found 12-bit adder for signal <col$add0000>.
    Found 12-bit adder for signal <col$addsub0000>.
    Found 12-bit subtractor for signal <col$sub0000> created at line 96.
    Found 13-bit subtractor for signal <led_array_i$addsub0000> created at line 101.
    Found 1-bit 88-to-1 multiplexer for signal <led_array_i$mux0000> created at line 101.
    Found 12-bit adder for signal <row$add0000>.
    Found 12-bit adder for signal <row$addsub0000>.
    Found 12-bit subtractor for signal <row$sub0000> created at line 78.
    Found 11-bit comparator lessequal for signal <vga_o$cmp_le0000> created at line 114.
    Found 11-bit comparator lessequal for signal <vga_o$cmp_le0001> created at line 114.
    Found 12-bit adder for signal <xdiff$addsub0000>.
    Found 11-bit comparator greatequal for signal <xdiff$cmp_ge0000> created at line 93.
    Found 11-bit comparator greatequal for signal <xdiff$cmp_ge0001> created at line 93.
    Found 11-bit comparator greatequal for signal <xdiff$cmp_ge0002> created at line 74.
    Found 11-bit comparator less for signal <xdiff$cmp_lt0000> created at line 93.
    Found 11-bit comparator less for signal <xdiff$cmp_lt0001> created at line 93.
    Found 11-bit comparator less for signal <xdiff$cmp_lt0002> created at line 74.
    Found 3x4-bit multiplier for signal <xdiff$mult0001> created at line 79.
    Found 12-bit adder for signal <ydiff$addsub0000>.
    Summary:
	inferred   2 ROM(s).
	inferred  14 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   8 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <vga_disp> synthesized.


Synthesizing Unit <vga_controller_640_60>.
    Related source file is "/home/mike/git/bcomp/src/vga/vga_controller_640_60.vhd".
    Found 1-bit register for signal <HS_o>.
    Found 1-bit register for signal <VS_o>.
    Found 1-bit register for signal <blank_o>.
    Found 11-bit up counter for signal <hcounter>.
    Found 11-bit comparator greatequal for signal <HS_o$cmp_ge0000> created at line 177.
    Found 11-bit comparator less for signal <HS_o$cmp_lt0000> created at line 177.
    Found 11-bit up counter for signal <vcounter>.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0000> created at line 202.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0001> created at line 202.
    Found 11-bit comparator greatequal for signal <VS_o$cmp_ge0000> created at line 193.
    Found 11-bit comparator less for signal <VS_o$cmp_lt0000> created at line 193.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.


Synthesizing Unit <display>.
    Related source file is "/home/mike/git/bcomp/src/peripheral/display.vhd".
    Found 2048x8-bit ROM for signal <data_value$rom0000> created at line 344.
    Found 1-of-4 decoder for signal <seg_an_o>.
    Found 15-bit up counter for signal <counter>.
    Found 2-bit up counter for signal <segment>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   1 Decoder(s).
Unit <display> synthesized.


Synthesizing Unit <output_register>.
    Related source file is "/home/mike/git/bcomp/src/peripheral/output_register.vhd".
    Found 8-bit register for signal <data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <output_register> synthesized.


Synthesizing Unit <clock_module>.
    Related source file is "/home/mike/git/bcomp/src/clock/clock_module.vhd".
Unit <clock_module> synthesized.


Synthesizing Unit <cpu_module>.
    Related source file is "/home/mike/git/bcomp/src/cpu/cpu_module.vhd".
WARNING:Xst:1780 - Signal <addr_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit tristate buffer for signal <addr_o>.
    Found 8-bit tristate buffer for signal <data_io>.
    Found 1-bit register for signal <carry_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  12 Tristate(s).
Unit <cpu_module> synthesized.


Synthesizing Unit <ram_module>.
    Related source file is "/home/mike/git/bcomp/src/ram/ram_module.vhd".
    Found 8-bit tristate buffer for signal <data_io>.
    Summary:
	inferred   8 Tristate(s).
Unit <ram_module> synthesized.


Synthesizing Unit <vga_module>.
    Related source file is "/home/mike/git/bcomp/src/vga/vga_module.vhd".
Unit <vga_module> synthesized.


Synthesizing Unit <peripheral_module>.
    Related source file is "/home/mike/git/bcomp/src/peripheral/peripheral_module.vhd".
Unit <peripheral_module> synthesized.


Synthesizing Unit <bcomp>.
    Related source file is "/home/mike/git/bcomp/src/bcomp.vhd".
WARNING:Xst:647 - Input <btn_i<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pmod_i<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw_i<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 8-to-1 multiplexer for signal <led_o>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <bcomp> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port RAM                              : 2
# ROMs                                                 : 4
 16x4-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
 27x256-bit ROM                                        : 1
 48x17-bit ROM                                         : 1
# Multipliers                                          : 2
 3x4-bit multiplier                                    : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 17
 12-bit adder                                          : 6
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 1
 4-bit subtractor                                      : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 9
 11-bit up counter                                     : 2
 15-bit up counter                                     : 1
 2-bit up counter                                      : 2
 21-bit up counter                                     : 2
 23-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 7
 8-bit register                                        : 4
# Comparators                                          : 14
 11-bit comparator greatequal                          : 5
 11-bit comparator less                                : 7
 11-bit comparator lessequal                           : 2
# Multiplexers                                         : 12
 1-bit 256-to-1 multiplexer                            : 2
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 88-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 17
 1-bit tristate buffer                                 : 8
 4-bit tristate buffer                                 : 3
 8-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram74ls189_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <we_i>          | high     |
    |     addrA          | connected to signal <address_i>     |          |
    |     diA            | connected to signal <data_i>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram74ls189_1> synthesized (advanced).

Synthesizing (advanced) Unit <ram74ls189_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <we_i>          | high     |
    |     addrA          | connected to signal <address_i>     |          |
    |     diA            | connected to signal <data_i>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram74ls189_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port distributed RAM                  : 2
# ROMs                                                 : 4
 16x4-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
 27x256-bit ROM                                        : 1
 48x17-bit ROM                                         : 1
# Multipliers                                          : 2
 3x4-bit multiplier                                    : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 1
 12-bit subtractor                                     : 2
 4-bit adder                                           : 3
 4-bit subtractor                                      : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 9
 11-bit up counter                                     : 2
 15-bit up counter                                     : 1
 2-bit up counter                                      : 2
 21-bit up counter                                     : 2
 23-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 14
 11-bit comparator greatequal                          : 5
 11-bit comparator less                                : 7
 11-bit comparator lessequal                           : 2
# Multiplexers                                         : 9
 1-bit 256-to-1 multiplexer                            : 2
 1-bit 7-to-1 multiplexer                              : 5
 1-bit 88-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit ram_module: 16 internal tristates are replaced by logic (pull-up yes): data_io<0>, data_io<1>, data_io<2>, data_io<3>, data_io<4>, data_io<5>, data_io<6>, data_io<7>, data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>.
WARNING:Xst:2042 - Unit cpu_module: 12 internal tristates are replaced by logic (pull-up yes): addr_o<0>, addr_o<1>, addr_o<2>, addr_o<3>, data_io<0>, data_io<1>, data_io<2>, data_io<3>, data_io<4>, data_io<5>, data_io<6>, data_io<7>.
WARNING:Xst:2042 - Unit alu: 8 internal tristates are replaced by logic (pull-up yes): result_o<0>, result_o<1>, result_o<2>, result_o<3>, result_o<4>, result_o<5>, result_o<6>, result_o<7>.
WARNING:Xst:2042 - Unit register_8bit: 8 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>.
WARNING:Xst:2042 - Unit instruction_register: 8 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>.
WARNING:Xst:2042 - Unit program_counter: 8 internal tristates are replaced by logic (pull-up yes): data_io<0>, data_io<1>, data_io<2>, data_io<3>, data_io<4>, data_io<5>, data_io<6>, data_io<7>.

Optimizing unit <bcomp> ...

Optimizing unit <vga_disp> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <output_register> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 50) on block bcomp, actual ratio is 26.
Forward register balancing over carry chain inst_vga_module/inst_vga_disp/Mcompar_vga_o_cmp_le0000_cy<0>
Forward register balancing over carry chain inst_vga_module/inst_vga_disp/Msub_row_sub0000_cy<2>
Forward register balancing over carry chain inst_vga_module/inst_vga_disp/Mcompar_vga_o_cmp_le0001_cy<0>

Pipelining and Register Balancing Report ...

Processing Unit <bcomp> :
	Register(s) inst_cpu_module/inst_program_counter/data_0 has(ve) been backward balanced into : inst_cpu_module/inst_program_counter/data_0_BRB0 inst_cpu_module/inst_program_counter/data_0_BRB1 inst_cpu_module/inst_program_counter/data_0_BRB2 inst_cpu_module/inst_program_counter/data_0_BRB3.
	Register(s) inst_cpu_module/inst_program_counter/data_1 has(ve) been backward balanced into : inst_cpu_module/inst_program_counter/data_1_BRB0 inst_cpu_module/inst_program_counter/data_1_BRB2 .
	Register(s) inst_cpu_module/inst_program_counter/data_2 has(ve) been backward balanced into : inst_cpu_module/inst_program_counter/data_2_BRB1 inst_cpu_module/inst_program_counter/data_2_BRB2 inst_cpu_module/inst_program_counter/data_2_BRB3.
	Register(s) inst_cpu_module/inst_program_counter/data_3 has(ve) been backward balanced into : inst_cpu_module/inst_program_counter/data_3_BRB1 inst_cpu_module/inst_program_counter/data_3_BRB2 inst_cpu_module/inst_program_counter/data_3_BRB3.
Unit <bcomp> processed.
FlipFlop inst_cpu_module/inst_control/counter_0 has been replicated 1 time(s)
FlipFlop inst_cpu_module/inst_control/counter_1 has been replicated 3 time(s)
FlipFlop inst_cpu_module/inst_instruction_register/data_4 has been replicated 2 time(s)
FlipFlop inst_cpu_module/inst_instruction_register/data_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 175
 Flip-Flops                                            : 175

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : bcomp.ngc
Output Format                      : NGC
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 1586
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 109
#      LUT2                        : 93
#      LUT2_D                      : 3
#      LUT3                        : 232
#      LUT3_D                      : 6
#      LUT3_L                      : 5
#      LUT4                        : 550
#      LUT4_D                      : 16
#      LUT4_L                      : 16
#      MUXCY                       : 169
#      MUXF5                       : 184
#      MUXF6                       : 35
#      MUXF7                       : 6
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 137
# FlipFlops/Latches                : 175
#      FD                          : 59
#      FDC                         : 6
#      FDCE                        : 42
#      FDE                         : 9
#      FDPE                        : 1
#      FDR                         : 14
#      FDRE                        : 34
#      FDS                         : 1
#      FDSE                        : 9
# RAMS                             : 8
#      RAM16X1S                    : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 21
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      577  out of   2448    23%  
 Number of Slice Flip Flops:            175  out of   4896     3%  
 Number of 4 input LUTs:               1059  out of   4896    21%  
    Number used as logic:              1051
    Number used as RAMs:                  8
 Number of IOs:                          59
 Number of bonded IOBs:                  52  out of     92    56%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+------------------------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)                          | Load  |
------------------------------------------+------------------------------------------------+-------+
clk_i                                     | BUFGP                                          | 129   |
clk1(inst_clock_module/clk_deriv_o69_f5:O)| BUFG(*)(inst_cpu_module/inst_a_register/data_0)| 54    |
------------------------------------------+------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btn_i<2>                           | IBUF                   | 49    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.968ns (Maximum Frequency: 100.325MHz)
   Minimum input arrival time before clock: 6.755ns
   Maximum output required time after clock: 24.860ns
   Maximum combinational path delay: 21.225ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 6.943ns (frequency: 144.025MHz)
  Total number of paths / destination ports: 2731 / 199
-------------------------------------------------------------------------
Delay:               6.943ns (Levels of Logic = 3)
  Source:            inst_vga_module/inst_vga_controller_640_60/hcounter_1 (FF)
  Destination:       inst_vga_module/inst_vga_controller_640_60/vcounter_10 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: inst_vga_module/inst_vga_controller_640_60/hcounter_1 to inst_vga_module/inst_vga_controller_640_60/vcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             40   0.514   1.227  inst_vga_module/inst_vga_controller_640_60/hcounter_1 (inst_vga_module/inst_vga_controller_640_60/hcounter_1)
     LUT3:I0->O            1   0.612   0.387  inst_vga_module/inst_vga_controller_640_60/vcounter_cmp_eq000029 (inst_vga_module/inst_vga_controller_640_60/vcounter_cmp_eq000029)
     LUT3:I2->O           34   0.612   1.225  inst_vga_module/inst_vga_controller_640_60/vcounter_cmp_eq000041 (inst_vga_module/inst_vga_controller_640_60/vcounter_cmp_eq0000)
     LUT4:I0->O           21   0.612   0.959  inst_vga_module/inst_vga_controller_640_60/vcounter_and000055 (inst_vga_module/inst_vga_controller_640_60/vcounter_and0000)
     FDRE:R                    0.795          inst_vga_module/inst_vga_controller_640_60/vcounter_0
    ----------------------------------------
    Total                      6.943ns (3.145ns logic, 3.798ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 9.968ns (frequency: 100.325MHz)
  Total number of paths / destination ports: 58609 / 134
-------------------------------------------------------------------------
Delay:               9.968ns (Levels of Logic = 8)
  Source:            inst_cpu_module/inst_instruction_register/data_6 (FF)
  Destination:       inst_ram_module/inst_ram74ls189_low/Mram_data2 (RAM)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: inst_cpu_module/inst_instruction_register/data_6 to inst_ram_module/inst_ram74ls189_low/Mram_data2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.514   0.952  inst_cpu_module/inst_instruction_register/data_6 (inst_cpu_module/inst_instruction_register/data_6)
     LUT4:I2->O            2   0.612   0.383  inst_cpu_module/inst_control/Madd_micro_op_addr_xor<3>11_SW1 (N273)
     LUT4:I3->O           13   0.612   0.839  inst_cpu_module/inst_control/Madd_micro_op_addr_xor<3>11_1 (inst_cpu_module/inst_control/Madd_micro_op_addr_xor<3>11)
     LUT4:I3->O            1   0.612   0.000  inst_cpu_module/inst_control/Mrom_control_o_rom000020_f51 (inst_cpu_module/inst_control/Mrom_control_o_rom000020_f52)
     MUXF5:I0->O           1   0.278   0.000  inst_cpu_module/inst_control/Mrom_control_o_rom000020_f5 (inst_cpu_module/inst_control/Mrom_control_o_rom000020_f5)
     MUXF6:I1->O           5   0.451   0.538  inst_cpu_module/inst_control/Mrom_control_o_rom000020_f6 (led_array_cpu<49>)
     MUXF5:S->O           18   0.641   0.908  addr_ram<3> (addr_ram<3>)
     RAM16X1S:A3->O        5   1.065   0.568  inst_ram_module/inst_ram74ls189_low/Mram_data1 (inst_ram_module/inst_ram74ls189_low/_varindex0000<0>)
     LUT4:I2->O            1   0.612   0.000  inst_ram_module/data_in<0>1 (inst_ram_module/data_in<0>)
     RAM16X1S:D                0.383          inst_ram_module/inst_ram74ls189_low/Mram_data1
    ----------------------------------------
    Total                      9.968ns (5.780ns logic, 4.188ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 167 / 31
-------------------------------------------------------------------------
Offset:              6.679ns (Levels of Logic = 5)
  Source:            sw_i<1> (PAD)
  Destination:       inst_peripheral_module/inst_output_register/data_7 (FF)
  Destination Clock: clk_i rising

  Data Path: sw_i<1> to inst_peripheral_module/inst_output_register/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.106   1.224  sw_i_1_IBUF (sw_i_1_IBUF)
     LUT4:I0->O            1   0.612   0.000  addr_ram<3>_F (N615)
     MUXF5:I0->O          18   0.278   0.908  addr_ram<3> (addr_ram<3>)
     RAM16X1S:A3->O        5   1.065   0.607  inst_ram_module/inst_ram74ls189_high/Mram_data1 (inst_ram_module/inst_ram74ls189_high/_varindex0000<0>)
     LUT4:I1->O            3   0.612   0.000  data<4>LogicTrst (data<4>)
     FDCE:D                    0.268          inst_peripheral_module/inst_output_register/data_4
    ----------------------------------------
    Total                      6.679ns (3.941ns logic, 2.738ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 806 / 75
-------------------------------------------------------------------------
Offset:              6.755ns (Levels of Logic = 5)
  Source:            sw_i<1> (PAD)
  Destination:       inst_ram_module/inst_ram74ls189_low/Mram_data2 (RAM)
  Destination Clock: clk1 rising

  Data Path: sw_i<1> to inst_ram_module/inst_ram74ls189_low/Mram_data2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.106   1.224  sw_i_1_IBUF (sw_i_1_IBUF)
     LUT4:I0->O            1   0.612   0.000  addr_ram<3>_F (N615)
     MUXF5:I0->O          18   0.278   0.908  addr_ram<3> (addr_ram<3>)
     RAM16X1S:A3->O        5   1.065   0.568  inst_ram_module/inst_ram74ls189_low/Mram_data1 (inst_ram_module/inst_ram74ls189_low/_varindex0000<0>)
     LUT4:I2->O            1   0.612   0.000  inst_ram_module/data_in<0>1 (inst_ram_module/data_in<0>)
     RAM16X1S:D                0.383          inst_ram_module/inst_ram74ls189_low/Mram_data1
    ----------------------------------------
    Total                      6.755ns (4.056ns logic, 2.699ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 1942366 / 29
-------------------------------------------------------------------------
Offset:              24.860ns (Levels of Logic = 22)
  Source:            inst_vga_module/inst_vga_controller_640_60/vcounter_0 (FF)
  Destination:       vga_col_o<0> (PAD)
  Source Clock:      clk_i rising

  Data Path: inst_vga_module/inst_vga_controller_640_60/vcounter_0 to vga_col_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.514   1.074  inst_vga_module/inst_vga_controller_640_60/vcounter_0 (inst_vga_module/inst_vga_controller_640_60/vcounter_0)
     LUT4:I0->O           14   0.612   0.919  inst_vga_module/inst_vga_disp/mux0006_3_cmp_eq000719 (inst_vga_module/inst_vga_disp/N2)
     LUT3:I1->O            5   0.612   0.607  inst_vga_module/inst_vga_disp/row_mux0000<1>11 (inst_vga_module/inst_vga_disp/N168)
     LUT2:I1->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/row_mux0000<2>22 (inst_vga_module/inst_vga_disp/row_mux0000<2>21)
     MUXF5:I0->O          19   0.278   1.074  inst_vga_module/inst_vga_disp/row_mux0000<2>2_f5 (inst_vga_module/inst_vga_disp/row_mux0000<2>)
     LUT4:I0->O            5   0.612   0.541  inst_vga_module/inst_vga_disp/_mux0000<0>222 (inst_vga_module/inst_vga_disp/N62)
     LUT4:I3->O            1   0.612   0.509  inst_vga_module/inst_vga_disp/_mux0000<0>3_SW1 (N485)
     LUT3:I0->O            1   0.612   0.426  inst_vga_module/inst_vga_disp/_mux0000<0>3 (inst_vga_module/inst_vga_disp/_mux0000<0>12)
     LUT3:I1->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux__mux0006<6>_3 (inst_vga_module/inst_vga_disp/Mmux__mux0006<6>_3)
     MUXF5:I1->O          55   0.278   1.231  inst_vga_module/inst_vga_disp/Mmux__mux0006<6>_2_f5 (inst_vga_module/inst_vga_disp/Mmux__index0006)
     LUT2:I0->O            2   0.612   0.449  inst_vga_module/inst_vga_disp/Mrom__mux00077451 (inst_vga_module/inst_vga_disp/N73)
     LUT4:I1->O            1   0.612   0.360  inst_vga_module/inst_vga_disp/Mrom__mux00071979 (inst_vga_module/inst_vga_disp/Mrom__mux00071979)
     LUT4:I3->O            1   0.612   0.426  inst_vga_module/inst_vga_disp/Mrom__mux000719761_SW0 (N383)
     LUT4:I1->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_221_F (N659)
     MUXF5:I0->O           1   0.278   0.426  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_221 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_221)
     LUT4:I1->O            1   0.612   0.360  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_171 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_171)
     LUT4:I3->O            1   0.612   0.426  inst_vga_module/inst_vga_disp/bitmap_addsub0000<5> (inst_vga_module/inst_vga_disp/bitmap_addsub0000<5>1)
     LUT3:I1->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_4 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_4)
     MUXF5:I0->O           2   0.278   0.449  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux0000_2_f5 (inst_vga_module/inst_vga_disp/bitmap_mux00001)
     LUT3:I1->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/vga_o<0>42_SW02 (inst_vga_module/inst_vga_disp/vga_o<0>42_SW01)
     MUXF5:I0->O           1   0.278   0.360  inst_vga_module/inst_vga_disp/vga_o<0>42_SW0_f5 (N579)
     LUT4:I3->O            1   0.612   0.357  inst_vga_module/inst_vga_disp/vga_o<0>42 (vga_col_o_0_OBUF)
     OBUF:I->O                 3.169          vga_col_o_0_OBUF (vga_col_o<0>)
    ----------------------------------------
    Total                     24.860ns (14.865ns logic, 9.995ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 1463872 / 16
-------------------------------------------------------------------------
Offset:              24.437ns (Levels of Logic = 23)
  Source:            inst_cpu_module/inst_instruction_register/data_6 (FF)
  Destination:       vga_col_o<7> (PAD)
  Source Clock:      clk1 rising

  Data Path: inst_cpu_module/inst_instruction_register/data_6 to vga_col_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.514   0.952  inst_cpu_module/inst_instruction_register/data_6 (inst_cpu_module/inst_instruction_register/data_6)
     LUT4:I2->O            2   0.612   0.383  inst_cpu_module/inst_control/Madd_micro_op_addr_xor<3>11_SW1 (N273)
     LUT4:I3->O           13   0.612   0.839  inst_cpu_module/inst_control/Madd_micro_op_addr_xor<3>11_1 (inst_cpu_module/inst_control/Madd_micro_op_addr_xor<3>11)
     LUT4:I3->O            1   0.612   0.000  inst_cpu_module/inst_control/Mrom_control_o_rom000020_f51 (inst_cpu_module/inst_control/Mrom_control_o_rom000020_f52)
     MUXF5:I0->O           1   0.278   0.000  inst_cpu_module/inst_control/Mrom_control_o_rom000020_f5 (inst_cpu_module/inst_control/Mrom_control_o_rom000020_f5)
     MUXF6:I1->O           5   0.451   0.538  inst_cpu_module/inst_control/Mrom_control_o_rom000020_f6 (led_array_cpu<49>)
     MUXF5:S->O           18   0.641   0.908  addr_ram<3> (addr_ram<3>)
     RAM16X1S:A3->O        5   1.065   0.607  inst_ram_module/inst_ram74ls189_high/Mram_data3 (inst_ram_module/inst_ram74ls189_high/_varindex0000<2>)
     LUT4:I1->O            3   0.612   0.603  data<6>LogicTrst (data<6>)
     LUT3:I0->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_137 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_137)
     MUXF5:I1->O           1   0.278   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_12_f5_2 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_12_f53)
     MUXF6:I0->O           1   0.451   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_10_f6_1 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_10_f62)
     MUXF7:I1->O           1   0.451   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_9_f7_0 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_9_f71)
     MUXF8:I1->O           1   0.451   0.387  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_8_f8 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_8_f8)
     LUT3:I2->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_4 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_4)
     MUXF5:I0->O          11   0.278   0.862  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_2_f5 (inst_vga_module/inst_vga_disp/led_array_i_mux0000)
     LUT4:I1->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211431 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211431)
     MUXF5:I1->O           1   0.278   0.509  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021143_f5 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021143)
     LUT4:I0->O            1   0.612   0.426  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021174 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021174)
     LUT4:I1->O            1   0.612   0.387  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211659_SW0 (N433)
     LUT4:I2->O            3   0.612   0.481  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211659 (inst_vga_module/inst_vga_disp/bitmap_mux0002)
     LUT4:I2->O            3   0.612   0.454  inst_vga_module/inst_vga_disp/vga_o<6>1 (vga_col_o_3_OBUF)
     LUT4:I3->O            3   0.612   0.451  inst_vga_module/inst_vga_disp/vga_o<4> (vga_col_o_1_OBUF)
     OBUF:I->O                 3.169          vga_col_o_7_OBUF (vga_col_o<7>)
    ----------------------------------------
    Total                     24.437ns (15.649ns logic, 8.788ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27131 / 23
-------------------------------------------------------------------------
Delay:               21.225ns (Levels of Logic = 20)
  Source:            sw_i<1> (PAD)
  Destination:       vga_col_o<7> (PAD)

  Data Path: sw_i<1> to vga_col_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.106   1.224  sw_i_1_IBUF (sw_i_1_IBUF)
     LUT4:I0->O            1   0.612   0.000  addr_ram<3>_F (N615)
     MUXF5:I0->O          18   0.278   0.908  addr_ram<3> (addr_ram<3>)
     RAM16X1S:A3->O        5   1.065   0.607  inst_ram_module/inst_ram74ls189_high/Mram_data3 (inst_ram_module/inst_ram74ls189_high/_varindex0000<2>)
     LUT4:I1->O            3   0.612   0.603  data<6>LogicTrst (data<6>)
     LUT3:I0->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_137 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_137)
     MUXF5:I1->O           1   0.278   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_12_f5_2 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_12_f53)
     MUXF6:I0->O           1   0.451   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_10_f6_1 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_10_f62)
     MUXF7:I1->O           1   0.451   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_9_f7_0 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_9_f71)
     MUXF8:I1->O           1   0.451   0.387  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_8_f8 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_8_f8)
     LUT3:I2->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_4 (inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_4)
     MUXF5:I0->O          11   0.278   0.862  inst_vga_module/inst_vga_disp/Mmux_led_array_i_mux0000_2_f5 (inst_vga_module/inst_vga_disp/led_array_i_mux0000)
     LUT4:I1->O            1   0.612   0.000  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211431 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211431)
     MUXF5:I1->O           1   0.278   0.509  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021143_f5 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021143)
     LUT4:I0->O            1   0.612   0.426  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021174 (inst_vga_module/inst_vga_disp/Mmux_bitmap_mux00021174)
     LUT4:I1->O            1   0.612   0.387  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211659_SW0 (N433)
     LUT4:I2->O            3   0.612   0.481  inst_vga_module/inst_vga_disp/Mmux_bitmap_mux000211659 (inst_vga_module/inst_vga_disp/bitmap_mux0002)
     LUT4:I2->O            3   0.612   0.454  inst_vga_module/inst_vga_disp/vga_o<6>1 (vga_col_o_3_OBUF)
     LUT4:I3->O            3   0.612   0.451  inst_vga_module/inst_vga_disp/vga_o<4> (vga_col_o_1_OBUF)
     OBUF:I->O                 3.169          vga_col_o_7_OBUF (vga_col_o<7>)
    ----------------------------------------
    Total                     21.225ns (13.925ns logic, 7.300ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 47.89 secs
 
--> 


Total memory usage is 663728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    2 (   0 filtered)

. /opt/Xilinx/14.7/ISE_DS/settings64.sh; ngdbuild  bcomp.ngc #-bm bcomp.bmm
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild bcomp.ngc

Reading NGO file "/home/mike/git/bcomp/src/bcomp.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "bcomp.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "bcomp.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "bcomp.bld"...

NGDBUILD done.
if [ -r bcomp_par.ncd ]; then \
	cp bcomp_par.ncd smartguide.ncd; \
	smartguide="-smartguide smartguide.ncd"; \
else \
	smartguide=""; \
fi; \
. /opt/Xilinx/14.7/ISE_DS/settings64.sh; \
map  -timing -ol high -detail -pr b -register_duplication -w $smartguide bcomp.ngd
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "3s250ecp132-5".
Mapping design into LUTs...
Writing file bcomp.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   inst_peripheral_module/inst_display/Mrom_data_value_rom0000251_18 failed to
   merge with F5 multiplexer
   inst_peripheral_module/inst_display/Mrom_data_value_rom0000891_13_f5.  There
   is a conflict for the GYMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:33fa26b3) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:33fa26b3) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:33fa26b3) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:64dd025f) REAL time: 12 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:64dd025f) REAL time: 12 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:64dd025f) REAL time: 12 secs 

Phase 7.8  Global Placement
.............................
..
..........
Phase 7.8  Global Placement (Checksum:90cc68a8) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:90cc68a8) REAL time: 16 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:1944380c) REAL time: 19 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1944380c) REAL time: 19 secs 

Total REAL time to Placer completion: 19 secs 
Total CPU  time to Placer completion: 16 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:           172 out of   4,896    3%
  Number of 4 input LUTs:               956 out of   4,896   19%
Logic Distribution:
  Number of occupied Slices:            620 out of   2,448   25%
    Number of Slices containing only related logic:     620 out of     620 100%
    Number of Slices containing unrelated logic:          0 out of     620   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,069 out of   4,896   21%
    Number used as logic:               948
    Number used as a route-thru:        113
    Number used as 16x1 RAMs:             8

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 59 out of      92   64%
    IOB Flip Flops:                       3
  Number of BUFGMUXs:                     2 out of      24    8%

Average Fanout of Non-Clock Nets:                3.79

Peak Memory Usage:  788 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   23 secs 

Mapping completed.
See MAP report file "bcomp.mrp" for details.
. /opt/Xilinx/14.7/ISE_DS/settings64.sh; \
if par  -ol high -w bcomp.ncd bcomp_par.ncd; then \
	:; \
else \
	make etwr; \
fi 
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: bcomp.pcf.
Loading device for application Rf_Device from file '3s250e.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "bcomp" is an NCD, version 3.2, device xc3s250e, package cp132, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          59 out of 92     64%

   Number of External Input IOBs                 29

      Number of External Input IBUFs             29
        Number of LOCed External Input IBUFs     29 out of 29    100%


   Number of External Output IOBs                30

      Number of External Output IOBs             30
        Number of LOCed External Output IOBs     30 out of 30    100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        2 out of 24      8%
   Number of Slices                        620 out of 2448   25%
      Number of SLICEMs                     16 out of 1224    1%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal pmod_i<12>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pmod_i<13>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pmod_i<14>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pmod_i<15>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal sw_i<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal sw_i<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal btn_i<3>_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 4077 unrouted;      REAL time: 12 secs 

Phase  2  : 3931 unrouted;      REAL time: 12 secs 

Phase  3  : 1010 unrouted;      REAL time: 13 secs 

Phase  4  : 1010 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: bcomp_par.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Total REAL time to Router completion: 15 secs 
Total CPU time to Router completion: 15 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clk_i_BUFGP |  BUFGMUX_X2Y1| No   |   76 |  0.039     |  0.101      |
+---------------------+--------------+------+------+------------+-------------+
|                 clk | BUFGMUX_X1Y10| No   |   44 |  0.036     |  0.097      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_i = PERIOD TIMEGRP "clk_i" 40 ns H | SETUP       |    33.087ns|     6.913ns|       0|           0
  IGH 50%                                   | HOLD        |     0.892ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 15 secs 

Peak Memory Usage:  505 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 0

Writing design to file bcomp_par.ncd



PAR done!
. /opt/Xilinx/14.7/ISE_DS/settings64.sh; \
bitgen  -g DriveDone:yes -g StartupClk:Cclk -w bcomp_par.ncd bcomp.bit
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '3s250e.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "bcomp" is an NCD, version 3.2, device xc3s250e, package cp132, speed -5

Thu Apr 13 10:01:40 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal <pmod_i<12>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pmod_i<13>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pmod_i<14>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pmod_i<15>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw_i<6>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw_i<7>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <btn_i<3>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 7 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "bcomp.bit".
Bitstream generation is complete.
