Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 11 15:22:48 2020
| Host         : DESKTOP-8SDEMCC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal        |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  clk_divider0/clk_out_reg_0 |                            |                            |                1 |              1 |         1.00 |
|  clk_divider0/clk_out_reg_0 |                            | vs0/reset_n                |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG              |                            |                            |                2 |              3 |         1.50 |
|  clk_divider0/clk_out_reg_0 | vs0/v_count_reg[9]_i_2_n_0 | vs0/v_count_reg[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  clk_divider0/clk_out_reg_0 | vs0/pixel_tick             | vs0/h_count_reg[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | vs0/pixel_tick             | vs0/SR[0]                  |               10 |             12 |         1.20 |
|  clk_IBUF_BUFG              |                            | fish_clock[0]_i_1_n_0      |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG              |                            | vs0/reset_n                |               10 |             33 |         3.30 |
+-----------------------------+----------------------------+----------------------------+------------------+----------------+--------------+


