{"vcs1":{"timestamp_begin":1677557202.314873005, "rt":0.12, "ut":0.07, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677557202.017630099}
{"VCS_COMP_START_TIME": 1677557202.017630099}
{"VCS_COMP_END_TIME": 1677557202.499798884}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 321888}}
