

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Apr  4 06:19:25 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        dft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.628 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   327987|   327987|  1.640 ms|  1.640 ms|  327988|  327988|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46  |dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2  |   327726|   327726|  1.639 ms|  1.639 ms|  327726|  327726|       no|
        |grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70                  |dft_Pipeline_VITIS_LOOP_31_3                  |      258|      258|  1.290 us|  1.290 us|     258|     258|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 5 [1/1] (1.20ns)   --->   "%temp_real = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/dft/dft.c:13]   --->   Operation 5 'alloca' 'temp_real' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (1.20ns)   --->   "%temp_imag = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/dft/dft.c:14]   --->   Operation 6 'alloca' 'temp_imag' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2, i64 %sample_real, i64 %sample_imag, i64 %temp_real, i64 %temp_imag, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2, i64 %sample_real, i64 %sample_imag, i64 %temp_real, i64 %temp_imag, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_31_3, i64 %temp_real, i64 %sample_real, i64 %temp_imag, i64 %sample_imag"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/dft/dft.c:8]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sample_real, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sample_real"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sample_imag, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sample_imag"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_31_3, i64 %temp_real, i64 %sample_real, i64 %temp_imag, i64 %sample_imag"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/dft/dft.c:35]   --->   Operation 16 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sample_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sample_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_real         (alloca       ) [ 00111]
temp_imag         (alloca       ) [ 00111]
call_ln0          (call         ) [ 00000]
spectopmodule_ln8 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln35          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sample_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sample_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_31_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="temp_real_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_real/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="temp_imag_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_imag/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="0" index="2" bw="64" slack="0"/>
<pin id="50" dir="0" index="3" bw="64" slack="0"/>
<pin id="51" dir="0" index="4" bw="64" slack="0"/>
<pin id="52" dir="0" index="5" bw="256" slack="0"/>
<pin id="53" dir="0" index="6" bw="59" slack="0"/>
<pin id="54" dir="0" index="7" bw="52" slack="0"/>
<pin id="55" dir="0" index="8" bw="44" slack="0"/>
<pin id="56" dir="0" index="9" bw="33" slack="0"/>
<pin id="57" dir="0" index="10" bw="25" slack="0"/>
<pin id="58" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="75" dir="0" index="4" bw="64" slack="0"/>
<pin id="76" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="62"><net_src comp="38" pin="1"/><net_sink comp="46" pin=3"/></net>

<net id="63"><net_src comp="42" pin="1"/><net_sink comp="46" pin=4"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="46" pin=5"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="46" pin=6"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="46" pin=7"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="46" pin=8"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="46" pin=9"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="46" pin=10"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="70" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sample_real | {3 4 }
	Port: sample_imag | {3 4 }
 - Input state : 
	Port: dft : sample_real | {1 2 }
	Port: dft : sample_imag | {1 2 }
	Port: dft : ref_4oPi_table_256_V | {1 2 }
	Port: dft : fourth_order_double_sin_cos_K0_V | {1 2 }
	Port: dft : fourth_order_double_sin_cos_K1_V | {1 2 }
	Port: dft : fourth_order_double_sin_cos_K2_V | {1 2 }
	Port: dft : fourth_order_double_sin_cos_K3_V | {1 2 }
	Port: dft : fourth_order_double_sin_cos_K4_V | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46 |   105   |  11.296 |   6904  |   6553  |
|          |         grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70         |    0    |  0.774  |    89   |    45   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |   105   |  12.07  |   6993  |   6598  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------+--------+--------+--------+--------+
|                                |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------+--------+--------+--------+--------+
|fourth_order_double_sin_cos_K0_V|    -   |   64   |   257  |    -   |
|fourth_order_double_sin_cos_K1_V|    -   |   64   |   257  |    -   |
|fourth_order_double_sin_cos_K2_V|    -   |   64   |   257  |    -   |
|fourth_order_double_sin_cos_K3_V|    -   |   64   |   257  |    -   |
|fourth_order_double_sin_cos_K4_V|    -   |   32   |   129  |    -   |
|      ref_4oPi_table_256_V      |    0   |   256  |   257  |    -   |
|            temp_imag           |    2   |    0   |    0   |    0   |
|            temp_real           |    2   |    0   |    0   |    0   |
+--------------------------------+--------+--------+--------+--------+
|              Total             |    4   |   544  |  1414  |    0   |
+--------------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   105  |   12   |  6993  |  6598  |    -   |
|   Memory  |    4   |    -   |    -   |   544  |  1414  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   105  |   12   |  7537  |  8012  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
