Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 20 18:08:46 2018
| Host         : DESKTOP-89ULBBA running 64-bit major release  (build 9200)
| Command      : report_methodology -file rsrc_methodology_drc_routed.rpt -pb rsrc_methodology_drc_routed.pb -rpx rsrc_methodology_drc_routed.rpx
| Design       : rsrc
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 68
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 68         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on d[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on d[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on d[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on d[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on d[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on d[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on d[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on d[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on d[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on d[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on d[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on d[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on d[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on d[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on d[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on d[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on d[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on d[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on d[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on d[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on d[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on d[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on d[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on d[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on d[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on d[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on d[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on d[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on d[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on d[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on d[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on d[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on done relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on reset_l relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on address[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on address[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on address[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on address[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on address[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on address[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on address[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on address[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on address[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on address[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on address[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on address[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on address[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on address[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on address[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on address[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on address[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on address[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on address[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on address[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on address[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on address[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on address[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on address[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on address[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on address[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on address[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on address[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on address[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on address[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on address[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on address[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on read relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on write relative to clock(s) clk
Related violations: <none>


