0.6
2018.3
Dec  7 2018
00:33:28
H:/Desktop/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
H:/Desktop/project_4/project_4.srcs/sim_1/new/test.v,1574006827,verilog,,,,test,,,../../../../project_4.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Desktop/project_4/project_4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1574007092,verilog,,H:/Desktop/project_4/project_4.srcs/sources_1/new/vga_out.v,,clk_wiz_0,,,../../../../project_4.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Desktop/project_4/project_4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1574007092,verilog,,H:/Desktop/project_4/project_4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../project_4.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Desktop/project_4/project_4.srcs/sources_1/new/vga_out.v,1574113005,verilog,,H:/Desktop/project_4/project_4.srcs/sim_1/new/test.v,,vga_out,,,../../../../project_4.srcs/sources_1/ip/clk_wiz_0,,,,,
