#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Jul  1 09:19:40 2020
# Process ID: 3571
# Current directory: /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/synth_1
# Command line: vivado -log CLA_Adder_Wrapper_level2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA_Adder_Wrapper_level2.tcl
# Log file: /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/synth_1/CLA_Adder_Wrapper_level2.vds
# Journal file: /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CLA_Adder_Wrapper_level2.tcl -notrace
Command: synth_design -top CLA_Adder_Wrapper_level2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3606 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1921.324 ; gain = 202.715 ; free physical = 3366 ; free virtual = 5855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder_Wrapper_level2' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v:27]
	Parameter size_of_vectors bound to: 16 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dreg' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/FPGA/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/FPGA/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/FPGA/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memFileA.dat' is read successfully [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/FPGA/imem.v:10]
INFO: [Synth 8-3876] $readmem data file 'memFileB.dat' is read successfully [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/FPGA/imem.v:11]
INFO: [Synth 8-6155] done synthesizing module 'imem' (3#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/FPGA/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder_Wrapper_level1' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv:29]
	Parameter size_of_vectors bound to: 32 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_buffer' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/input_buffer.sv:23]
	Parameter size_of_vectors bound to: 32 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLA_Memory_Module' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLA_Memory_Module' (4#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer' (5#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/input_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enable_generator' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/enable_generator.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'enable_decoder' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/enable_decoder.sv:23]
	Parameter Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'enable_decoder' (6#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/enable_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'enable_generator' (7#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/enable_generator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLA_Adder_Top' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Top.v:26]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/new/carry_lookahead_adder.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (8#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'carry_lookahead_adder' (9#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/new/carry_lookahead_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder_Top' (10#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'output_buffer' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/output_buffer.sv:23]
	Parameter size_of_vectors bound to: 32 - type: integer 
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bsi_mem_output_side' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bsi_mem_output_side' (11#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv:23]
INFO: [Synth 8-6157] synthesizing module 'output_mem_to_R0' [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/output_mem_to_R0.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Max_Quantization bound to: 32 - type: integer 
	Parameter Desired_Quantization bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'output_mem_to_R0' (12#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/output_mem_to_R0.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer' (13#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/output_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder_Wrapper_level1' (14#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Adder_Wrapper_level2' (15#1) [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1983.074 ; gain = 264.465 ; free physical = 3385 ; free virtual = 5876
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.918 ; gain = 279.309 ; free physical = 3383 ; free virtual = 5875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.918 ; gain = 279.309 ; free physical = 3383 ; free virtual = 5875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1997.918 ; gain = 0.000 ; free physical = 3374 ; free virtual = 5866
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/constrs_1/new/CLA_adder.xdc]
Finished Parsing XDC File [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/constrs_1/new/CLA_adder.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/constrs_1/new/CLA_adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CLA_Adder_Wrapper_level2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CLA_Adder_Wrapper_level2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.660 ; gain = 0.000 ; free physical = 3256 ; free virtual = 5763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.660 ; gain = 0.000 ; free physical = 3256 ; free virtual = 5763
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3336 ; free virtual = 5843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3336 ; free virtual = 5843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3336 ; free virtual = 5843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3338 ; free virtual = 5847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  64 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLA_Adder_Wrapper_level2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module CLA_Memory_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	  64 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module enable_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module carry_lookahead_adder 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module output_mem_to_R0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_2_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (CLA_Memory_Module:/done_mem_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (enable_decoder:/\en_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'enable_decoder:/en_out_reg[2]' (FDRE) to 'enable_decoder:/en_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'enable_decoder:/en_out_reg[4]' (FDRE) to 'enable_decoder:/en_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'enable_decoder:/en_out_reg[5]' (FDRE) to 'enable_decoder:/en_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'enable_decoder:/en_out_reg[6]' (FDRE) to 'enable_decoder:/en_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (carry_lookahead_adder:/done_reg)
INFO: [Synth 8-3886] merging instance 'instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/count_output_buffer_reg[4]' (FDE) to 'instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/count_output_buffer_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/\count_output_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/done_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3324 ; free virtual = 5837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|imem        | p_0_out    | 64x21         | LUT            | 
|imem        | p_0_out    | 64x21         | LUT            | 
|imem        | p_0_out    | 64x21         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3196 ; free virtual = 5717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3196 ; free virtual = 5717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    51|
|5     |LUT3   |    74|
|6     |LUT4   |    12|
|7     |LUT6   |    49|
|8     |FDCE   |    32|
|9     |FDRE   |   158|
|10    |IBUF   |     5|
|11    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------+------+
|      |Instance                             |Module                   |Cells |
+------+-------------------------------------+-------------------------+------+
|1     |top                                  |                         |   432|
|2     |  pc_reg                             |dreg                     |    32|
|3     |  pc_plus_4                          |adder                    |    40|
|4     |  imem                               |imem                     |    40|
|5     |  instance_wrapper_level1            |CLA_Adder_Wrapper_level1 |   262|
|6     |    input_buffer_instance            |input_buffer             |    70|
|7     |      bsi_mem_A                      |CLA_Memory_Module__1     |    35|
|8     |      bsi_mem_B                      |CLA_Memory_Module        |    35|
|9     |    en_generator_inst                |enable_generator         |    10|
|10    |      en_decoder                     |enable_decoder__1        |     5|
|11    |      mux_decoder                    |enable_decoder           |     5|
|12    |    CLA_Adder_Top_instance           |CLA_Adder_Top            |   138|
|13    |      \adder[0].adder                |carry_lookahead_adder__1 |    17|
|14    |        \genblk1[0].full_adder_inst  |full_adder__7            |     2|
|15    |        \genblk1[1].full_adder_inst  |full_adder__6            |     2|
|16    |        \genblk1[2].full_adder_inst  |full_adder__5            |     2|
|17    |        \genblk1[3].full_adder_inst  |full_adder__4            |     2|
|18    |      \adder[1].adder                |carry_lookahead_adder__2 |    17|
|19    |        \genblk1[0].full_adder_inst  |full_adder__11           |     2|
|20    |        \genblk1[1].full_adder_inst  |full_adder__10           |     2|
|21    |        \genblk1[2].full_adder_inst  |full_adder__9            |     2|
|22    |        \genblk1[3].full_adder_inst  |full_adder__8            |     2|
|23    |      \adder[2].adder                |carry_lookahead_adder__3 |    17|
|24    |        \genblk1[0].full_adder_inst  |full_adder__15           |     2|
|25    |        \genblk1[1].full_adder_inst  |full_adder__14           |     2|
|26    |        \genblk1[2].full_adder_inst  |full_adder__13           |     2|
|27    |        \genblk1[3].full_adder_inst  |full_adder__12           |     2|
|28    |      \adder[3].adder                |carry_lookahead_adder__4 |    17|
|29    |        \genblk1[0].full_adder_inst  |full_adder__19           |     2|
|30    |        \genblk1[1].full_adder_inst  |full_adder__18           |     2|
|31    |        \genblk1[2].full_adder_inst  |full_adder__17           |     2|
|32    |        \genblk1[3].full_adder_inst  |full_adder__16           |     2|
|33    |      \adder[4].adder                |carry_lookahead_adder__5 |    17|
|34    |        \genblk1[0].full_adder_inst  |full_adder__23           |     2|
|35    |        \genblk1[1].full_adder_inst  |full_adder__22           |     2|
|36    |        \genblk1[2].full_adder_inst  |full_adder__21           |     2|
|37    |        \genblk1[3].full_adder_inst  |full_adder__20           |     2|
|38    |      \adder[5].adder                |carry_lookahead_adder__6 |    17|
|39    |        \genblk1[0].full_adder_inst  |full_adder__27           |     2|
|40    |        \genblk1[1].full_adder_inst  |full_adder__26           |     2|
|41    |        \genblk1[2].full_adder_inst  |full_adder__25           |     2|
|42    |        \genblk1[3].full_adder_inst  |full_adder__24           |     2|
|43    |      \adder[6].adder                |carry_lookahead_adder__7 |    17|
|44    |        \genblk1[0].full_adder_inst  |full_adder__31           |     2|
|45    |        \genblk1[1].full_adder_inst  |full_adder__30           |     2|
|46    |        \genblk1[2].full_adder_inst  |full_adder__29           |     2|
|47    |        \genblk1[3].full_adder_inst  |full_adder__28           |     2|
|48    |      \adder[7].adder                |carry_lookahead_adder    |    17|
|49    |        \genblk1[0].full_adder_inst  |full_adder__1            |     2|
|50    |        \genblk1[1].full_adder_inst  |full_adder__2            |     2|
|51    |        \genblk1[2].full_adder_inst  |full_adder__3            |     2|
|52    |        \genblk1[3].full_adder_inst  |full_adder               |     2|
|53    |    output_buffer_to_R0              |output_buffer            |    43|
|54    |      bsi_mem_output_side            |bsi_mem_output_side      |     0|
|55    |      output_mem_to_R0               |output_mem_to_R0         |    43|
+------+-------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3193 ; free virtual = 5714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2150.660 ; gain = 279.309 ; free physical = 3245 ; free virtual = 5766
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2150.660 ; gain = 432.051 ; free physical = 3245 ; free virtual = 5766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2150.660 ; gain = 0.000 ; free physical = 3311 ; free virtual = 5834
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.660 ; gain = 0.000 ; free physical = 3258 ; free virtual = 5783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 2150.660 ; gain = 676.031 ; free physical = 3391 ; free virtual = 5916
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.660 ; gain = 0.000 ; free physical = 3391 ; free virtual = 5916
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/synth_1/CLA_Adder_Wrapper_level2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CLA_Adder_Wrapper_level2_utilization_synth.rpt -pb CLA_Adder_Wrapper_level2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 09:20:32 2020...
