TimeQuest Timing Analyzer report for ReConf-NN
Tue Sep 18 12:38:52 2018
Quartus II 64-Bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Legal Notice
  3. TimeQuest Timing Analyzer Summary
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Slow Model Fmax Summary
  8. Slow Model Setup Summary
  9. Slow Model Hold Summary
 10. Slow Model Recovery Summary
 11. Slow Model Removal Summary
 12. Slow Model Minimum Pulse Width Summary
 13. Slow Model Setup: 'clock_pll_0|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'clock_pll_0|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'clk1'
 16. Slow Model Minimum Pulse Width: 'clock_pll_0|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock_pll_0|altpll_component|pll|clk[0]'
 27. Fast Model Hold: 'clock_pll_0|altpll_component|pll|clk[0]'
 28. Fast Model Minimum Pulse Width: 'clk1'
 29. Fast Model Minimum Pulse Width: 'clock_pll_0|altpll_component|pll|clk[0]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths
 44. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name      ; ReConf-NN                                         ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  16.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ReConf-NN.sdc ; OK     ; Tue Sep 18 12:38:07 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------+---------------------------------------------+
; clk1                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                           ; { p_clk_i }                                 ;
; clock_pll_0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk1   ; clock_pll_0|altpll_component|pll|inclk[0] ; { clock_pll_0|altpll_component|pll|clk[0] } ;
+-----------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                      ;
+-----------+-----------------+-----------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                              ; Note ;
+-----------+-----------------+-----------------------------------------+------+
; 10.28 MHz ; 10.28 MHz       ; clock_pll_0|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow Model Setup Summary                                        ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_pll_0|altpll_component|pll|clk[0] ; 2.740 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Slow Model Hold Summary                                         ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_pll_0|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk1                                    ; 10.000 ; 0.000         ;
; clock_pll_0|altpll_component|pll|clk[0] ; 47.873 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_pll_0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                                                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 2.740 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 97.310     ;
; 2.776 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 97.274     ;
; 2.816 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.097      ; 97.246     ;
; 2.852 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.097      ; 97.210     ;
; 3.000 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 97.052     ;
; 3.018 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.083      ; 97.030     ;
; 3.018 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 97.032     ;
; 3.039 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 96.987     ;
; 3.044 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 96.986     ;
; 3.054 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.083      ; 96.994     ;
; 3.054 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 96.996     ;
; 3.055 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 97.019     ;
; 3.060 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.098      ; 97.003     ;
; 3.066 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 97.008     ;
; 3.076 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 96.988     ;
; 3.091 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 96.983     ;
; 3.096 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.098      ; 96.967     ;
; 3.102 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 96.972     ;
; 3.115 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.923     ;
; 3.120 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.077      ; 96.922     ;
; 3.145 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.097      ; 96.917     ;
; 3.181 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.097      ; 96.881     ;
; 3.201 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.837     ;
; 3.205 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 96.845     ;
; 3.212 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.826     ;
; 3.230 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 96.822     ;
; 3.231 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.807     ;
; 3.237 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg20 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.077      ; 96.805     ;
; 3.237 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.801     ;
; 3.248 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.790     ;
; 3.254 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.784     ;
; 3.254 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.784     ;
; 3.262 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.057      ; 96.760     ;
; 3.262 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.776     ;
; 3.267 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.771     ;
; 3.278 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 96.772     ;
; 3.278 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 96.774     ;
; 3.281 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.097      ; 96.781     ;
; 3.287 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.751     ;
; 3.290 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.748     ;
; 3.290 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.748     ;
; 3.294 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.744     ;
; 3.298 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.740     ;
; 3.299 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 96.750     ;
; 3.300 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 96.749     ;
; 3.306 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 96.758     ;
; 3.307 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.072      ; 96.730     ;
; 3.313 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg20 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 96.741     ;
; 3.315 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:2:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.071      ; 96.721     ;
; 3.315 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 96.715     ;
; 3.315 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 96.761     ;
; 3.317 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.059      ; 96.707     ;
; 3.317 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 96.709     ;
; 3.320 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.100      ; 96.745     ;
; 3.322 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.090      ; 96.733     ;
; 3.322 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.063      ; 96.706     ;
; 3.322 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 96.708     ;
; 3.323 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.715     ;
; 3.326 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 96.750     ;
; 3.330 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.708     ;
; 3.335 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 96.714     ;
; 3.336 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 96.713     ;
; 3.338 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 96.696     ;
; 3.350 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:2:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.062      ; 96.677     ;
; 3.351 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 96.682     ;
; 3.353 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.685     ;
; 3.354 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 96.696     ;
; 3.358 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.090      ; 96.697     ;
; 3.359 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.074      ; 96.680     ;
; 3.359 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 96.695     ;
; 3.361 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 96.669     ;
; 3.364 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.078      ; 96.679     ;
; 3.365 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 96.685     ;
; 3.370 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 96.684     ;
; 3.378 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 96.648     ;
; 3.383 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 96.666     ;
; 3.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:2:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.083      ; 96.657     ;
; 3.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.077      ; 96.651     ;
; 3.405 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 96.659     ;
; 3.426 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:2:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.074      ; 96.613     ;
; 3.427 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.080      ; 96.618     ;
; 3.429 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 96.623     ;
; 3.429 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 96.621     ;
; 3.432 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg10 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 96.594     ;
; 3.437 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.077      ; 96.605     ;
; 3.444 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.594     ;
; 3.449 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.077      ; 96.593     ;
; 3.454 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 96.584     ;
; 3.461 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 96.579     ;
; 3.462 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:2:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a7~porta_datain_reg32 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 96.564     ;
; 3.472 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 96.568     ;
; 3.474 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg28 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 96.552     ;
; 3.478 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg20 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.054      ; 96.541     ;
; 3.483 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.083      ; 96.565     ;
; 3.483 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 96.567     ;
; 3.491 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 96.549     ;
; 3.500 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.049      ; 96.514     ;
; 3.504 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg13 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 96.522     ;
; 3.505 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.053      ; 96.513     ;
; 3.505 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 96.559     ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_pll_0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.391 ; s_cur_state.st_err                                                                                                       ; s_cur_state.st_err                                                                                                       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_wait_w1                                                                                                   ; s_cur_state.st_wait_w1                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_wait_w2                                                                                                   ; s_cur_state.st_wait_w2                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                            ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                            ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_wait_y_train                                                                                              ; s_cur_state.st_wait_y_train                                                                                              ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_read_scores                                                                                               ; s_cur_state.st_read_scores                                                                                               ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                            ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                            ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_write_x_train                                                                                             ; s_cur_state.st_write_x_train                                                                                             ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_init_b2                                                                                                   ; s_cur_state.st_init_b2                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_do_test                                                                                                   ; s_cur_state.st_do_test                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_debug_read_mat                                                                                            ; s_cur_state.st_debug_read_mat                                                                                            ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait_start                                                      ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait_start                                                      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_write_y_train                                                                                             ; s_cur_state.st_write_y_train                                                                                             ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_do_train                                                                                                  ; s_cur_state.st_do_train                                                                                                  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                 ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_access_mat:access_mat|s_last                                                                                           ; e_access_mat:access_mat|s_last                                                                                           ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_init_b1                                                                                                   ; s_cur_state.st_init_b1                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_write_x_test                                                                                              ; s_cur_state.st_write_x_test                                                                                              ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                             ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                             ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                                ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                                ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[1]                                                 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[1]                                                 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s_cur_state.st_init                                                                                                      ; s_cur_state.st_init                                                                                                      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                    ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                    ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_access_mat:access_mat|s_first_elem                                                                                     ; e_access_mat:access_mat|s_first_elem                                                                                     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk1'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk1  ; Rise       ; p_clk_i|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk1  ; Rise       ; p_clk_i|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk1  ; Rise       ; p_clk_i                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_pll_0|altpll_component|pll|clk[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; p_rst_i       ; clk1       ; 5.963  ; 5.963  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_rx_i        ; clk1       ; 2.887  ; 2.887  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_set_debug_i ; clk1       ; -1.031 ; -1.031 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                          ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; p_rst_i       ; clk1       ; -5.733 ; -5.733 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_rx_i        ; clk1       ; -2.657 ; -2.657 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_set_debug_i ; clk1       ; 1.261  ; 1.261  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+
; p_prot_err_o       ; clk1       ; 7.862  ; 7.862  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_ser_err_o        ; clk1       ; 7.764  ; 7.764  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_state_7ss0_o[*]  ; clk1       ; 11.107 ; 11.107 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[0] ; clk1       ; 10.053 ; 10.053 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[1] ; clk1       ; 9.951  ; 9.951  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[2] ; clk1       ; 9.543  ; 9.543  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[3] ; clk1       ; 9.888  ; 9.888  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[4] ; clk1       ; 10.208 ; 10.208 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[5] ; clk1       ; 11.107 ; 11.107 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[6] ; clk1       ; 10.218 ; 10.218 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_tx_o             ; clk1       ; 8.479  ; 8.479  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+
; p_prot_err_o       ; clk1       ; 7.862  ; 7.862  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_ser_err_o        ; clk1       ; 7.764  ; 7.764  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_state_7ss0_o[*]  ; clk1       ; 8.991  ; 8.991  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[0] ; clk1       ; 9.509  ; 9.509  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[1] ; clk1       ; 8.991  ; 8.991  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[2] ; clk1       ; 9.226  ; 9.226  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[3] ; clk1       ; 9.137  ; 9.137  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[4] ; clk1       ; 9.261  ; 9.261  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[5] ; clk1       ; 10.206 ; 10.206 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[6] ; clk1       ; 9.068  ; 9.068  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_tx_o             ; clk1       ; 8.195  ; 8.195  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_pll_0|altpll_component|pll|clk[0] ; 57.477 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Hold Summary                                         ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_pll_0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk1                                    ; 10.000 ; 0.000         ;
; clock_pll_0|altpll_component|pll|clk[0] ; 47.873 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_pll_0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                                                                                                                       ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 57.477 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.609     ;
; 57.503 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.583     ;
; 57.601 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.485     ;
; 57.608 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 42.475     ;
; 57.624 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.474     ;
; 57.625 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 42.482     ;
; 57.627 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.459     ;
; 57.628 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 42.479     ;
; 57.634 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 42.449     ;
; 57.640 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 42.448     ;
; 57.650 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.448     ;
; 57.651 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 42.456     ;
; 57.654 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 42.453     ;
; 57.657 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.441     ;
; 57.683 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.415     ;
; 57.731 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.355     ;
; 57.736 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.349     ;
; 57.737 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.348     ;
; 57.742 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 42.346     ;
; 57.744 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.092      ; 42.347     ;
; 57.752 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 42.313     ;
; 57.759 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 42.310     ;
; 57.762 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.323     ;
; 57.763 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.322     ;
; 57.764 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 42.324     ;
; 57.770 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.092      ; 42.321     ;
; 57.771 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.314     ;
; 57.778 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.320     ;
; 57.787 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.101      ; 42.313     ;
; 57.788 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 42.321     ;
; 57.791 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 42.318     ;
; 57.804 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.294     ;
; 57.820 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.101      ; 42.280     ;
; 57.828 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.062      ; 42.233     ;
; 57.835 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.239     ;
; 57.839 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:4:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.076      ; 42.236     ;
; 57.844 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:2:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.230     ;
; 57.844 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.230     ;
; 57.848 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg20 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.081      ; 42.232     ;
; 57.853 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg16 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 42.216     ;
; 57.855 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.231     ;
; 57.856 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.229     ;
; 57.859 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_0123_r[0][31][-3]   ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 42.225     ;
; 57.861 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 42.227     ;
; 57.861 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.213     ;
; 57.862 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.212     ;
; 57.862 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 42.221     ;
; 57.866 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.089      ; 42.222     ;
; 57.867 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.207     ;
; 57.868 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.206     ;
; 57.870 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.204     ;
; 57.872 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.202     ;
; 57.873 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.212     ;
; 57.874 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.200     ;
; 57.876 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 42.189     ;
; 57.878 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.220     ;
; 57.879 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 42.228     ;
; 57.880 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.194     ;
; 57.882 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.203     ;
; 57.882 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 42.225     ;
; 57.883 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.063      ; 42.179     ;
; 57.883 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 42.186     ;
; 57.885 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_0123_r[0][31][-3]   ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.085      ; 42.199     ;
; 57.888 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.186     ;
; 57.889 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.196     ;
; 57.889 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.101      ; 42.211     ;
; 57.890 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 42.176     ;
; 57.890 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 42.219     ;
; 57.893 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.181     ;
; 57.893 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 42.216     ;
; 57.894 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 42.175     ;
; 57.894 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.180     ;
; 57.898 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:2:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 42.168     ;
; 57.898 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.176     ;
; 57.899 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][0]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.088      ; 42.188     ;
; 57.899 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.078      ; 42.178     ;
; 57.900 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg8  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 42.165     ;
; 57.900 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-2] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.088      ; 42.187     ;
; 57.900 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.174     ;
; 57.900 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.186     ;
; 57.903 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:3:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 42.169     ;
; 57.903 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.087      ; 42.183     ;
; 57.906 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_b_reg_word_456789_r[0][31][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.075      ; 42.168     ;
; 57.906 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.082      ; 42.175     ;
; 57.907 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.094      ; 42.186     ;
; 57.907 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.091      ; 42.183     ;
; 57.908 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.078      ; 42.169     ;
; 57.910 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][31][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.091      ; 42.180     ;
; 57.911 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg2 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.099      ; 42.187     ;
; 57.914 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.171     ;
; 57.915 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.170     ;
; 57.922 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:5:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.101      ; 42.178     ;
; 57.927 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][3]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.094      ; 42.166     ;
; 57.929 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][-3] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.084      ; 42.154     ;
; 57.930 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.094      ; 42.163     ;
; 57.932 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.078      ; 42.145     ;
; 57.934 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_a_i[0][2]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg10 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 42.131     ;
; 57.936 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][2]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg0 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.094      ; 42.157     ;
; 57.939 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|s_sel_b_i[0][3]                                      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:1:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a1~porta_datain_reg29 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.082      ; 42.142     ;
; 57.940 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mega_mux:mega_mux|s_a_reg_word_456789_r[0][30][-4] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:8:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|ram_block1a97~porta_datain_reg1 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 100.000      ; 0.086      ; 42.145     ;
+--------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_pll_0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.215 ; s_cur_state.st_err                                                                                                       ; s_cur_state.st_err                                                                                                       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_wait_w1                                                                                                   ; s_cur_state.st_wait_w1                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_wait_w2                                                                                                   ; s_cur_state.st_wait_w2                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                            ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait                                                            ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_wait_y_train                                                                                              ; s_cur_state.st_wait_y_train                                                                                              ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_read_scores                                                                                               ; s_cur_state.st_read_scores                                                                                               ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                            ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_init                                                            ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_write_x_train                                                                                             ; s_cur_state.st_write_x_train                                                                                             ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_init_b2                                                                                                   ; s_cur_state.st_init_b2                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_do_test                                                                                                   ; s_cur_state.st_do_test                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_debug_read_mat                                                                                            ; s_cur_state.st_debug_read_mat                                                                                            ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait_start                                                      ; e_serial:serial|e_serial_receive:RECEIVER|s_cur_state.st_wait_start                                                      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_write_y_train                                                                                             ; s_cur_state.st_write_y_train                                                                                             ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_do_train                                                                                                  ; s_cur_state.st_do_train                                                                                                  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                 ; e_serial:serial|e_serial_send:SENDER|s_cur_state.st_send                                                                 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_access_mat:access_mat|s_last                                                                                           ; e_access_mat:access_mat|s_last                                                                                           ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_init_b1                                                                                                   ; s_cur_state.st_init_b1                                                                                                   ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_write_x_test                                                                                              ; s_cur_state.st_write_x_test                                                                                              ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                             ; e_access_mat:access_mat|e_mat_ix_gen:ix_c_gen|s_ix_t1.col[0]                                                             ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                                ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[10]                                                ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[1]                                                 ; e_serial:serial|e_serial_send:SENDER|e_shift_reg:shift_reg|s_register[1]                                                 ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s_cur_state.st_init                                                                                                      ; s_cur_state.st_init                                                                                                      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                    ; e_nn_algo:nn_algo|\proc_prog_interpreter:wait_cpu_rst                                                                    ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_access_mat:access_mat|s_first_elem                                                                                     ; e_access_mat:access_mat|s_first_elem                                                                                     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][3]       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][3]       ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[0][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[1][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[2][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[3][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[4][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[5][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[6][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[7][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[8][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][-4]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[9][-4]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[10][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[11][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[12][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[13][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[14][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[15][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[16][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[17][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[18][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[19][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[20][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[21][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[22][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[23][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[24][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[25][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[26][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[27][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[28][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][3]      ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[29][3]      ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[30][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][-4]     ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_trans:mat_trans|e_set_word_elem:set_word_elem|s_word_reg[31][-4]     ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[1][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[2][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[3][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[8][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[9][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[10][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[11][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[12][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[13][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[14][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][-1] ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[15][-1] ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1]  ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_alu:alu|e_mat_col_sum:mat_col_sum|e_set_word_elem:set_word_elem|s_word_reg[4][-1]  ; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk1'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk1  ; Rise       ; clock_pll_0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk1  ; Rise       ; p_clk_i|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk1  ; Rise       ; p_clk_i|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk1  ; Rise       ; p_clk_i                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_pll_0|altpll_component|pll|clk[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[0]   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[100] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[101] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[102] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[103] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[104] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[105] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[106] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[107] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[108] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[109] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[10]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[110] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[111] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[112] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[113] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[114] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[115] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[116] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[117] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[118] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[119] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[11]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[120] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[121] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[122] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[123] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[124] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[125] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[126] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[127] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[128] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[129] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[12]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[130] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[131] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[132] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[133] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[134] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[135] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[136] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[137] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[138] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[139] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[13]  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[140] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[141] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[142] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[143] ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; clock_pll_0|altpll_component|pll|clk[0] ; Rise       ; e_nn_algo:nn_algo|e_mat_cpu:cpu|e_mat_reg:\generate_regs:0:mat_reg_i|e_ram:ram|altsyncram:altsyncram_component|altsyncram_4cq1:auto_generated|q_b[144] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; p_rst_i       ; clk1       ; 2.956  ; 2.956  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_rx_i        ; clk1       ; 1.484  ; 1.484  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_set_debug_i ; clk1       ; -0.955 ; -0.955 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                          ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; p_rst_i       ; clk1       ; -2.836 ; -2.836 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_rx_i        ; clk1       ; -1.364 ; -1.364 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_set_debug_i ; clk1       ; 1.075  ; 1.075  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+
; p_prot_err_o       ; clk1       ; 4.552 ; 4.552 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_ser_err_o        ; clk1       ; 4.482 ; 4.482 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_state_7ss0_o[*]  ; clk1       ; 6.048 ; 6.048 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[0] ; clk1       ; 5.571 ; 5.571 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[1] ; clk1       ; 5.489 ; 5.489 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[2] ; clk1       ; 5.341 ; 5.341 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[3] ; clk1       ; 5.499 ; 5.499 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[4] ; clk1       ; 5.616 ; 5.616 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[5] ; clk1       ; 6.048 ; 6.048 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[6] ; clk1       ; 5.617 ; 5.617 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_tx_o             ; clk1       ; 4.754 ; 4.754 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+
; p_prot_err_o       ; clk1       ; 4.552 ; 4.552 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_ser_err_o        ; clk1       ; 4.482 ; 4.482 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_state_7ss0_o[*]  ; clk1       ; 5.073 ; 5.073 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[0] ; clk1       ; 5.330 ; 5.330 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[1] ; clk1       ; 5.073 ; 5.073 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[2] ; clk1       ; 5.182 ; 5.182 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[3] ; clk1       ; 5.150 ; 5.150 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[4] ; clk1       ; 5.221 ; 5.221 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[5] ; clk1       ; 5.661 ; 5.661 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[6] ; clk1       ; 5.118 ; 5.118 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_tx_o             ; clk1       ; 4.653 ; 4.653 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                    ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                         ; 2.740 ; 0.215 ; N/A      ; N/A     ; 10.000              ;
;  clk1                                    ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  clock_pll_0|altpll_component|pll|clk[0] ; 2.740 ; 0.215 ; N/A      ; N/A     ; 47.873              ;
; Design-wide TNS                          ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk1                                    ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_pll_0|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; p_rst_i       ; clk1       ; 5.963  ; 5.963  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_rx_i        ; clk1       ; 2.887  ; 2.887  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_set_debug_i ; clk1       ; -0.955 ; -0.955 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                          ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+---------------+------------+--------+--------+------------+-----------------------------------------+
; p_rst_i       ; clk1       ; -2.836 ; -2.836 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_rx_i        ; clk1       ; -1.364 ; -1.364 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_set_debug_i ; clk1       ; 1.261  ; 1.261  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+
; p_prot_err_o       ; clk1       ; 7.862  ; 7.862  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_ser_err_o        ; clk1       ; 7.764  ; 7.764  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_state_7ss0_o[*]  ; clk1       ; 11.107 ; 11.107 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[0] ; clk1       ; 10.053 ; 10.053 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[1] ; clk1       ; 9.951  ; 9.951  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[2] ; clk1       ; 9.543  ; 9.543  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[3] ; clk1       ; 9.888  ; 9.888  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[4] ; clk1       ; 10.208 ; 10.208 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[5] ; clk1       ; 11.107 ; 11.107 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[6] ; clk1       ; 10.218 ; 10.218 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_tx_o             ; clk1       ; 8.479  ; 8.479  ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+--------------------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+
; p_prot_err_o       ; clk1       ; 4.552 ; 4.552 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_ser_err_o        ; clk1       ; 4.482 ; 4.482 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_state_7ss0_o[*]  ; clk1       ; 5.073 ; 5.073 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[0] ; clk1       ; 5.330 ; 5.330 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[1] ; clk1       ; 5.073 ; 5.073 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[2] ; clk1       ; 5.182 ; 5.182 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[3] ; clk1       ; 5.150 ; 5.150 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[4] ; clk1       ; 5.221 ; 5.221 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[5] ; clk1       ; 5.661 ; 5.661 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
;  p_state_7ss0_o[6] ; clk1       ; 5.118 ; 5.118 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
; p_tx_o             ; clk1       ; 4.653 ; 4.653 ; Rise       ; clock_pll_0|altpll_component|pll|clk[0] ;
+--------------------+------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-----------------------------------------+-----------------------------------------+--------------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+--------------+----------+----------+----------+
; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-----------------------------------------+-----------------------------------------+--------------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+--------------+----------+----------+----------+
; clock_pll_0|altpll_component|pll|clk[0] ; clock_pll_0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 7322  ; 7322 ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Tue Sep 18 12:38:04 2018
Info: Command: quartus_sta ReConf-NN -c ReConf-NN
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'ReConf-NN.sdc'
Info (332110): Deriving PLL Clocks
    Info (332110): create_generated_clock -source {clock_pll_0|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {clock_pll_0|altpll_component|pll|clk[0]} {clock_pll_0|altpll_component|pll|clk[0]}
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.740
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.740         0.000 clock_pll_0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock_pll_0|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk1 
    Info (332119):    47.873         0.000 clock_pll_0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 10 output pins without output pin load capacitance assignment
    Info (306007): Pin "p_tx_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_prot_err_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_ser_err_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_state_7ss0_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_state_7ss0_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_state_7ss0_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_state_7ss0_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_state_7ss0_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_state_7ss0_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "p_state_7ss0_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 57.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    57.477         0.000 clock_pll_0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock_pll_0|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk1 
    Info (332119):    47.873         0.000 clock_pll_0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 844 megabytes
    Info: Processing ended: Tue Sep 18 12:38:21 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:22


