// Copyright 2019 Dolphin Emulator Project
// Licensed under GPLv2+
// Refer to the license.txt file included.

// This file contains X-macros which are defined in Instructions.h and PPCTables.cpp

// clang-format off
ILLEGAL(0)
ILLEGAL(1)
ILLEGAL(2)
INST(twi, System, FL_ENDBLOCK, 1)
TABLE(Opcd4, 5, 1, Table_PSCompare, Inst_ps_nmadd)
ILLEGAL(5)
ILLEGAL(6)
INST(mulli, Integer, FL_OUT_D | FL_IN_A, 3)
INST(subfic, Integer, FL_OUT_D | FL_IN_A | FL_SET_CA, 1)
ILLEGAL(8)
INST(cmpli, Integer, FL_IN_A | FL_SET_CRn, 1)
INST(cmpi, Integer, FL_IN_A | FL_SET_CRn, 1)
INST(addic, Integer, FL_OUT_D | FL_IN_A | FL_SET_CA, 1)
INST(addic_rc, Integer, FL_OUT_D | FL_IN_A | FL_SET_CA | FL_SET_CR0, 1)
INST(addi, Integer, FL_OUT_D | FL_IN_A0, 1)
INST(addis, Integer, FL_OUT_D | FL_IN_A0, 1)
INST(bcx, Branch, FL_ENDBLOCK, 1)
INST(sc, System, FL_ENDBLOCK, 2)
INST(bx, Branch, FL_ENDBLOCK, 1)
TABLE(Opcd19, 5, 1, Inst_mcrf, Illegal_19_31)
INST(rlwimix, Integer, FL_OUT_A | FL_IN_A | FL_IN_S | FL_RC_BIT, 1)
INST(rlwinmx, Integer, FL_OUT_A | FL_IN_S | FL_RC_BIT, 1)
ILLEGAL(22)
INST(rlwnmx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
INST(ori, Integer, FL_OUT_A | FL_IN_S, 1)
INST(oris, Integer, FL_OUT_A | FL_IN_S, 1)
INST(xori, Integer, FL_OUT_A | FL_IN_S, 1)
INST(xoris, Integer, FL_OUT_A | FL_IN_S, 1)
INST(andi_rc, Integer, FL_OUT_A | FL_IN_S | FL_SET_CR0, 1)
INST(andis_rc, Integer, FL_OUT_A | FL_IN_S | FL_SET_CR0, 1)
ILLEGAL(30)
TABLE(Opcd31, 5, 1, Table_IntCR, Illegal_31_31)
INST(lwz, Load, FL_OUT_D | FL_IN_A0 | FL_LOADSTORE, 1)
INST(lwzu, Load, FL_OUT_D | FL_OUT_A | FL_IN_A | FL_LOADSTORE, 1)
INST(lbz, Load, FL_OUT_D | FL_IN_A0 | FL_LOADSTORE, 1)
INST(lbzu, Load, FL_OUT_D | FL_OUT_A | FL_IN_A | FL_LOADSTORE, 1)
INST(stw, Store, FL_IN_A0 | FL_IN_S | FL_LOADSTORE, 1)
INST(stwu, Store, FL_OUT_A | FL_IN_A | FL_IN_S | FL_LOADSTORE, 1)
INST(stb, Store, FL_IN_A0 | FL_IN_S | FL_LOADSTORE, 1)
INST(stbu, Store, FL_OUT_A | FL_IN_A | FL_IN_S | FL_LOADSTORE, 1)
INST(lhz, Load, FL_OUT_D | FL_IN_A0 | FL_LOADSTORE, 1)
INST(lhzu, Load, FL_OUT_D | FL_OUT_A | FL_IN_A | FL_LOADSTORE, 1)
INST(lha, Load, FL_OUT_D | FL_IN_A0 | FL_LOADSTORE, 1)
INST(lhau, Load, FL_OUT_D | FL_OUT_A | FL_IN_A | FL_LOADSTORE, 1)
INST(sth, Store, FL_IN_A0 | FL_IN_S | FL_LOADSTORE, 1)
INST(sthu, Store, FL_OUT_A | FL_IN_A | FL_IN_S | FL_LOADSTORE, 1)
INST(lmw, System, FL_EVIL | FL_IN_A0 | FL_LOADSTORE, 11)
INST(stmw, System, FL_EVIL | FL_IN_A0 | FL_LOADSTORE, 11)
INST(lfs, LoadFP, FL_OUT_FLOAT_D | FL_IN_A0 | FL_USE_FPU | FL_LOADSTORE, 1)
INST(lfsu, LoadFP, FL_OUT_FLOAT_D | FL_OUT_A | FL_IN_A | FL_USE_FPU | FL_LOADSTORE, 1)
INST(lfd, LoadFP, FL_INOUT_FLOAT_D | FL_IN_A0 | FL_USE_FPU | FL_LOADSTORE, 1)
INST(lfdu, LoadFP, FL_INOUT_FLOAT_D | FL_OUT_A | FL_IN_A | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfs, StoreFP, FL_IN_FLOAT_S | FL_IN_A0 | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfsu, StoreFP, FL_IN_FLOAT_S | FL_OUT_A | FL_IN_A | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfd, StoreFP, FL_IN_FLOAT_S | FL_IN_A0 | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfdu, StoreFP, FL_IN_FLOAT_S | FL_OUT_A | FL_IN_A | FL_USE_FPU | FL_LOADSTORE, 1)
INST(psq_l, LoadPS, FL_OUT_FLOAT_D | FL_IN_A0 | FL_USE_FPU | FL_LOADSTORE, 1)
INST(psq_lu, LoadPS, FL_OUT_FLOAT_D | FL_OUT_A | FL_IN_A | FL_USE_FPU | FL_LOADSTORE, 1)
ILLEGAL(58)
TABLE(Opcd59, 5, 1, Illegal_59_0, Inst_fnmaddsx)
INST(psq_st, StorePS, FL_IN_FLOAT_S | FL_IN_A0 | FL_USE_FPU | FL_LOADSTORE, 1)
INST(psq_stu, StorePS, FL_IN_FLOAT_S | FL_OUT_A | FL_IN_A | FL_USE_FPU | FL_LOADSTORE, 1)
ILLEGAL(62)
TABLE(Opcd63, 5, 1, Table_FCompare, Inst_fnmaddx)

// OPCD4 SubOps
TABLE(PSCompare, 5, 6, Inst_ps_cmpu0, Illegal_4_0_31)
ILLEGAL(4_1)
ILLEGAL(4_2)
ILLEGAL(4_3)
ILLEGAL(4_4)
ILLEGAL(4_5)
TABLE(PSLoad, 1, 6, Inst_psq_lx, Inst_psq_lux)
TABLE(PSStore, 1, 6, Inst_psq_stx, Inst_psq_stux)
TABLE(PSSign, 5, 6, Illegal_4_8_0, Illegal_4_8_31)
ILLEGAL(4_9)
INST(ps_sum0, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_sum1, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_muls0, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_muls1, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_madds0, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_madds1, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
TABLE(PSMerge, 5, 6, Illegal_4_16_0, Illegal_4_16_31)
ILLEGAL(4_17)
INST(ps_div, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 17)
ILLEGAL(4_19)
INST(ps_sub, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_add, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(dcbz_l, System, FL_IN_A0B | FL_LOADSTORE, 1)
INST(ps_sel, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU, 1)
INST(ps_res, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_mul, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_rsqrte, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 2)
ILLEGAL(4_27)
INST(ps_msub, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_madd, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_nmsub, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(ps_nmadd, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)

// PSCompare
INST(ps_cmpu0, PS, FL_IN_FLOAT_AB | FL_SET_CRn | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 1)
INST(ps_cmpo0, PS, FL_IN_FLOAT_AB | FL_SET_CRn | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 1)
INST(ps_cmpu1, PS, FL_IN_FLOAT_AB | FL_SET_CRn | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 1)
INST(ps_cmpo1, PS, FL_IN_FLOAT_AB | FL_SET_CRn | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 1)
ILLEGAL(4_0_4) ILLEGAL(4_0_5) ILLEGAL(4_0_6) ILLEGAL(4_0_7)
ILLEGAL(4_0_8) ILLEGAL(4_0_9) ILLEGAL(4_0_10) ILLEGAL(4_0_11)
ILLEGAL(4_0_12) ILLEGAL(4_0_13) ILLEGAL(4_0_14) ILLEGAL(4_0_15)
ILLEGAL(4_0_16) ILLEGAL(4_0_17) ILLEGAL(4_0_18) ILLEGAL(4_0_19)
ILLEGAL(4_0_20) ILLEGAL(4_0_21) ILLEGAL(4_0_22) ILLEGAL(4_0_23)
ILLEGAL(4_0_24) ILLEGAL(4_0_25) ILLEGAL(4_0_26) ILLEGAL(4_0_27)
ILLEGAL(4_0_28) ILLEGAL(4_0_29) ILLEGAL(4_0_30) ILLEGAL(4_0_31)

// PSLoad
INST(psq_lx, LoadPS, FL_OUT_FLOAT_D | FL_IN_A0B | FL_USE_FPU | FL_LOADSTORE, 1)
INST(psq_lux, LoadPS, FL_OUT_FLOAT_D | FL_OUT_A | FL_IN_AB | FL_USE_FPU | FL_LOADSTORE, 1)

// PSStore
INST(psq_stx, StorePS, FL_IN_FLOAT_S | FL_IN_A0B | FL_USE_FPU | FL_LOADSTORE, 1)
INST(psq_stux, StorePS, FL_IN_FLOAT_S | FL_OUT_A | FL_IN_AB | FL_USE_FPU | FL_LOADSTORE, 1)

// PSSign
ILLEGAL(4_8_0)
INST(ps_neg, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
INST(ps_mr, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(4_8_3)
INST(ps_nabs, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(4_8_5)
ILLEGAL(4_8_6)
ILLEGAL(4_8_7)
INST(ps_abs, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(4_8_9)
ILLEGAL(4_8_10) ILLEGAL(4_8_11)
ILLEGAL(4_8_12) ILLEGAL(4_8_13) ILLEGAL(4_8_14) ILLEGAL(4_8_15)
ILLEGAL(4_8_16) ILLEGAL(4_8_17) ILLEGAL(4_8_18) ILLEGAL(4_8_19)
ILLEGAL(4_8_20) ILLEGAL(4_8_21) ILLEGAL(4_8_22) ILLEGAL(4_8_23)
ILLEGAL(4_8_24) ILLEGAL(4_8_25) ILLEGAL(4_8_26) ILLEGAL(4_8_27)
ILLEGAL(4_8_28) ILLEGAL(4_8_29) ILLEGAL(4_8_30) ILLEGAL(4_8_31)

// PSMerge
ILLEGAL(4_16_0) ILLEGAL(4_16_1) ILLEGAL(4_16_2) ILLEGAL(4_16_3)
ILLEGAL(4_16_4) ILLEGAL(4_16_5) ILLEGAL(4_16_6) ILLEGAL(4_16_7)
ILLEGAL(4_16_8) ILLEGAL(4_16_9) ILLEGAL(4_16_10) ILLEGAL(4_16_11)
ILLEGAL(4_16_12) ILLEGAL(4_16_13) ILLEGAL(4_16_14) ILLEGAL(4_16_15)
INST(ps_merge00, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU, 1)
INST(ps_merge01, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU, 1)
INST(ps_merge10, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU, 1)
INST(ps_merge11, PS, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(4_16_20) ILLEGAL(4_16_21) ILLEGAL(4_16_22) ILLEGAL(4_16_23)
ILLEGAL(4_16_24) ILLEGAL(4_16_25) ILLEGAL(4_16_26) ILLEGAL(4_16_27)
ILLEGAL(4_16_28) ILLEGAL(4_16_29) ILLEGAL(4_16_30) ILLEGAL(4_16_31)

// Opcd19
INST(mcrf, System, FL_EVIL | FL_SET_CRn, 1)
TABLE(CRBitOps, 5, 6, Illegal_19_1_0, Illegal_19_1_31)
ILLEGAL(19_2) ILLEGAL(19_3)
ILLEGAL(19_4) ILLEGAL(19_5) ILLEGAL(19_6) ILLEGAL(19_7)
ILLEGAL(19_8) ILLEGAL(19_9) ILLEGAL(19_10) ILLEGAL(19_11)
ILLEGAL(19_12) ILLEGAL(19_13) ILLEGAL(19_14) ILLEGAL(19_15)
TABLE(BranchReg, 5, 6, Inst_bclrx, Illegal_19_16_31)
ILLEGAL(19_17)
INST(rfi, System, FL_ENDBLOCK | FL_CHECKEXCEPTIONS, 2)
ILLEGAL(19_19)
ILLEGAL(19_20)
ILLEGAL(19_21)
INST(isync, InstructionCache, FL_EVIL, 1)
ILLEGAL(19_23)
ILLEGAL(19_24) ILLEGAL(19_25) ILLEGAL(19_26) ILLEGAL(19_27)
ILLEGAL(19_28) ILLEGAL(19_29) ILLEGAL(19_30) ILLEGAL(19_31)

// CRBitOps (fun fact: four of the bits used to index into this subtable form the truth tables)
ILLEGAL(19_1_0)
INST(crnor, CR, FL_EVIL, 1)
ILLEGAL(19_1_2)
ILLEGAL(19_1_3)
INST(crandc, CR, FL_EVIL, 1)
ILLEGAL(19_1_5)
INST(crxor, CR, FL_EVIL, 1)
INST(crnand, CR, FL_EVIL, 1)
INST(crand, CR, FL_EVIL, 1)
INST(creqv, CR, FL_EVIL, 1)
ILLEGAL(19_1_10)
ILLEGAL(19_1_11)
ILLEGAL(19_1_12)
INST(crorc, CR, FL_EVIL, 1)
INST(cror, CR, FL_EVIL, 1)
ILLEGAL(19_1_15)
ILLEGAL(19_1_16) ILLEGAL(19_1_17) ILLEGAL(19_1_18) ILLEGAL(19_1_19)
ILLEGAL(19_1_20) ILLEGAL(19_1_21) ILLEGAL(19_1_22) ILLEGAL(19_1_23)
ILLEGAL(19_1_24) ILLEGAL(19_1_25) ILLEGAL(19_1_26) ILLEGAL(19_1_27)
ILLEGAL(19_1_28) ILLEGAL(19_1_29) ILLEGAL(19_1_30) ILLEGAL(19_1_31)

// BranchReg
INST(bclrx, Branch, FL_ENDBLOCK, 1)
ILLEGAL(19_16_1)
ILLEGAL(19_16_2) ILLEGAL(19_16_3)
ILLEGAL(19_16_4) ILLEGAL(19_16_5) ILLEGAL(19_16_6) ILLEGAL(19_16_7)
ILLEGAL(19_16_8) ILLEGAL(19_16_9) ILLEGAL(19_16_10) ILLEGAL(19_16_11)
ILLEGAL(19_16_12) ILLEGAL(19_16_13) ILLEGAL(19_16_14) ILLEGAL(19_16_15)
INST(bcctrx, Branch, FL_ENDBLOCK, 1)
ILLEGAL(19_16_17)
ILLEGAL(19_16_18) ILLEGAL(19_16_19)
ILLEGAL(19_16_20) ILLEGAL(19_16_21) ILLEGAL(19_16_22) ILLEGAL(19_16_23)
ILLEGAL(19_16_24) ILLEGAL(19_16_25) ILLEGAL(19_16_26) ILLEGAL(19_16_27)
ILLEGAL(19_16_28) ILLEGAL(19_16_29) ILLEGAL(19_16_30) ILLEGAL(19_16_31)

// Opcd31
TABLE(IntCR, 5, 6, Inst_cmp, Illegal_31_0_31)
ILLEGAL(31_1)
ILLEGAL(31_2)
ILLEGAL(31_3)
INST(tw, System, FL_IN_AB | FL_ENDBLOCK, 2)
ILLEGAL(31_5)
ILLEGAL(31_6)
ILLEGAL(31_7)
TABLE(IntSub, 4, 6, Inst_subfcx, Illegal_31_8_15)
ILLEGAL(31_9)
TABLE(IntAdd, 4, 6, Inst_addcx, Illegal_31_10_15)
TABLE(IntMulDiv, 4, 6, Inst_mulhwux, Inst_divwx)
ILLEGAL(31_12) ILLEGAL(31_13) ILLEGAL(31_14) ILLEGAL(31_15)
TABLE(Mtcrf, 5, 6, Illegal_31_16_0, Illegal_31_16_31)
ILLEGAL(31_17)
TABLE(SysReg, 5, 6, Illegal_31_18_0, Illegal_31_18_31)
TABLE(SPR, 5, 6, Inst_mfcr, Illegal_31_19_31)
INST(lwarx, Load, FL_EVIL | FL_OUT_D | FL_IN_A0B | FL_SET_CR0 | FL_LOADSTORE, 1)
TABLE(MoveAssist, 5, 6, Illegal_31_21_0, Illegal_31_21_31)
TABLE(ComplexMem, 5, 6, Illegal_31_22_0, Inst_dcbz)
TABLE(LoadStore, 5, 6, Inst_lwzx, Illegal_31_23_31)
TABLE(Shift, 5, 6, Inst_slwx, Illegal_31_24_31)
ILLEGAL(31_25)
TABLE(LeadingBits, 5, 6, Inst_cntlzwx, Illegal_31_26_31)
ILLEGAL(31_27)
TABLE(BitOps, 5, 6, Inst_andx, Illegal_31_28_31)
ILLEGAL(31_29)
ILLEGAL(31_30)
ILLEGAL(31_31)

// IntCR
INST(cmp, Integer, FL_IN_AB | FL_SET_CRn, 1)
INST(cmpl, Integer, FL_IN_AB | FL_SET_CRn, 1)
ILLEGAL(31_0_2) ILLEGAL(31_0_3)
ILLEGAL(31_0_4) ILLEGAL(31_0_5) ILLEGAL(31_0_6) ILLEGAL(31_0_7)
ILLEGAL(31_0_8) ILLEGAL(31_0_9) ILLEGAL(31_0_10) ILLEGAL(31_0_11)
ILLEGAL(31_0_12) ILLEGAL(31_0_13) ILLEGAL(31_0_14) ILLEGAL(31_0_15)
INST(mcrxr, System, FL_SET_CRn | FL_READ_CA | FL_SET_CA, 1)
ILLEGAL(31_0_17)
ILLEGAL(31_0_18) ILLEGAL(31_0_19)
ILLEGAL(31_0_20) ILLEGAL(31_0_21) ILLEGAL(31_0_22) ILLEGAL(31_0_23)
ILLEGAL(31_0_24) ILLEGAL(31_0_25) ILLEGAL(31_0_26) ILLEGAL(31_0_27)
ILLEGAL(31_0_28) ILLEGAL(31_0_29) ILLEGAL(31_0_30) ILLEGAL(31_0_31)

// IntSub
INST(subfcx, Integer, FL_OUT_D | FL_IN_AB | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
INST(subfx, Integer, FL_OUT_D | FL_IN_AB | FL_RC_BIT | FL_OE_BIT, 1)
ILLEGAL(31_8_2)
INST(negx, Integer, FL_OUT_D | FL_IN_A | FL_RC_BIT | FL_OE_BIT, 1)
INST(subfex, Integer, FL_OUT_D | FL_IN_AB | FL_READ_CA | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
ILLEGAL(31_8_5)
INST(subfzex, Integer, FL_OUT_D | FL_IN_A | FL_READ_CA | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
INST(subfmex, Integer, FL_OUT_D | FL_IN_A | FL_READ_CA | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
ILLEGAL(31_8_8)
ILLEGAL(31_8_9)
ILLEGAL(31_8_10) ILLEGAL(31_8_11)
ILLEGAL(31_8_12) ILLEGAL(31_8_13) ILLEGAL(31_8_14) ILLEGAL(31_8_15)

// IntAdd
INST(addcx, Integer, FL_OUT_D | FL_IN_AB | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
ILLEGAL(31_10_1)
ILLEGAL(31_10_2) ILLEGAL(31_10_3)
INST(addex, Integer, FL_OUT_D | FL_IN_AB | FL_READ_CA | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
ILLEGAL(31_10_5)
INST(addzex, Integer, FL_OUT_D | FL_IN_A | FL_READ_CA | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
INST(addmex, Integer, FL_OUT_D | FL_IN_A | FL_READ_CA | FL_SET_CA | FL_RC_BIT | FL_OE_BIT, 1)
INST(addx, Integer, FL_OUT_D | FL_IN_AB | FL_RC_BIT | FL_OE_BIT, 1)
ILLEGAL(31_10_9)
ILLEGAL(31_10_10) ILLEGAL(31_10_11)
ILLEGAL(31_10_12) ILLEGAL(31_10_13) ILLEGAL(31_10_14) ILLEGAL(31_10_15)

// IntMulDiv
INST(mulhwux, Integer, FL_OUT_D | FL_IN_AB | FL_RC_BIT, 5)
ILLEGAL(31_11_1)
INST(mulhwx, Integer, FL_OUT_D | FL_IN_AB | FL_RC_BIT, 5)
ILLEGAL(31_11_3)
ILLEGAL(31_11_4) ILLEGAL(31_11_5)
ILLEGAL(31_11_6)
INST(mullwx, Integer, FL_OUT_D | FL_IN_AB | FL_RC_BIT | FL_OE_BIT, 5)
ILLEGAL(31_11_8) ILLEGAL(31_11_9) ILLEGAL(31_11_10) ILLEGAL(31_11_11)
ILLEGAL(31_11_12) ILLEGAL(31_11_13)
INST(divwux, Integer, FL_OUT_D | FL_IN_AB | FL_RC_BIT | FL_OE_BIT, 40)
INST(divwx, Integer, FL_OUT_D | FL_IN_AB | FL_RC_BIT | FL_OE_BIT, 40)

// Mtcrf
ILLEGAL(31_16_0) ILLEGAL(31_16_1) ILLEGAL(31_16_2) ILLEGAL(31_16_3)
INST(mtcrf, System, FL_IN_S | FL_SET_CRn, 1)
ILLEGAL(31_16_5)
ILLEGAL(31_16_6) ILLEGAL(31_16_7)
ILLEGAL(31_16_8) ILLEGAL(31_16_9) ILLEGAL(31_16_10) ILLEGAL(31_16_11)
ILLEGAL(31_16_12) ILLEGAL(31_16_13) ILLEGAL(31_16_14) ILLEGAL(31_16_15)
ILLEGAL(31_16_16) ILLEGAL(31_16_17) ILLEGAL(31_16_18) ILLEGAL(31_16_19)
ILLEGAL(31_16_20) ILLEGAL(31_16_21) ILLEGAL(31_16_22) ILLEGAL(31_16_23)
ILLEGAL(31_16_24) ILLEGAL(31_16_25) ILLEGAL(31_16_26) ILLEGAL(31_16_27)
ILLEGAL(31_16_28) ILLEGAL(31_16_29) ILLEGAL(31_16_30) ILLEGAL(31_16_31)

// SysReg
ILLEGAL(31_18_0) ILLEGAL(31_18_1) ILLEGAL(31_18_2) ILLEGAL(31_18_3)
INST(mtmsr, System, FL_IN_S | FL_ENDBLOCK, 1)
ILLEGAL(31_18_5)
INST(mtsr, System, FL_IN_S, 1)
INST(mtsrin, System, FL_IN_SB, 1)
ILLEGAL(31_18_8)
INST(tlbie, System, FL_IN_B, 1)
ILLEGAL(31_18_10) ILLEGAL(31_18_11)
ILLEGAL(31_18_12) ILLEGAL(31_18_13) ILLEGAL(31_18_14) ILLEGAL(31_18_15)
ILLEGAL(31_18_16) ILLEGAL(31_18_17) ILLEGAL(31_18_18) ILLEGAL(31_18_19)
ILLEGAL(31_18_20) ILLEGAL(31_18_21) ILLEGAL(31_18_22) ILLEGAL(31_18_23)
ILLEGAL(31_18_24) ILLEGAL(31_18_25) ILLEGAL(31_18_26) ILLEGAL(31_18_27)
ILLEGAL(31_18_28) ILLEGAL(31_18_29) ILLEGAL(31_18_30) ILLEGAL(31_18_31)

// SPR
INST(mfcr, System, FL_OUT_D, 1)
ILLEGAL(31_19_1)
INST(mfmsr, System, FL_OUT_D, 1)
ILLEGAL(31_19_3)
ILLEGAL(31_19_4) ILLEGAL(31_19_5) ILLEGAL(31_19_6) ILLEGAL(31_19_7)
ILLEGAL(31_19_8) ILLEGAL(31_19_9)
INST(mfspr, SPR, FL_OUT_D, 1)
INST(mftb, System, FL_OUT_D | FL_TIMER, 1)
ILLEGAL(31_19_12)
ILLEGAL(31_19_13)
INST(mtspr, SPR, FL_IN_S, 2)
ILLEGAL(31_19_15)
ILLEGAL(31_19_16)
ILLEGAL(31_19_17)
INST(mfsr, System, FL_OUT_D, 3)
ILLEGAL(31_19_19)
INST(mfsrin, System, FL_OUT_D | FL_IN_B, 3)
ILLEGAL(31_19_21)
ILLEGAL(31_19_22) ILLEGAL(31_19_23)
ILLEGAL(31_19_24) ILLEGAL(31_19_25) ILLEGAL(31_19_26) ILLEGAL(31_19_27)
ILLEGAL(31_19_28) ILLEGAL(31_19_29) ILLEGAL(31_19_30) ILLEGAL(31_19_31)

// MoveAssist
ILLEGAL(31_21_0) ILLEGAL(31_21_1) ILLEGAL(31_21_2) ILLEGAL(31_21_3)
ILLEGAL(31_21_4) ILLEGAL(31_21_5) ILLEGAL(31_21_6) ILLEGAL(31_21_7)
ILLEGAL(31_21_8) ILLEGAL(31_21_9) ILLEGAL(31_21_10) ILLEGAL(31_19_11)
ILLEGAL(31_21_12) ILLEGAL(31_21_13) ILLEGAL(31_21_14) ILLEGAL(31_21_15)
INST(lswx, Load, FL_EVIL | FL_IN_A0B | FL_OUT_D | FL_LOADSTORE, 1)
ILLEGAL(31_21_17)
INST(lswi, Load, FL_EVIL | FL_IN_A0 | FL_OUT_D | FL_LOADSTORE, 1)
ILLEGAL(31_21_19)
INST(stswx, Store, FL_EVIL | FL_IN_A0B | FL_LOADSTORE, 1)
ILLEGAL(31_21_21)
INST(stswi, Store, FL_EVIL | FL_IN_A0 | FL_LOADSTORE, 1)
ILLEGAL(31_21_23)
ILLEGAL(31_21_24) ILLEGAL(31_21_25) ILLEGAL(31_21_26) ILLEGAL(31_21_27)
ILLEGAL(31_21_28) ILLEGAL(31_21_29) ILLEGAL(31_21_30) ILLEGAL(31_21_31)

// ComplexMem
ILLEGAL(31_22_0)
INST(dcbst, DataCache, FL_IN_A0B | FL_LOADSTORE, 5)
INST(dcbf, DataCache, FL_IN_A0B | FL_LOADSTORE, 5)
ILLEGAL(31_22_3)
INST(stwcxd, Store, FL_EVIL | FL_IN_S | FL_IN_A0B | FL_SET_CR0 | FL_LOADSTORE, 1)
ILLEGAL(31_22_5)
ILLEGAL(31_22_6)
INST(dcbtst, DataCache, 0, 2)
INST(dcbt, DataCache, 0, 2)
INST(eciwx, System, FL_IN_A0B | FL_OUT_D | FL_LOADSTORE, 1)
ILLEGAL(31_22_10)
ILLEGAL(31_22_11)
ILLEGAL(31_22_12)
INST(ecowx, System, FL_IN_A0B | FL_IN_S | FL_LOADSTORE, 1)
INST(dcbi, DataCache, FL_IN_A0B | FL_LOADSTORE, 5)
ILLEGAL(31_22_15)
INST(lwbrx, Load, FL_OUT_D | FL_IN_A0B | FL_LOADSTORE, 1)
INST(tlbsync, System, 0, 1)
INST(sync, System, 0, 3)
ILLEGAL(31_22_19)
INST(stwbrx, Store, FL_IN_S | FL_IN_A0B | FL_LOADSTORE, 1)
ILLEGAL(31_22_21)
ILLEGAL(31_22_22)
INST(dcba, DataCache, 0, 5)
INST(lhbrx, Load, FL_OUT_D | FL_IN_A0B | FL_LOADSTORE, 1)
ILLEGAL(31_22_25)
INST(eieio, System, 0, 1)
ILLEGAL(31_22_27)
INST(sthbrx, Store, FL_IN_S | FL_IN_A0B | FL_LOADSTORE, 1)
ILLEGAL(31_22_29)
INST(icbi, System, FL_IN_A0B | FL_ENDBLOCK | FL_LOADSTORE, 4)
INST(dcbz, DataCache, FL_IN_A0B | FL_LOADSTORE, 5)

// LoadStore
INST(lwzx, Load, FL_OUT_D | FL_IN_A0B | FL_LOADSTORE, 1)
INST(lwzux, Load, FL_OUT_D | FL_OUT_A | FL_IN_AB | FL_LOADSTORE, 1)
INST(lbzx, Load, FL_OUT_D | FL_IN_A0B | FL_LOADSTORE, 1)
INST(lbzux, Load, FL_OUT_D | FL_OUT_A | FL_IN_AB | FL_LOADSTORE, 1)
INST(stwx, Store, FL_IN_A0B | FL_IN_S | FL_LOADSTORE, 1)
INST(stwux, Store, FL_OUT_A | FL_IN_AB | FL_IN_S | FL_LOADSTORE, 1)
INST(stbx, Store, FL_IN_A0B | FL_IN_S | FL_LOADSTORE, 1)
INST(stbux, Store, FL_OUT_A | FL_IN_AB | FL_IN_S | FL_LOADSTORE, 1)
INST(lhzx, Load, FL_OUT_D | FL_IN_A0B | FL_LOADSTORE, 1)
INST(lhzux, Load, FL_OUT_D | FL_OUT_A | FL_IN_AB | FL_LOADSTORE, 1)
INST(lhax, Load, FL_OUT_D | FL_IN_A0B | FL_LOADSTORE, 1)
INST(lhaux, Load, FL_OUT_D | FL_OUT_A | FL_IN_AB | FL_LOADSTORE, 1)
INST(sthx, Store, FL_IN_A0B | FL_IN_S | FL_LOADSTORE, 1)
INST(sthux, Store, FL_OUT_A | FL_IN_AB | FL_IN_S | FL_LOADSTORE, 1)
ILLEGAL(31_23_14) ILLEGAL(31_23_15)
INST(lfsx, LoadFP, FL_OUT_FLOAT_D | FL_IN_A0B | FL_USE_FPU | FL_LOADSTORE, 1)
INST(lfsux, LoadFP, FL_OUT_FLOAT_D | FL_OUT_A | FL_IN_AB | FL_USE_FPU | FL_LOADSTORE, 1)
INST(lfdx, LoadFP, FL_INOUT_FLOAT_D | FL_IN_A0B | FL_USE_FPU | FL_LOADSTORE, 1)
INST(lfdux, LoadFP, FL_INOUT_FLOAT_D | FL_OUT_A | FL_IN_AB | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfsx, StoreFP, FL_IN_FLOAT_S | FL_IN_A0B | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfsux, StoreFP, FL_IN_FLOAT_S | FL_OUT_A | FL_IN_AB | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfdx, StoreFP, FL_IN_FLOAT_S | FL_IN_A0B | FL_USE_FPU | FL_LOADSTORE, 1)
INST(stfdux, StoreFP, FL_IN_FLOAT_S | FL_OUT_A | FL_IN_AB | FL_USE_FPU | FL_LOADSTORE, 1)
ILLEGAL(31_23_24) ILLEGAL(31_23_25) ILLEGAL(31_23_26) ILLEGAL(31_23_27)
ILLEGAL(31_23_28) ILLEGAL(31_23_29)
INST(stfiwx, StoreFP, FL_IN_FLOAT_S | FL_IN_A0B | FL_USE_FPU | FL_LOADSTORE, 1)
ILLEGAL(31_23_31)

// Shift
INST(slwx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
ILLEGAL(31_24_1)
ILLEGAL(31_24_2) ILLEGAL(31_24_3)
ILLEGAL(31_24_4) ILLEGAL(31_24_5) ILLEGAL(31_24_6) ILLEGAL(31_24_7)
ILLEGAL(31_24_8) ILLEGAL(31_24_9) ILLEGAL(31_24_10) ILLEGAL(31_24_11)
ILLEGAL(31_24_12) ILLEGAL(31_24_13) ILLEGAL(31_24_14) ILLEGAL(31_24_15)
INST(srwx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
ILLEGAL(31_24_17)
ILLEGAL(31_24_18) ILLEGAL(31_24_19)
ILLEGAL(31_24_20) ILLEGAL(31_24_21) ILLEGAL(31_24_22) ILLEGAL(31_24_23)
INST(srawx, Integer, FL_OUT_A | FL_IN_SB | FL_SET_CA | FL_RC_BIT, 1)
INST(srawix, Integer, FL_OUT_A | FL_IN_S | FL_SET_CA | FL_RC_BIT, 1)
ILLEGAL(31_24_26) ILLEGAL(31_24_27)
ILLEGAL(31_24_28) ILLEGAL(31_24_29) ILLEGAL(31_24_30) ILLEGAL(31_24_31)

// LeadingBits
INST(cntlzwx, Integer, FL_OUT_A | FL_IN_S | FL_RC_BIT, 1)
ILLEGAL(31_26_1)
ILLEGAL(31_26_2) ILLEGAL(31_26_3)
ILLEGAL(31_26_4) ILLEGAL(31_26_5) ILLEGAL(31_26_6) ILLEGAL(31_26_7)
ILLEGAL(31_26_8) ILLEGAL(31_26_9) ILLEGAL(31_26_10) ILLEGAL(31_26_11)
ILLEGAL(31_26_12) ILLEGAL(31_26_13) ILLEGAL(31_26_14) ILLEGAL(31_26_15)
ILLEGAL(31_26_16) ILLEGAL(31_26_17) ILLEGAL(31_26_18) ILLEGAL(31_26_19)
ILLEGAL(31_26_20) ILLEGAL(31_26_21) ILLEGAL(31_26_22) ILLEGAL(31_26_23)
ILLEGAL(31_26_24) ILLEGAL(31_26_25) ILLEGAL(31_26_26) ILLEGAL(31_26_27)
INST(extshx, Integer, FL_OUT_A | FL_IN_S | FL_RC_BIT, 1)
INST(extsbx, Integer, FL_OUT_A | FL_IN_S | FL_RC_BIT, 1)
ILLEGAL(31_26_30) ILLEGAL(31_26_31)

// BitOps
INST(andx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
INST(andcx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
ILLEGAL(31_28_2)
INST(norx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
ILLEGAL(31_28_4) ILLEGAL(31_28_5) ILLEGAL(31_28_6) ILLEGAL(31_28_7)
INST(eqvx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
INST(xorx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
ILLEGAL(31_28_10) ILLEGAL(31_28_11)
INST(orcx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
INST(orx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
INST(nandx, Integer, FL_OUT_A | FL_IN_SB | FL_RC_BIT, 1)
ILLEGAL(31_28_15)
ILLEGAL(31_28_16) ILLEGAL(31_28_17) ILLEGAL(31_28_18) ILLEGAL(31_28_19)
ILLEGAL(31_28_20) ILLEGAL(31_28_21) ILLEGAL(31_28_22) ILLEGAL(31_28_23)
ILLEGAL(31_28_24) ILLEGAL(31_28_25) ILLEGAL(31_28_26) ILLEGAL(31_28_27)
ILLEGAL(31_28_28) ILLEGAL(31_28_29) ILLEGAL(31_28_30) ILLEGAL(31_28_31)

// Opcd59
ILLEGAL(59_0) ILLEGAL(59_1) ILLEGAL(59_2) ILLEGAL(59_3)
ILLEGAL(59_4) ILLEGAL(59_5) ILLEGAL(59_6) ILLEGAL(59_7)
ILLEGAL(59_8) ILLEGAL(59_9) ILLEGAL(59_10) ILLEGAL(59_11)
ILLEGAL(59_12) ILLEGAL(59_13) ILLEGAL(59_14) ILLEGAL(59_15)
ILLEGAL(59_16) ILLEGAL(59_17)
INST(fdivsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 17)
ILLEGAL(59_19)
INST(fsubsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(faddsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
ILLEGAL(59_22) ILLEGAL(59_23)
INST(fresx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(fmulsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_AC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
ILLEGAL(59_26) ILLEGAL(59_27)
INST(fmsubsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(fmaddsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(fnmsubsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(fnmaddsx, SingleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)

// Opcd63
TABLE(FCompare, 5, 6, Inst_fcmpu, Illegal_63_0_31)
ILLEGAL(63_1)
ILLEGAL(63_2) ILLEGAL(63_3)
ILLEGAL(63_4) ILLEGAL(63_5)
TABLE(Fpscr, 5, 6, Illegal_63_6_0, Illegal_63_6_31)
TABLE(Fpscr2, 5, 6, Illegal_63_7_0, Illegal_63_7_31)
TABLE(FSign, 5, 6, Illegal_63_8_0, Illegal_63_8_31)
ILLEGAL(63_9)
ILLEGAL(63_10) ILLEGAL(63_11)
INST(frspx, DoubleFP, FL_OUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
ILLEGAL(63_13)
INST(fctiwx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
INST(fctiwzx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(63_16) ILLEGAL(63_17)
INST(fdivx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 31)
ILLEGAL(63_19)
INST(fsubx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(faddx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_AB | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
ILLEGAL(63_22) 
INST(fselx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(63_24)
INST(fmulx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_AC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(frsqrtex, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
ILLEGAL(63_27)
INST(fmsubx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(fmaddx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(fnmsubx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)
INST(fnmaddx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_ABC | FL_RC_BIT_F | FL_USE_FPU | FL_SET_FPRF, 1)

// FCompare
INST(fcmpu, DoubleFP, FL_IN_FLOAT_AB | FL_SET_CRn | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 1)
INST(fcmpo, DoubleFP, FL_IN_FLOAT_AB | FL_SET_CRn | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 1)
INST(mcrfs, SystemFP, FL_SET_CRn | FL_USE_FPU | FL_READ_FPRF, 1)
ILLEGAL(63_0_3)
ILLEGAL(63_0_4) ILLEGAL(63_0_5) ILLEGAL(63_0_6) ILLEGAL(63_0_7)
ILLEGAL(63_0_8) ILLEGAL(63_0_9) ILLEGAL(63_0_10) ILLEGAL(63_0_11)
ILLEGAL(63_0_12) ILLEGAL(63_0_13) ILLEGAL(63_0_14) ILLEGAL(63_0_15)
ILLEGAL(63_0_16) ILLEGAL(63_0_17) ILLEGAL(63_0_18) ILLEGAL(63_0_19)
ILLEGAL(63_0_20) ILLEGAL(63_0_21) ILLEGAL(63_0_22) ILLEGAL(63_0_23)
ILLEGAL(63_0_24) ILLEGAL(63_0_25) ILLEGAL(63_0_26) ILLEGAL(63_0_27)
ILLEGAL(63_0_28) ILLEGAL(63_0_29) ILLEGAL(63_0_30) ILLEGAL(63_0_31)

// Fpscr
ILLEGAL(63_6_0)
INST(mtfsb1x, SystemFP, FL_RC_BIT_F | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 3)
INST(mtfsb0x, SystemFP, FL_RC_BIT_F | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 3)
ILLEGAL(63_6_3)
INST(mtfsfix, SystemFP, FL_RC_BIT_F | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 3)
ILLEGAL(63_6_5)
ILLEGAL(63_6_6) ILLEGAL(63_6_7)
ILLEGAL(63_6_8) ILLEGAL(63_6_9) ILLEGAL(63_6_10) ILLEGAL(63_6_11)
ILLEGAL(63_6_12) ILLEGAL(63_6_13) ILLEGAL(63_6_14) ILLEGAL(63_6_15)
ILLEGAL(63_6_16) ILLEGAL(63_6_17) ILLEGAL(63_6_18) ILLEGAL(63_6_19)
ILLEGAL(63_6_20) ILLEGAL(63_6_21) ILLEGAL(63_6_22) ILLEGAL(63_6_23)
ILLEGAL(63_6_24) ILLEGAL(63_6_25) ILLEGAL(63_6_26) ILLEGAL(63_6_27)
ILLEGAL(63_6_28) ILLEGAL(63_6_29) ILLEGAL(63_6_30) ILLEGAL(63_6_31)

// Fpscr2
ILLEGAL(63_7_0) ILLEGAL(63_7_1) ILLEGAL(63_7_2) ILLEGAL(63_7_3)
ILLEGAL(63_7_4) ILLEGAL(63_7_5) ILLEGAL(63_7_6) ILLEGAL(63_7_7)
ILLEGAL(63_7_8) ILLEGAL(63_7_9) ILLEGAL(63_7_10) ILLEGAL(63_7_11)
ILLEGAL(63_7_12) ILLEGAL(63_7_13) ILLEGAL(63_7_14) ILLEGAL(63_7_15)
ILLEGAL(63_7_16) ILLEGAL(63_7_17)
INST(mffsx, SystemFP, FL_RC_BIT_F | FL_INOUT_FLOAT_D | FL_USE_FPU | FL_READ_FPRF, 1)
ILLEGAL(63_7_19)
ILLEGAL(63_7_20) ILLEGAL(63_67_21)
INST(mtfsfx, SystemFP, FL_RC_BIT_F | FL_IN_FLOAT_B | FL_USE_FPU | FL_READ_FPRF | FL_SET_FPRF, 3)
ILLEGAL(63_7_23)
ILLEGAL(63_7_24) ILLEGAL(63_7_25) ILLEGAL(63_7_26) ILLEGAL(63_7_27)
ILLEGAL(63_7_28) ILLEGAL(63_7_29) ILLEGAL(63_7_30) ILLEGAL(63_7_31)

// FSign
ILLEGAL(63_8_0)
INST(fnegx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
INST(fmrx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(63_8_3)
INST(fnabsx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(63_8_5)
ILLEGAL(63_8_6)
ILLEGAL(63_8_7)
INST(fabsx, DoubleFP, FL_INOUT_FLOAT_D | FL_IN_FLOAT_B | FL_RC_BIT_F | FL_USE_FPU, 1)
ILLEGAL(63_8_9)
ILLEGAL(63_8_10) ILLEGAL(63_8_11)
ILLEGAL(63_8_12) ILLEGAL(63_8_13) ILLEGAL(63_8_14) ILLEGAL(63_8_15)
ILLEGAL(63_8_16) ILLEGAL(63_8_17) ILLEGAL(63_8_18) ILLEGAL(63_8_19)
ILLEGAL(63_8_20) ILLEGAL(63_8_21) ILLEGAL(63_8_22) ILLEGAL(63_8_23)
ILLEGAL(63_8_24) ILLEGAL(63_8_25) ILLEGAL(63_8_26) ILLEGAL(63_8_27)
ILLEGAL(63_8_28) ILLEGAL(63_8_29) ILLEGAL(63_8_30) ILLEGAL(63_8_31)
