

================================================================
== Vitis HLS Report for 'rerArray_Loop_compute_col_proc2'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105  |rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute  |        2|       36|  20.000 ns|  0.360 us|    2|   36|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_col_compute_row  |        ?|        ?|    5 ~ 39|          -|          -|     ?|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     47|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|    168|    163|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     84|    -|
|Register         |        -|   -|     72|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    240|    294|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105  |rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute  |        0|   3|  168|  163|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                     |        0|   3|  168|  163|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_136_p2   |         +|   0|  0|  34|          34|           1|
    |icmp_ln27_fu_131_p2  |      icmp|   0|  0|  12|          34|          34|
    |ap_block_state1      |        or|   0|  0|   1|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  47|          69|          36|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |featrue_length_c_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_fu_62    |   9|          2|   34|         68|
    |output_r_blk_n          |   9|          2|    1|          2|
    |output_size_c_blk_n     |   9|          2|    1|          2|
    |property_input_read     |   9|          2|    1|          2|
    |weight_input_read       |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  84|         19|   41|         85|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_62                                                         |  34|   0|   34|          0|
    |tmp_4_reg_169                                                                |  32|   0|   34|          2|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  72|   0|   74|          2|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2|  return value|
|output_size                      |   in|   32|     ap_none|                      output_size|        scalar|
|output_r_din                     |  out|   32|     ap_fifo|                         output_r|       pointer|
|output_r_num_data_valid          |   in|    2|     ap_fifo|                         output_r|       pointer|
|output_r_fifo_cap                |   in|    2|     ap_fifo|                         output_r|       pointer|
|output_r_full_n                  |   in|    1|     ap_fifo|                         output_r|       pointer|
|output_r_write                   |  out|    1|     ap_fifo|                         output_r|       pointer|
|featrue_length                   |   in|   32|     ap_none|                   featrue_length|        scalar|
|property_input_dout              |   in|   32|     ap_fifo|                   property_input|       pointer|
|property_input_num_data_valid    |   in|    2|     ap_fifo|                   property_input|       pointer|
|property_input_fifo_cap          |   in|    2|     ap_fifo|                   property_input|       pointer|
|property_input_empty_n           |   in|    1|     ap_fifo|                   property_input|       pointer|
|property_input_read              |  out|    1|     ap_fifo|                   property_input|       pointer|
|weight_input_dout                |   in|   32|     ap_fifo|                     weight_input|       pointer|
|weight_input_num_data_valid      |   in|    2|     ap_fifo|                     weight_input|       pointer|
|weight_input_fifo_cap            |   in|    2|     ap_fifo|                     weight_input|       pointer|
|weight_input_empty_n             |   in|    1|     ap_fifo|                     weight_input|       pointer|
|weight_input_read                |  out|    1|     ap_fifo|                     weight_input|       pointer|
|featrue_length_c_din             |  out|   32|     ap_fifo|                 featrue_length_c|       pointer|
|featrue_length_c_num_data_valid  |   in|    2|     ap_fifo|                 featrue_length_c|       pointer|
|featrue_length_c_fifo_cap        |   in|    2|     ap_fifo|                 featrue_length_c|       pointer|
|featrue_length_c_full_n          |   in|    1|     ap_fifo|                 featrue_length_c|       pointer|
|featrue_length_c_write           |  out|    1|     ap_fifo|                 featrue_length_c|       pointer|
|output_size_c_din                |  out|   32|     ap_fifo|                    output_size_c|       pointer|
|output_size_c_num_data_valid     |   in|    2|     ap_fifo|                    output_size_c|       pointer|
|output_size_c_fifo_cap           |   in|    2|     ap_fifo|                    output_size_c|       pointer|
|output_size_c_full_n             |   in|    1|     ap_fifo|                    output_size_c|       pointer|
|output_size_c_write              |  out|    1|     ap_fifo|                    output_size_c|       pointer|
+---------------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%featrue_length_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %featrue_length"   --->   Operation 6 'read' 'featrue_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_size"   --->   Operation 7 'read' 'output_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 8 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %output_size_c, i32 %output_size_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %featrue_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %featrue_length_c, i32 %featrue_length_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %output_size_read, i2 0"   --->   Operation 16 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.26>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i34 %indvar_flatten" [test2/systolic.cpp:27]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.00ns)   --->   "%icmp_ln27 = icmp_eq  i34 %indvar_flatten_load, i34 %tmp_4" [test2/systolic.cpp:27]   --->   Operation 20 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.94ns)   --->   "%add_ln27 = add i34 %indvar_flatten_load, i34 1" [test2/systolic.cpp:27]   --->   Operation 21 'add' 'add_ln27' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc33, void %for.end35.exitStub" [test2/systolic.cpp:27]   --->   Operation 22 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.26ns)   --->   "%call_ln0 = call void @rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute, i32 %featrue_length_read, i32 %property_input, i32 %weight_input, i32 %sum_loc"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!icmp_ln27)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln30 = store i34 %add_ln27, i34 %indvar_flatten" [test2/systolic.cpp:30]   --->   Operation 25 'store' 'store_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute, i32 %featrue_length_read, i32 %property_input, i32 %weight_input, i32 %sum_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @compute_col_compute_row_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [test2/systolic.cpp:30]   --->   Operation 29 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 30 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %output_r, i32 %sum_loc_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc" [test2/systolic.cpp:30]   --->   Operation 33 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ featrue_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ property_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ featrue_length_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_size_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten      (alloca        ) [ 01111]
featrue_length_read (read          ) [ 00111]
output_size_read    (read          ) [ 00000]
sum_loc             (alloca        ) [ 00111]
specinterface_ln0   (specinterface ) [ 00000]
write_ln0           (write         ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
write_ln0           (write         ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
tmp_4               (bitconcatenate) [ 00111]
store_ln0           (store         ) [ 00000]
br_ln0              (br            ) [ 00000]
indvar_flatten_load (load          ) [ 00000]
icmp_ln27           (icmp          ) [ 00111]
add_ln27            (add           ) [ 00000]
br_ln27             (br            ) [ 00000]
empty               (wait          ) [ 00000]
store_ln30          (store         ) [ 00000]
ret_ln0             (ret           ) [ 00000]
call_ln0            (call          ) [ 00000]
specloopname_ln0    (specloopname  ) [ 00000]
specloopname_ln30   (specloopname  ) [ 00000]
sum_loc_load        (load          ) [ 00000]
empty_24            (wait          ) [ 00000]
write_ln174         (write         ) [ 00000]
br_ln30             (br            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="featrue_length">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featrue_length"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="property_input">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="property_input"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_input">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_input"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="featrue_length_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featrue_length_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_size_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_col_compute_row_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sum_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="featrue_length_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="featrue_length_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_size_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_size_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln174_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="0" index="3" bw="32" slack="0"/>
<pin id="110" dir="0" index="4" bw="32" slack="1"/>
<pin id="111" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_4_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="34" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="34" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="34" slack="1"/>
<pin id="130" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln27_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="34" slack="0"/>
<pin id="133" dir="0" index="1" bw="34" slack="1"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln27_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="34" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln30_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="34" slack="0"/>
<pin id="144" dir="0" index="1" bw="34" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sum_loc_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="3"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="34" slack="0"/>
<pin id="153" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="158" class="1005" name="featrue_length_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="featrue_length_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="sum_loc_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_4_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="34" slack="1"/>
<pin id="171" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="70" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="76" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="128" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="154"><net_src comp="62" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="70" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="166"><net_src comp="66" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="172"><net_src comp="115" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
	Port: featrue_length_c | {1 }
	Port: output_size_c | {1 }
 - Input state : 
	Port: rerArray_Loop_compute_col_proc2 : output_size | {1 }
	Port: rerArray_Loop_compute_col_proc2 : featrue_length | {1 }
	Port: rerArray_Loop_compute_col_proc2 : property_input | {2 3 }
	Port: rerArray_Loop_compute_col_proc2 : weight_input | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		store_ln30 : 2
	State 3
	State 4
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute_fu_105 |    3    |   160   |    96   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    add   |                         add_ln27_fu_136                        |    0    |    0    |    34   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   icmp   |                        icmp_ln27_fu_131                        |    0    |    0    |    12   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   read   |                 featrue_length_read_read_fu_70                 |    0    |    0    |    0    |
|          |                   output_size_read_read_fu_76                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                      write_ln0_write_fu_82                     |    0    |    0    |    0    |
|   write  |                      write_ln0_write_fu_90                     |    0    |    0    |    0    |
|          |                     write_ln174_write_fu_98                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                          tmp_4_fu_115                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                |    3    |   160   |   142   |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|featrue_length_read_reg_158|   32   |
|   indvar_flatten_reg_151  |   34   |
|      sum_loc_reg_163      |   32   |
|       tmp_4_reg_169       |   34   |
+---------------------------+--------+
|           Total           |   132  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   160  |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   292  |   142  |
+-----------+--------+--------+--------+
