Information: Updating design information... (UID-85)
Warning: Design 'registerFile_TLE' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : registerFile_TLE
Version: F-2011.09-SP3
Date   : Thu May  9 19:07:37 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: physRF/OUT1_tri_enable_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: dataOut1[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registerFile_TLE   5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  physRF/OUT1_tri_enable_reg[31]/CK (DFF_X1)              0.00 #     0.00 r
  physRF/OUT1_tri_enable_reg[31]/Q (DFF_X1)               0.09       0.09 r
  physRF/OUT1_tri[31]/Z (TBUF_X1)                         0.13       0.22 f
  physRF/OUT1[31] (physical_RF_NData32_NRegs72_NAddr7)
                                                          0.00       0.22 f
  dataOut1[31] (out)                                      0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
