// Seed: 2315210399
module module_0;
  initial id_1 = #1 1'b0;
endmodule
module module_1 ();
  wire id_2;
  assign id_1 = 1;
  assign id_1 = (1 < 1);
  module_0();
endmodule
module module_2 (
    input wand id_0
    , id_38,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    input wand id_5
    , id_39,
    input tri id_6
    , id_40,
    input tri1 id_7
    , id_41,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri id_11,
    input wire id_12,
    input uwire id_13,
    output wand id_14,
    output tri0 id_15,
    output tri0 id_16,
    output wire id_17,
    input uwire id_18,
    input wor id_19,
    input uwire id_20,
    input tri0 id_21,
    output tri id_22,
    input wor id_23,
    input supply1 id_24,
    input uwire id_25,
    input tri1 id_26,
    input wire id_27,
    input supply1 id_28
    , id_42,
    input wor id_29,
    input wor id_30,
    output supply1 id_31,
    output tri0 id_32,
    output wor id_33,
    output tri id_34,
    input supply1 id_35
    , id_43,
    output uwire id_36
);
  wire id_44;
  xnor (
      id_14,
      id_18,
      id_19,
      id_20,
      id_21,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_35,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
