Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 12:16:41 2018
| Host         : jzsmith-VirtualBox running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_id/dna_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.742     -254.403                    479                18982       -1.762      -66.383                    134                18982        1.000        0.000                       0                  6654  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -1.742     -254.403                    479                11081       -0.065       -0.215                     10                11081        3.020        0.000                       0                  3702  
  pll_dac_clk_1x        0.202        0.000                      0                 1977       -0.217       -0.659                      7                 1977        3.500        0.000                       0                  1915  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk           0.479        0.000                      0                  421        0.149        0.000                      0                  421        1.500        0.000                       0                   215  
clk_fpga_3              0.089        0.000                      0                 1791        0.070        0.000                      0                 1791        1.000        0.000                       0                   813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.064        0.000                      0                   28       -1.762      -47.627                     28                   28  
pll_adc_clk     pll_dac_clk_1x        1.109        0.000                      0                 3728        0.208        0.000                      0                 3728  
pll_adc_clk     pll_pwm_clk           1.225        0.000                      0                   96       -0.304      -17.882                     89                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :          479  Failing Endpoints,  Worst Slack       -1.742ns,  Total Violation     -254.403ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.065ns,  Total Violation       -0.215ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 i_scope/set_b_filt_aa_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/aa_mult/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 6.729ns (72.045%)  route 2.611ns (27.955%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 13.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     1.676     5.909    i_scope/adc_clk_i
    SLICE_X11Y16         FDRE                                         r  i_scope/set_b_filt_aa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419     6.328 r  i_scope/set_b_filt_aa_reg[3]/Q
                         net (fo=2, estimated)        0.557     6.885    i_scope/i_dfilt1_chb/cfg_aa_i[3]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[3]_P[0])
                                                      3.829    10.714 f  i_scope/i_dfilt1_chb/aa_mult/P[0]
                         net (fo=1, estimated)        0.683    11.397    i_scope/i_dfilt1_chb/aa_mult_n_105
    SLICE_X9Y9           LUT1 (Prop_lut1_I0_O)        0.124    11.521 r  i_scope/i_dfilt1_chb/r3_reg_dsp2[3]_i_35/O
                         net (fo=1, estimated)        0.330    11.851    i_scope/i_dfilt1_chb/r3_sum10_in[0]
    SLICE_X9Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.431 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    12.431    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_30_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.545 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_25/CO[3]
                         net (fo=1, estimated)        0.000    12.545    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_25_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.659 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_20/CO[3]
                         net (fo=1, estimated)        0.000    12.659    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_20_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.773 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_15/CO[3]
                         net (fo=1, estimated)        0.000    12.773    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_15_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.887 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.887    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_10_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    13.001    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.115    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[3]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.229    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[7]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.343    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[11]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.457    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[15]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.571    i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[19]_i_1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.905 r  i_scope/i_dfilt1_chb/r3_reg_dsp2_reg[22]_i_1/O[1]
                         net (fo=3, estimated)        0.640    14.545    i_scope/i_dfilt1_chb/r3_sum[46]
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.303    14.848 r  i_scope/i_dfilt1_chb/aa_mult_i_2/O
                         net (fo=1, estimated)        0.401    15.249    i_scope/i_dfilt1_chb/r3_reg_dsp1[21]
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     1.590    13.612    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/CLK
                         clock pessimism              0.326    13.938    
                         clock uncertainty           -0.069    13.869    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    13.507    i_scope/i_dfilt1_chb/aa_mult
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -1.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/dac_pnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[0]/dac_buf_reg_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.771%)  route 0.270ns (62.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     0.559     2.327    i_asg/ch[0]/dac_clk_i
    SLICE_X34Y50         FDRE                                         r  i_asg/ch[0]/dac_pnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     2.491 r  i_asg/ch[0]/dac_pnt_reg[18]/Q
                         net (fo=13, estimated)       0.270     2.762    i_asg/ch[0]/dac_pnt[18]
    RAMB36_X2Y9          RAMB36E1                                     r  i_asg/ch[0]/dac_buf_reg_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     0.875     2.749    i_asg/ch[0]/dac_clk_i
    RAMB36_X2Y9          RAMB36E1                                     r  i_asg/ch[0]/dac_buf_reg_3/CLKBWRCLK
                         clock pessimism             -0.105     2.644    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.827    i_asg/ch[0]/dac_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                 -0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y6      i_pid/i_pid11/kd_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41     i_scope/adc_rval_reg[1]_srl2___adc_rval_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41     i_scope/adc_rval_reg[1]_srl2___adc_rval_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.217ns,  Total Violation       -0.659ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.478ns (16.303%)  route 2.454ns (83.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 9.970 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=1913, estimated)     1.740     5.973    dac_clk_1x
    SLICE_X42Y27         FDRE                                         r  dac_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.478     6.451 r  dac_dat_a_reg[13]/Q
                         net (fo=1, estimated)        2.454     8.905    dac_dat_a[13]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.265 f  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.022 f  bufg_dac_clk_1x/O
                         net (fo=1913, estimated)     1.948     9.970    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.211    10.181    
                         clock uncertainty           -0.069    10.112    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.005     9.107    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.179%)  route 0.297ns (67.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=1913, estimated)     0.587     2.355    dac_clk_1x
    SLICE_X43Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     2.496 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.297     2.793    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=1913, estimated)     1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.339     2.534    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.010    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                 -0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y14    m_avg_a_reg[13][13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y24    dac_dat_a_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 pwm[2]/bcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 1.194ns (37.383%)  route 2.000ns (62.617%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 9.585 - 4.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.737     5.970    pwm[2]/clk
    SLICE_X40Y24         FDRE                                         r  pwm[2]/bcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     6.389 r  pwm[2]/bcnt_reg[3]/Q
                         net (fo=18, estimated)       0.908     7.297    pwm[2]/bcnt_reg__0[3]
    SLICE_X40Y24         LUT4 (Prop_lut4_I3_O)        0.325     7.622 f  pwm[2]/v[7]_i_2/O
                         net (fo=1, estimated)        0.308     7.930    pwm[2]/v[7]_i_2_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.326     8.256 f  pwm[2]/v_reg[0]_CE_cooolgate_en_gate_321_LOPT_REMAP/O
                         net (fo=1, estimated)        0.421     8.677    pwm[2]/xlnx_opt_v_reg[0]_CE_cooolgate_en_sig_22_1
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.801 r  pwm[2]/v_reg[0]_CE_cooolgate_en_gate_321_LOPT_REMAP_2/O
                         net (fo=8, estimated)        0.363     9.164    pwm[2]/v_reg[0]_CE_cooolgate_en_sig_22
    SLICE_X37Y23         FDRE                                         r  pwm[2]/v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.563     9.585    pwm[2]/clk
    SLICE_X37Y23         FDRE                                         r  pwm[2]/v_reg[0]/C
                         clock pessimism              0.326     9.911    
                         clock uncertainty           -0.063     9.848    
    SLICE_X37Y23         FDRE (Setup_fdre_C_CE)      -0.205     9.643    pwm[2]/v_reg[0]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  0.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.039%)  route 0.621ns (76.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      0.591     2.359    pwm_clk
    SLICE_X40Y38         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     2.500 f  pwm_rstn_reg/Q
                         net (fo=93, estimated)       0.333     2.834    pwm[0]/rstn
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.879 r  pwm[0]/pwm_o_i_1/O
                         net (fo=13, estimated)       0.288     3.167    pwm[0]/clear
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.007     2.881    pwm[0]/clk
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism             -0.339     2.541    
    OLOGIC_X0Y47         FDRE (Hold_fdre_C_R)         0.476     3.017    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y44    pwm[0]/bcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y44    pwm[0]/bcnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.269ns (27.581%)  route 3.332ns (72.419%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      1.663     2.971    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X8Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.478     3.449 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=8, estimated)        0.842     4.291    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr[4]
    SLICE_X6Y62          LUT6 (Prop_lut6_I1_O)        0.295     4.586 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[2]_i_2/O
                         net (fo=1, estimated)        0.437     5.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[2]_i_2_n_0
    SLICE_X6Y61          LUT4 (Prop_lut4_I1_O)        0.124     5.147 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[2]_i_1/O
                         net (fo=6, estimated)        0.977     6.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset[2]
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.124     6.248 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, estimated)        0.423     6.671    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X7Y59          LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[3]_i_1/O
                         net (fo=2, estimated)        0.303     7.098    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt[3]
    SLICE_X7Y59          LUT4 (Prop_lut4_I2_O)        0.124     7.222 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]_CE_cooolgate_en_gate_423/O
                         net (fo=3, estimated)        0.350     7.572    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]_CE_cooolgate_en_sig_46
    SLICE_X6Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.238 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      1.490     7.728    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X6Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism              0.185     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X6Y60          FDRE (Setup_fdre_C_CE)      -0.169     7.661    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  0.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.852%)  route 0.238ns (56.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.535 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      0.587     1.122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/ACLK
    SLICE_X3Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.263 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/Q
                         net (fo=1, estimated)        0.238     1.501    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[47]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.546 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[47]_i_1/O
                         net (fo=1, routed)           0.000     1.546    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer[47]
    SLICE_X3Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.565 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      0.850     1.415    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/ACLK
    SLICE_X3Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.030     1.385    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.476    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y62  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.064ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -1.762ns,  Total Violation      -47.627ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.488ns (57.440%)  route 0.362ns (42.560%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_raw_reg[0][5]_i_1/O
                         net (fo=1, estimated)        0.362     4.250    adc_dat_raw_reg[0][5]_i_1_n_0
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     0.713    10.481    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002    10.313    adc_dat_raw_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  6.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.762ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.805ns (50.978%)  route 0.774ns (49.022%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, estimated)        0.774     4.979    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.741    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.741    
                         arrival time                           4.979    
  -------------------------------------------------------------------
                         slack                                 -1.762    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_avg_sum_a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 3.614ns (55.617%)  route 2.884ns (44.383%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 13.514 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     1.660     5.893    i_asg/ch[0]/dac_clk_i
    SLICE_X28Y27         FDRE                                         r  i_asg/ch[0]/dac_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     6.371 r  i_asg/ch[0]/dac_o_reg[2]/Q
                         net (fo=2, estimated)        0.590     6.961    asg_dat[0][2]
    SLICE_X26Y26         LUT2 (Prop_lut2_I0_O)        0.295     7.256 r  i_scope_i_49/O
                         net (fo=1, routed)           0.000     7.256    i_scope_i_49_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.654 r  i_scope_i_32/CO[3]
                         net (fo=1, estimated)        0.000     7.654    i_scope_i_32_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  i_scope_i_31/CO[3]
                         net (fo=1, estimated)        0.000     7.768    i_scope_i_31_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  i_scope_i_30/CO[3]
                         net (fo=1, estimated)        0.000     7.882    i_scope_i_30_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.216 r  i_scope_i_29/O[1]
                         net (fo=53, estimated)       1.281     9.497    i_scope_i_29_n_6
    SLICE_X33Y15         LUT4 (Prop_lut4_I0_O)        0.329     9.826 r  m_avg_sum_a[3]_i_4/O
                         net (fo=2, estimated)        1.013    10.839    m_avg_sum_a[3]_i_4_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.326    11.165 r  m_avg_sum_a[3]_i_8/O
                         net (fo=1, routed)           0.000    11.165    m_avg_sum_a[3]_i_8_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.715 r  m_avg_sum_a_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.715    m_avg_sum_a_reg[3]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.829 r  m_avg_sum_a_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.829    m_avg_sum_a_reg[7]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.943 r  m_avg_sum_a_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.943    m_avg_sum_a_reg[11]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.057 r  m_avg_sum_a_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.057    m_avg_sum_a_reg[15]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.391 r  m_avg_sum_a_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.391    m_avg_sum_a_reg[19]_i_1_n_6
    SLICE_X33Y19         FDRE                                         r  m_avg_sum_a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=1913, estimated)     1.492    13.514    dac_clk_1x
    SLICE_X33Y19         FDRE                                         r  m_avg_sum_a_reg[17]/C
                         clock pessimism              0.113    13.627    
                         clock uncertainty           -0.189    13.439    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.062    13.501    m_avg_sum_a_reg[17]
  -------------------------------------------------------------------
                         required time                         13.501    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  1.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.164ns (25.919%)  route 0.469ns (74.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     0.594     2.362    adc_clk
    SLICE_X42Y48         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     2.526 r  adc_rstn_reg/Q
                         net (fo=561, estimated)      0.469     2.995    rstn
    SLICE_X33Y57         FDRE                                         r  dac_dat_a_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=1913, estimated)     0.827     2.701    dac_clk_1x
    SLICE_X33Y57         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism             -0.063     2.637    
                         clock uncertainty            0.189     2.826    
    SLICE_X33Y57         FDRE (Hold_fdre_C_CE)       -0.039     2.787    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
Hold  :           89  Failing Endpoints,  Worst Slack       -0.304ns,  Total Violation      -17.882ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.580ns (25.951%)  route 1.655ns (74.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 9.584 - 4.000 ) 
    Source Clock Delay      (SCD):    5.981ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     1.748     5.981    i_ams/clk_i
    SLICE_X39Y34         FDRE                                         r  i_ams/dac_c_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     6.437 r  i_ams/dac_c_o_reg[15]/Q
                         net (fo=2, estimated)        1.317     7.754    pwm[2]/cfg[15]
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.878 r  pwm[2]/b[15]_i_2/O
                         net (fo=1, estimated)        0.338     8.216    pwm[2]/p_0_in[15]
    SLICE_X40Y25         FDRE                                         r  pwm[2]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.562     9.584    pwm[2]/clk
    SLICE_X40Y25         FDRE                                         r  pwm[2]/b_reg[15]/C
                         clock pessimism              0.113     9.697    
                         clock uncertainty           -0.189     9.509    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)       -0.067     9.442    pwm[2]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  1.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.304ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.736%)  route 0.131ns (41.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=3707, estimated)     0.589     2.357    i_ams/clk_i
    SLICE_X36Y39         FDRE                                         r  i_ams/dac_d_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     2.498 r  i_ams/dac_d_o_reg[4]/Q
                         net (fo=2, estimated)        0.131     2.629    pwm[3]/cfg[4]
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.674 r  pwm[3]/b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.674    pwm[3]/p_0_in[4]
    SLICE_X38Y39         FDRE                                         r  pwm[3]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      0.858     2.732    pwm[3]/clk
    SLICE_X38Y39         FDRE                                         r  pwm[3]/b_reg[4]/C
                         clock pessimism             -0.063     2.668    
                         clock uncertainty            0.189     2.857    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.121     2.978    pwm[3]/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                 -0.304    





