#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1545320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x155a4a0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x154c730 .functor NOT 1, L_0x15a8280, C4<0>, C4<0>, C4<0>;
L_0x15a7a90 .functor XOR 2, L_0x15a7f90, L_0x15a8030, C4<00>, C4<00>;
L_0x15a8170 .functor XOR 2, L_0x15a7a90, L_0x15a80d0, C4<00>, C4<00>;
v0x15a3e30_0 .net *"_ivl_10", 1 0, L_0x15a80d0;  1 drivers
v0x15a3f30_0 .net *"_ivl_12", 1 0, L_0x15a8170;  1 drivers
v0x15a4010_0 .net *"_ivl_2", 1 0, L_0x15a7ef0;  1 drivers
v0x15a40d0_0 .net *"_ivl_4", 1 0, L_0x15a7f90;  1 drivers
v0x15a41b0_0 .net *"_ivl_6", 1 0, L_0x15a8030;  1 drivers
v0x15a42e0_0 .net *"_ivl_8", 1 0, L_0x15a7a90;  1 drivers
v0x15a43c0_0 .net "a", 0 0, v0x15a1060_0;  1 drivers
v0x15a4460_0 .net "b", 0 0, v0x15a1100_0;  1 drivers
v0x15a4500_0 .net "c", 0 0, v0x15a11a0_0;  1 drivers
v0x15a45a0_0 .var "clk", 0 0;
v0x15a4640_0 .net "d", 0 0, v0x15a12e0_0;  1 drivers
v0x15a46e0_0 .net "out_pos_dut", 0 0, L_0x15a7d60;  1 drivers
v0x15a4780_0 .net "out_pos_ref", 0 0, L_0x15a5cb0;  1 drivers
v0x15a4820_0 .net "out_sop_dut", 0 0, L_0x15a6830;  1 drivers
v0x15a48c0_0 .net "out_sop_ref", 0 0, L_0x157bb50;  1 drivers
v0x15a4960_0 .var/2u "stats1", 223 0;
v0x15a4a00_0 .var/2u "strobe", 0 0;
v0x15a4aa0_0 .net "tb_match", 0 0, L_0x15a8280;  1 drivers
v0x15a4b70_0 .net "tb_mismatch", 0 0, L_0x154c730;  1 drivers
v0x15a4c10_0 .net "wavedrom_enable", 0 0, v0x15a15b0_0;  1 drivers
v0x15a4ce0_0 .net "wavedrom_title", 511 0, v0x15a1650_0;  1 drivers
L_0x15a7ef0 .concat [ 1 1 0 0], L_0x15a5cb0, L_0x157bb50;
L_0x15a7f90 .concat [ 1 1 0 0], L_0x15a5cb0, L_0x157bb50;
L_0x15a8030 .concat [ 1 1 0 0], L_0x15a7d60, L_0x15a6830;
L_0x15a80d0 .concat [ 1 1 0 0], L_0x15a5cb0, L_0x157bb50;
L_0x15a8280 .cmp/eeq 2, L_0x15a7ef0, L_0x15a8170;
S_0x155a630 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x155a4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x154cb10 .functor AND 1, v0x15a11a0_0, v0x15a12e0_0, C4<1>, C4<1>;
L_0x154cef0 .functor NOT 1, v0x15a1060_0, C4<0>, C4<0>, C4<0>;
L_0x154d2d0 .functor NOT 1, v0x15a1100_0, C4<0>, C4<0>, C4<0>;
L_0x154d550 .functor AND 1, L_0x154cef0, L_0x154d2d0, C4<1>, C4<1>;
L_0x1565220 .functor AND 1, L_0x154d550, v0x15a11a0_0, C4<1>, C4<1>;
L_0x157bb50 .functor OR 1, L_0x154cb10, L_0x1565220, C4<0>, C4<0>;
L_0x15a5130 .functor NOT 1, v0x15a1100_0, C4<0>, C4<0>, C4<0>;
L_0x15a51a0 .functor OR 1, L_0x15a5130, v0x15a12e0_0, C4<0>, C4<0>;
L_0x15a52b0 .functor AND 1, v0x15a11a0_0, L_0x15a51a0, C4<1>, C4<1>;
L_0x15a5370 .functor NOT 1, v0x15a1060_0, C4<0>, C4<0>, C4<0>;
L_0x15a5440 .functor OR 1, L_0x15a5370, v0x15a1100_0, C4<0>, C4<0>;
L_0x15a54b0 .functor AND 1, L_0x15a52b0, L_0x15a5440, C4<1>, C4<1>;
L_0x15a5630 .functor NOT 1, v0x15a1100_0, C4<0>, C4<0>, C4<0>;
L_0x15a56a0 .functor OR 1, L_0x15a5630, v0x15a12e0_0, C4<0>, C4<0>;
L_0x15a55c0 .functor AND 1, v0x15a11a0_0, L_0x15a56a0, C4<1>, C4<1>;
L_0x15a5830 .functor NOT 1, v0x15a1060_0, C4<0>, C4<0>, C4<0>;
L_0x15a5930 .functor OR 1, L_0x15a5830, v0x15a12e0_0, C4<0>, C4<0>;
L_0x15a59f0 .functor AND 1, L_0x15a55c0, L_0x15a5930, C4<1>, C4<1>;
L_0x15a5ba0 .functor XNOR 1, L_0x15a54b0, L_0x15a59f0, C4<0>, C4<0>;
v0x154c060_0 .net *"_ivl_0", 0 0, L_0x154cb10;  1 drivers
v0x154c460_0 .net *"_ivl_12", 0 0, L_0x15a5130;  1 drivers
v0x154c840_0 .net *"_ivl_14", 0 0, L_0x15a51a0;  1 drivers
v0x154cc20_0 .net *"_ivl_16", 0 0, L_0x15a52b0;  1 drivers
v0x154d000_0 .net *"_ivl_18", 0 0, L_0x15a5370;  1 drivers
v0x154d3e0_0 .net *"_ivl_2", 0 0, L_0x154cef0;  1 drivers
v0x154d660_0 .net *"_ivl_20", 0 0, L_0x15a5440;  1 drivers
v0x159f5d0_0 .net *"_ivl_24", 0 0, L_0x15a5630;  1 drivers
v0x159f6b0_0 .net *"_ivl_26", 0 0, L_0x15a56a0;  1 drivers
v0x159f790_0 .net *"_ivl_28", 0 0, L_0x15a55c0;  1 drivers
v0x159f870_0 .net *"_ivl_30", 0 0, L_0x15a5830;  1 drivers
v0x159f950_0 .net *"_ivl_32", 0 0, L_0x15a5930;  1 drivers
v0x159fa30_0 .net *"_ivl_36", 0 0, L_0x15a5ba0;  1 drivers
L_0x7f4000895018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x159faf0_0 .net *"_ivl_38", 0 0, L_0x7f4000895018;  1 drivers
v0x159fbd0_0 .net *"_ivl_4", 0 0, L_0x154d2d0;  1 drivers
v0x159fcb0_0 .net *"_ivl_6", 0 0, L_0x154d550;  1 drivers
v0x159fd90_0 .net *"_ivl_8", 0 0, L_0x1565220;  1 drivers
v0x159fe70_0 .net "a", 0 0, v0x15a1060_0;  alias, 1 drivers
v0x159ff30_0 .net "b", 0 0, v0x15a1100_0;  alias, 1 drivers
v0x159fff0_0 .net "c", 0 0, v0x15a11a0_0;  alias, 1 drivers
v0x15a00b0_0 .net "d", 0 0, v0x15a12e0_0;  alias, 1 drivers
v0x15a0170_0 .net "out_pos", 0 0, L_0x15a5cb0;  alias, 1 drivers
v0x15a0230_0 .net "out_sop", 0 0, L_0x157bb50;  alias, 1 drivers
v0x15a02f0_0 .net "pos0", 0 0, L_0x15a54b0;  1 drivers
v0x15a03b0_0 .net "pos1", 0 0, L_0x15a59f0;  1 drivers
L_0x15a5cb0 .functor MUXZ 1, L_0x7f4000895018, L_0x15a54b0, L_0x15a5ba0, C4<>;
S_0x15a0530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x155a4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x15a1060_0 .var "a", 0 0;
v0x15a1100_0 .var "b", 0 0;
v0x15a11a0_0 .var "c", 0 0;
v0x15a1240_0 .net "clk", 0 0, v0x15a45a0_0;  1 drivers
v0x15a12e0_0 .var "d", 0 0;
v0x15a13d0_0 .var/2u "fail", 0 0;
v0x15a1470_0 .var/2u "fail1", 0 0;
v0x15a1510_0 .net "tb_match", 0 0, L_0x15a8280;  alias, 1 drivers
v0x15a15b0_0 .var "wavedrom_enable", 0 0;
v0x15a1650_0 .var "wavedrom_title", 511 0;
E_0x1558b90/0 .event negedge, v0x15a1240_0;
E_0x1558b90/1 .event posedge, v0x15a1240_0;
E_0x1558b90 .event/or E_0x1558b90/0, E_0x1558b90/1;
S_0x15a0860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x15a0530;
 .timescale -12 -12;
v0x15a0aa0_0 .var/2s "i", 31 0;
E_0x1558a30 .event posedge, v0x15a1240_0;
S_0x15a0ba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x15a0530;
 .timescale -12 -12;
v0x15a0da0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15a0e80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x15a0530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15a1830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x155a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15a5e60 .functor AND 1, v0x15a11a0_0, v0x15a12e0_0, C4<1>, C4<1>;
L_0x15a6360 .functor AND 1, L_0x15a6110, L_0x15a61b0, C4<1>, C4<1>;
L_0x15a6470 .functor AND 1, L_0x15a6360, v0x15a11a0_0, C4<1>, C4<1>;
L_0x15a6830 .functor OR 1, L_0x15a6670, L_0x15a6790, C4<0>, C4<0>;
L_0x15a6a70 .functor OR 1, L_0x15a6990, v0x15a12e0_0, C4<0>, C4<0>;
L_0x15a6b30 .functor AND 1, v0x15a11a0_0, L_0x15a6a70, C4<1>, C4<1>;
L_0x15a6de0 .functor AND 1, L_0x15a6c30, v0x15a1100_0, C4<1>, C4<1>;
L_0x15a6f90 .functor OR 1, L_0x15a6ea0, v0x15a12e0_0, C4<0>, C4<0>;
L_0x15a70a0 .functor AND 1, L_0x15a6de0, L_0x15a6f90, C4<1>, C4<1>;
L_0x15a71b0 .functor OR 1, L_0x15a6b30, L_0x15a70a0, C4<0>, C4<0>;
L_0x15a74c0 .functor OR 1, L_0x15a73c0, v0x15a12e0_0, C4<0>, C4<0>;
L_0x15a7530 .functor AND 1, v0x15a11a0_0, L_0x15a74c0, C4<1>, C4<1>;
L_0x15a7700 .functor AND 1, L_0x15a7660, v0x15a12e0_0, C4<1>, C4<1>;
L_0x15a77c0 .functor OR 1, L_0x15a7530, L_0x15a7700, C4<0>, C4<0>;
L_0x15a75f0 .functor XNOR 1, L_0x15a79a0, L_0x15a7b00, C4<0>, C4<0>;
v0x15a19f0_0 .net *"_ivl_0", 0 0, L_0x15a5e60;  1 drivers
v0x15a1ad0_0 .net *"_ivl_13", 0 0, L_0x15a6670;  1 drivers
v0x15a1bb0_0 .net *"_ivl_15", 0 0, L_0x15a6790;  1 drivers
v0x15a1ca0_0 .net *"_ivl_21", 0 0, L_0x15a6990;  1 drivers
v0x15a1d60_0 .net *"_ivl_22", 0 0, L_0x15a6a70;  1 drivers
v0x15a1e90_0 .net *"_ivl_24", 0 0, L_0x15a6b30;  1 drivers
v0x15a1f70_0 .net *"_ivl_27", 0 0, L_0x15a6c30;  1 drivers
v0x15a2030_0 .net *"_ivl_28", 0 0, L_0x15a6de0;  1 drivers
v0x15a2110_0 .net *"_ivl_3", 0 0, L_0x15a6110;  1 drivers
v0x15a2260_0 .net *"_ivl_31", 0 0, L_0x15a6ea0;  1 drivers
v0x15a2320_0 .net *"_ivl_32", 0 0, L_0x15a6f90;  1 drivers
v0x15a2400_0 .net *"_ivl_34", 0 0, L_0x15a70a0;  1 drivers
v0x15a24e0_0 .net *"_ivl_36", 0 0, L_0x15a71b0;  1 drivers
v0x15a25c0_0 .net *"_ivl_42", 0 0, L_0x15a73c0;  1 drivers
v0x15a2680_0 .net *"_ivl_43", 0 0, L_0x15a74c0;  1 drivers
v0x15a2760_0 .net *"_ivl_45", 0 0, L_0x15a7530;  1 drivers
v0x15a2840_0 .net *"_ivl_48", 0 0, L_0x15a7660;  1 drivers
v0x15a2a10_0 .net *"_ivl_49", 0 0, L_0x15a7700;  1 drivers
v0x15a2af0_0 .net *"_ivl_5", 0 0, L_0x15a61b0;  1 drivers
v0x15a2bb0_0 .net *"_ivl_51", 0 0, L_0x15a77c0;  1 drivers
v0x15a2c90_0 .net *"_ivl_54", 0 0, L_0x15a79a0;  1 drivers
v0x15a2d70_0 .net *"_ivl_56", 0 0, L_0x15a7b00;  1 drivers
v0x15a2e50_0 .net *"_ivl_57", 0 0, L_0x15a75f0;  1 drivers
v0x15a2f10_0 .net *"_ivl_6", 0 0, L_0x15a6360;  1 drivers
v0x15a2ff0_0 .net *"_ivl_60", 0 0, L_0x15a7c40;  1 drivers
L_0x7f4000895060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15a30d0_0 .net *"_ivl_61", 0 0, L_0x7f4000895060;  1 drivers
v0x15a31b0_0 .net *"_ivl_8", 0 0, L_0x15a6470;  1 drivers
v0x15a3290_0 .net "a", 0 0, v0x15a1060_0;  alias, 1 drivers
v0x15a3330_0 .net "b", 0 0, v0x15a1100_0;  alias, 1 drivers
v0x15a3420_0 .net "c", 0 0, v0x15a11a0_0;  alias, 1 drivers
v0x15a3510_0 .net "d", 0 0, v0x15a12e0_0;  alias, 1 drivers
v0x15a3600_0 .net "out_pos", 0 0, L_0x15a7d60;  alias, 1 drivers
v0x15a36c0_0 .net "out_sop", 0 0, L_0x15a6830;  alias, 1 drivers
v0x15a3990_0 .net "pos", 1 0, L_0x15a7320;  1 drivers
v0x15a3a70_0 .net "sop", 1 0, L_0x15a6530;  1 drivers
L_0x15a6110 .reduce/nor v0x15a1060_0;
L_0x15a61b0 .reduce/nor v0x15a1100_0;
L_0x15a6530 .concat [ 1 1 0 0], L_0x15a6470, L_0x15a5e60;
L_0x15a6670 .part L_0x15a6530, 1, 1;
L_0x15a6790 .part L_0x15a6530, 0, 1;
L_0x15a6990 .reduce/nor v0x15a1100_0;
L_0x15a6c30 .reduce/nor v0x15a1060_0;
L_0x15a6ea0 .reduce/nor v0x15a1060_0;
L_0x15a7320 .concat8 [ 1 1 0 0], L_0x15a71b0, L_0x15a77c0;
L_0x15a73c0 .reduce/nor v0x15a1100_0;
L_0x15a7660 .reduce/nor v0x15a1060_0;
L_0x15a79a0 .part L_0x15a7320, 1, 1;
L_0x15a7b00 .part L_0x15a7320, 0, 1;
L_0x15a7c40 .part L_0x15a7320, 0, 1;
L_0x15a7d60 .functor MUXZ 1, L_0x7f4000895060, L_0x15a7c40, L_0x15a75f0, C4<>;
S_0x15a3c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x155a4a0;
 .timescale -12 -12;
E_0x15419f0 .event anyedge, v0x15a4a00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15a4a00_0;
    %nor/r;
    %assign/vec4 v0x15a4a00_0, 0;
    %wait E_0x15419f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15a0530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a13d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a1470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x15a0530;
T_4 ;
    %wait E_0x1558b90;
    %load/vec4 v0x15a1510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a13d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15a0530;
T_5 ;
    %wait E_0x1558a30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %wait E_0x1558a30;
    %load/vec4 v0x15a13d0_0;
    %store/vec4 v0x15a1470_0, 0, 1;
    %fork t_1, S_0x15a0860;
    %jmp t_0;
    .scope S_0x15a0860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a0aa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15a0aa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1558a30;
    %load/vec4 v0x15a0aa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a0aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15a0aa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x15a0530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1558b90;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15a12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a1100_0, 0;
    %assign/vec4 v0x15a1060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x15a13d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x15a1470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x155a4a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a45a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a4a00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x155a4a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15a45a0_0;
    %inv;
    %store/vec4 v0x15a45a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x155a4a0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15a1240_0, v0x15a4b70_0, v0x15a43c0_0, v0x15a4460_0, v0x15a4500_0, v0x15a4640_0, v0x15a48c0_0, v0x15a4820_0, v0x15a4780_0, v0x15a46e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x155a4a0;
T_9 ;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x155a4a0;
T_10 ;
    %wait E_0x1558b90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a4960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a4960_0, 4, 32;
    %load/vec4 v0x15a4aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a4960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a4960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a4960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15a48c0_0;
    %load/vec4 v0x15a48c0_0;
    %load/vec4 v0x15a4820_0;
    %xor;
    %load/vec4 v0x15a48c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a4960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a4960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15a4780_0;
    %load/vec4 v0x15a4780_0;
    %load/vec4 v0x15a46e0_0;
    %xor;
    %load/vec4 v0x15a4780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a4960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15a4960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a4960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/machine/ece241_2013_q2/iter2/response0/top_module.sv";
