langName "Verilog"
viewName "module"
libName ""
extDirs ".v"
libFiles ""
libDirs ""
