// Seed: 3885755410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1) deassign id_5;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd96,
    parameter id_4 = 32'd23
) (
    input tri _id_0,
    input tri0 id_1
    , _id_4,
    output supply1 id_2
);
  wire [-1 : id_0] id_5;
  wire [1 'b0 : id_4] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_5,
      id_7
  );
endmodule
