
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={35,rS,rT,offset}                          Premise(F3)
	S4= GPR[rS]=base                                            Premise(F4)
	S5= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F5)
	S6= DCache[FU(base)+{16{offset[15]},offset}]=a              Premise(F6)
	S7= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F7)

IF	S8= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= A_EX.Out=>ALU.A                                        Premise(F8)
	S11= B_EX.Out=>ALU.B                                        Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F10)
	S13= ALU.Out=>ALUOut_MEM.In                                 Premise(F11)
	S14= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F12)
	S15= FU.OutID1=>A_EX.In                                     Premise(F13)
	S16= A_MEM.Out=>A_WB.In                                     Premise(F14)
	S17= IMMEXT.Out=>B_EX.In                                    Premise(F15)
	S18= B_MEM.Out=>B_WB.In                                     Premise(F16)
	S19= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F17)
	S20= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F18)
	S21= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F19)
	S22= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= FU.Bub_IF=>CU_IF.Bub                                   Premise(F27)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F28)
	S31= ICache.Hit=>CU_IF.ICacheHit                            Premise(F29)
	S32= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F30)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F31)
	S34= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F32)
	S35= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F33)
	S36= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F37)
	S40= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F38)
	S41= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F39)
	S42= DAddrReg_MEM.Out=>DAddrReg_WB.In                       Premise(F40)
	S43= ALUOut_MEM.Out=>DCache.IEA                             Premise(F41)
	S44= DCache.Out=>DCacheReg.In                               Premise(F42)
	S45= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F43)
	S46= CP0.ASID=>DMMU.PID                                     Premise(F44)
	S47= DMMU.PID=pid                                           Path(S8,S46)
	S48= DCache.Out=>DR_DMMU1.In                                Premise(F45)
	S49= DCache.Out=>DR_WB.In                                   Premise(F46)
	S50= DCache.Hit=>FU.DCacheHit                               Premise(F47)
	S51= ICache.Hit=>FU.ICacheHit                               Premise(F48)
	S52= IR_EX.Out=>FU.IR_EX                                    Premise(F49)
	S53= IR_ID.Out=>FU.IR_ID                                    Premise(F50)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F51)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F52)
	S56= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F53)
	S57= GPR.Rdata1=>FU.InID1                                   Premise(F54)
	S58= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F55)
	S59= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F56)
	S60= MemDataSelL.Out=>FU.InWB                               Premise(F57)
	S61= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F58)
	S62= IR_ID.Out25_21=>GPR.RReg1                              Premise(F59)
	S63= MemDataSelL.Out=>GPR.WData                             Premise(F60)
	S64= IR_WB.Out20_16=>GPR.WReg                               Premise(F61)
	S65= IMMU.Addr=>IAddrReg.In                                 Premise(F62)
	S66= PC.Out=>ICache.IEA                                     Premise(F63)
	S67= ICache.IEA=addr                                        Path(S9,S66)
	S68= ICache.Hit=ICacheHit(addr)                             ICache-Search(S67)
	S69= ICache.Out={35,rS,rT,offset}                           ICache-Search(S67,S3)
	S70= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S68,S31)
	S71= FU.ICacheHit=ICacheHit(addr)                           Path(S68,S51)
	S72= ICache.Out=>ICacheReg.In                               Premise(F64)
	S73= ICacheReg.In={35,rS,rT,offset}                         Path(S69,S72)
	S74= IR_ID.Out15_0=>IMMEXT.In                               Premise(F65)
	S75= PC.Out=>IMMU.IEA                                       Premise(F66)
	S76= IMMU.IEA=addr                                          Path(S9,S75)
	S77= CP0.ASID=>IMMU.PID                                     Premise(F67)
	S78= IMMU.PID=pid                                           Path(S8,S77)
	S79= IMMU.Addr={pid,addr}                                   IMMU-Search(S78,S76)
	S80= IAddrReg.In={pid,addr}                                 Path(S79,S65)
	S81= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S78,S76)
	S82= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S81,S32)
	S83= IR_MEM.Out=>IR_DMMU1.In                                Premise(F68)
	S84= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S85= ICache.Out=>IR_ID.In                                   Premise(F70)
	S86= IR_ID.In={35,rS,rT,offset}                             Path(S69,S85)
	S87= ICache.Out=>IR_IMMU.In                                 Premise(F71)
	S88= IR_IMMU.In={35,rS,rT,offset}                           Path(S69,S87)
	S89= IR_EX.Out=>IR_MEM.In                                   Premise(F72)
	S90= IR_MEM.Out=>IR_WB.In                                   Premise(F73)
	S91= ALUOut_WB.Out1_0=>MemDataSelL.Addr                     Premise(F74)
	S92= DR_WB.Out=>MemDataSelL.In                              Premise(F75)
	S93= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F76)
	S94= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F77)
	S95= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F78)
	S96= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F79)
	S97= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F80)
	S98= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F81)
	S99= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F82)
	S100= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F83)
	S101= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F84)
	S102= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F85)
	S103= IR_EX.Out31_26=>CU_EX.Op                              Premise(F86)
	S104= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F87)
	S105= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F88)
	S106= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F89)
	S107= IR_ID.Out31_26=>CU_ID.Op                              Premise(F90)
	S108= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F91)
	S109= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F92)
	S110= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F93)
	S111= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F94)
	S112= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F95)
	S113= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F96)
	S114= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F97)
	S115= IR_WB.Out31_26=>CU_WB.Op                              Premise(F98)
	S116= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F99)
	S117= CtrlA_EX=0                                            Premise(F100)
	S118= CtrlB_EX=0                                            Premise(F101)
	S119= CtrlALUOut_MEM=0                                      Premise(F102)
	S120= CtrlALUOut_DMMU1=0                                    Premise(F103)
	S121= CtrlALUOut_DMMU2=0                                    Premise(F104)
	S122= CtrlALUOut_WB=0                                       Premise(F105)
	S123= CtrlA_MEM=0                                           Premise(F106)
	S124= CtrlA_WB=0                                            Premise(F107)
	S125= CtrlB_MEM=0                                           Premise(F108)
	S126= CtrlB_WB=0                                            Premise(F109)
	S127= CtrlDCache=0                                          Premise(F110)
	S128= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S6,S127)
	S129= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S7,S127)
	S130= CtrlICache=0                                          Premise(F111)
	S131= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S3,S130)
	S132= CtrlIMMU=0                                            Premise(F112)
	S133= CtrlDMMU=0                                            Premise(F113)
	S134= CtrlDAddrReg_DMMU1=0                                  Premise(F114)
	S135= CtrlDAddrReg_DMMU2=0                                  Premise(F115)
	S136= CtrlDAddrReg_MEM=0                                    Premise(F116)
	S137= CtrlDAddrReg_WB=0                                     Premise(F117)
	S138= CtrlDMem=0                                            Premise(F118)
	S139= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S5,S138)
	S140= CtrlDMem8Word=0                                       Premise(F119)
	S141= CtrlDCacheReg=0                                       Premise(F120)
	S142= CtrlASIDIn=0                                          Premise(F121)
	S143= CtrlCP0=0                                             Premise(F122)
	S144= CP0[ASID]=pid                                         CP0-Hold(S0,S143)
	S145= CtrlEPCIn=0                                           Premise(F123)
	S146= CtrlExCodeIn=0                                        Premise(F124)
	S147= CtrlDR_DMMU1=0                                        Premise(F125)
	S148= CtrlDR_DMMU2=0                                        Premise(F126)
	S149= CtrlDR_WB=0                                           Premise(F127)
	S150= CtrlIR_DMMU1=0                                        Premise(F128)
	S151= CtrlIR_DMMU2=0                                        Premise(F129)
	S152= CtrlIR_EX=0                                           Premise(F130)
	S153= CtrlIR_ID=1                                           Premise(F131)
	S154= [IR_ID]={35,rS,rT,offset}                             IR_ID-Write(S86,S153)
	S155= CtrlIR_IMMU=0                                         Premise(F132)
	S156= CtrlIR_MEM=0                                          Premise(F133)
	S157= CtrlIR_WB=0                                           Premise(F134)
	S158= CtrlGPR=0                                             Premise(F135)
	S159= GPR[rS]=base                                          GPR-Hold(S4,S158)
	S160= CtrlIAddrReg=0                                        Premise(F136)
	S161= CtrlPC=0                                              Premise(F137)
	S162= CtrlPCInc=1                                           Premise(F138)
	S163= PC[Out]=addr+4                                        PC-Inc(S1,S161,S162)
	S164= PC[CIA]=addr                                          PC-Inc(S1,S161,S162)
	S165= CtrlIMem=0                                            Premise(F139)
	S166= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S2,S165)
	S167= CtrlICacheReg=0                                       Premise(F140)
	S168= CtrlIRMux=0                                           Premise(F141)

ID	S169= CP0.ASID=pid                                          CP0-Read-ASID(S144)
	S170= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S154)
	S171= IR_ID.Out31_26=35                                     IR-Out(S154)
	S172= IR_ID.Out25_21=rS                                     IR-Out(S154)
	S173= IR_ID.Out20_16=rT                                     IR-Out(S154)
	S174= IR_ID.Out15_0=offset                                  IR-Out(S154)
	S175= PC.Out=addr+4                                         PC-Out(S163)
	S176= PC.CIA=addr                                           PC-Out(S164)
	S177= PC.CIA31_28=addr[31:28]                               PC-Out(S164)
	S178= A_EX.Out=>ALU.A                                       Premise(F276)
	S179= B_EX.Out=>ALU.B                                       Premise(F277)
	S180= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F278)
	S181= ALU.Out=>ALUOut_MEM.In                                Premise(F279)
	S182= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F280)
	S183= FU.OutID1=>A_EX.In                                    Premise(F281)
	S184= A_MEM.Out=>A_WB.In                                    Premise(F282)
	S185= IMMEXT.Out=>B_EX.In                                   Premise(F283)
	S186= B_MEM.Out=>B_WB.In                                    Premise(F284)
	S187= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F285)
	S188= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F286)
	S189= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F287)
	S190= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F288)
	S191= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F289)
	S192= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F290)
	S193= FU.Bub_ID=>CU_ID.Bub                                  Premise(F291)
	S194= FU.Halt_ID=>CU_ID.Halt                                Premise(F292)
	S195= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F293)
	S196= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F294)
	S197= FU.Bub_IF=>CU_IF.Bub                                  Premise(F295)
	S198= FU.Halt_IF=>CU_IF.Halt                                Premise(F296)
	S199= ICache.Hit=>CU_IF.ICacheHit                           Premise(F297)
	S200= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F298)
	S201= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F299)
	S202= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F300)
	S203= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F301)
	S204= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F302)
	S205= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F303)
	S206= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F304)
	S207= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F305)
	S208= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F306)
	S209= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F307)
	S210= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F308)
	S211= ALUOut_MEM.Out=>DCache.IEA                            Premise(F309)
	S212= DCache.Out=>DCacheReg.In                              Premise(F310)
	S213= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F311)
	S214= CP0.ASID=>DMMU.PID                                    Premise(F312)
	S215= DMMU.PID=pid                                          Path(S169,S214)
	S216= DCache.Out=>DR_DMMU1.In                               Premise(F313)
	S217= DCache.Out=>DR_WB.In                                  Premise(F314)
	S218= DCache.Hit=>FU.DCacheHit                              Premise(F315)
	S219= ICache.Hit=>FU.ICacheHit                              Premise(F316)
	S220= IR_EX.Out=>FU.IR_EX                                   Premise(F317)
	S221= IR_ID.Out=>FU.IR_ID                                   Premise(F318)
	S222= FU.IR_ID={35,rS,rT,offset}                            Path(S170,S221)
	S223= IR_MEM.Out=>FU.IR_MEM                                 Premise(F319)
	S224= IR_WB.Out=>FU.IR_WB                                   Premise(F320)
	S225= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F321)
	S226= GPR.Rdata1=>FU.InID1                                  Premise(F322)
	S227= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F323)
	S228= FU.InID1_RReg=rS                                      Path(S172,S227)
	S229= FU.InID2_RReg=5'b00000                                Premise(F324)
	S230= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F325)
	S231= MemDataSelL.Out=>FU.InWB                              Premise(F326)
	S232= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F327)
	S233= IR_ID.Out25_21=>GPR.RReg1                             Premise(F328)
	S234= GPR.RReg1=rS                                          Path(S172,S233)
	S235= GPR.Rdata1=base                                       GPR-Read(S234,S159)
	S236= FU.InID1=base                                         Path(S235,S226)
	S237= FU.OutID1=FU(base)                                    FU-Forward(S236)
	S238= A_EX.In=FU(base)                                      Path(S237,S183)
	S239= MemDataSelL.Out=>GPR.WData                            Premise(F329)
	S240= IR_WB.Out20_16=>GPR.WReg                              Premise(F330)
	S241= IMMU.Addr=>IAddrReg.In                                Premise(F331)
	S242= PC.Out=>ICache.IEA                                    Premise(F332)
	S243= ICache.IEA=addr+4                                     Path(S175,S242)
	S244= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S243)
	S245= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S244,S199)
	S246= FU.ICacheHit=ICacheHit(addr+4)                        Path(S244,S219)
	S247= ICache.Out=>ICacheReg.In                              Premise(F333)
	S248= IR_ID.Out15_0=>IMMEXT.In                              Premise(F334)
	S249= IMMEXT.In=offset                                      Path(S174,S248)
	S250= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S249)
	S251= B_EX.In={16{offset[15]},offset}                       Path(S250,S185)
	S252= PC.Out=>IMMU.IEA                                      Premise(F335)
	S253= IMMU.IEA=addr+4                                       Path(S175,S252)
	S254= CP0.ASID=>IMMU.PID                                    Premise(F336)
	S255= IMMU.PID=pid                                          Path(S169,S254)
	S256= IMMU.Addr={pid,addr+4}                                IMMU-Search(S255,S253)
	S257= IAddrReg.In={pid,addr+4}                              Path(S256,S241)
	S258= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S255,S253)
	S259= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S258,S200)
	S260= IR_MEM.Out=>IR_DMMU1.In                               Premise(F337)
	S261= IR_ID.Out=>IR_EX.In                                   Premise(F338)
	S262= IR_EX.In={35,rS,rT,offset}                            Path(S170,S261)
	S263= ICache.Out=>IR_ID.In                                  Premise(F339)
	S264= ICache.Out=>IR_IMMU.In                                Premise(F340)
	S265= IR_EX.Out=>IR_MEM.In                                  Premise(F341)
	S266= IR_MEM.Out=>IR_WB.In                                  Premise(F342)
	S267= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F343)
	S268= DR_WB.Out=>MemDataSelL.In                             Premise(F344)
	S269= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F345)
	S270= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F346)
	S271= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F347)
	S272= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F348)
	S273= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F349)
	S274= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F350)
	S275= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F351)
	S276= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F352)
	S277= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F353)
	S278= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F354)
	S279= IR_EX.Out31_26=>CU_EX.Op                              Premise(F355)
	S280= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F356)
	S281= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F357)
	S282= CU_ID.IRFunc1=rT                                      Path(S173,S281)
	S283= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F358)
	S284= CU_ID.IRFunc2=rS                                      Path(S172,S283)
	S285= IR_ID.Out31_26=>CU_ID.Op                              Premise(F359)
	S286= CU_ID.Op=35                                           Path(S171,S285)
	S287= CU_ID.Func=alu_add                                    CU_ID(S286)
	S288= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S286)
	S289= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F360)
	S290= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F361)
	S291= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F362)
	S292= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F363)
	S293= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F364)
	S294= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F365)
	S295= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F366)
	S296= IR_WB.Out31_26=>CU_WB.Op                              Premise(F367)
	S297= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F368)
	S298= CtrlA_EX=1                                            Premise(F369)
	S299= [A_EX]=FU(base)                                       A_EX-Write(S238,S298)
	S300= CtrlB_EX=1                                            Premise(F370)
	S301= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S251,S300)
	S302= CtrlALUOut_MEM=0                                      Premise(F371)
	S303= CtrlALUOut_DMMU1=0                                    Premise(F372)
	S304= CtrlALUOut_DMMU2=0                                    Premise(F373)
	S305= CtrlALUOut_WB=0                                       Premise(F374)
	S306= CtrlA_MEM=0                                           Premise(F375)
	S307= CtrlA_WB=0                                            Premise(F376)
	S308= CtrlB_MEM=0                                           Premise(F377)
	S309= CtrlB_WB=0                                            Premise(F378)
	S310= CtrlDCache=0                                          Premise(F379)
	S311= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S128,S310)
	S312= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S129,S310)
	S313= CtrlICache=0                                          Premise(F380)
	S314= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S131,S313)
	S315= CtrlIMMU=0                                            Premise(F381)
	S316= CtrlDMMU=0                                            Premise(F382)
	S317= CtrlDAddrReg_DMMU1=0                                  Premise(F383)
	S318= CtrlDAddrReg_DMMU2=0                                  Premise(F384)
	S319= CtrlDAddrReg_MEM=0                                    Premise(F385)
	S320= CtrlDAddrReg_WB=0                                     Premise(F386)
	S321= CtrlDMem=0                                            Premise(F387)
	S322= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S139,S321)
	S323= CtrlDMem8Word=0                                       Premise(F388)
	S324= CtrlDCacheReg=0                                       Premise(F389)
	S325= CtrlASIDIn=0                                          Premise(F390)
	S326= CtrlCP0=0                                             Premise(F391)
	S327= CP0[ASID]=pid                                         CP0-Hold(S144,S326)
	S328= CtrlEPCIn=0                                           Premise(F392)
	S329= CtrlExCodeIn=0                                        Premise(F393)
	S330= CtrlDR_DMMU1=0                                        Premise(F394)
	S331= CtrlDR_DMMU2=0                                        Premise(F395)
	S332= CtrlDR_WB=0                                           Premise(F396)
	S333= CtrlIR_DMMU1=0                                        Premise(F397)
	S334= CtrlIR_DMMU2=0                                        Premise(F398)
	S335= CtrlIR_EX=1                                           Premise(F399)
	S336= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S262,S335)
	S337= CtrlIR_ID=0                                           Premise(F400)
	S338= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S154,S337)
	S339= CtrlIR_IMMU=0                                         Premise(F401)
	S340= CtrlIR_MEM=0                                          Premise(F402)
	S341= CtrlIR_WB=0                                           Premise(F403)
	S342= CtrlGPR=0                                             Premise(F404)
	S343= GPR[rS]=base                                          GPR-Hold(S159,S342)
	S344= CtrlIAddrReg=0                                        Premise(F405)
	S345= CtrlPC=0                                              Premise(F406)
	S346= CtrlPCInc=0                                           Premise(F407)
	S347= PC[CIA]=addr                                          PC-Hold(S164,S346)
	S348= PC[Out]=addr+4                                        PC-Hold(S163,S345,S346)
	S349= CtrlIMem=0                                            Premise(F408)
	S350= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S166,S349)
	S351= CtrlICacheReg=0                                       Premise(F409)
	S352= CtrlIRMux=0                                           Premise(F410)

EX	S353= A_EX.Out=FU(base)                                     A_EX-Out(S299)
	S354= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S299)
	S355= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S299)
	S356= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S301)
	S357= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S301)
	S358= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S301)
	S359= CP0.ASID=pid                                          CP0-Read-ASID(S327)
	S360= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S336)
	S361= IR_EX.Out31_26=35                                     IR_EX-Out(S336)
	S362= IR_EX.Out25_21=rS                                     IR_EX-Out(S336)
	S363= IR_EX.Out20_16=rT                                     IR_EX-Out(S336)
	S364= IR_EX.Out15_0=offset                                  IR_EX-Out(S336)
	S365= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S338)
	S366= IR_ID.Out31_26=35                                     IR-Out(S338)
	S367= IR_ID.Out25_21=rS                                     IR-Out(S338)
	S368= IR_ID.Out20_16=rT                                     IR-Out(S338)
	S369= IR_ID.Out15_0=offset                                  IR-Out(S338)
	S370= PC.CIA=addr                                           PC-Out(S347)
	S371= PC.CIA31_28=addr[31:28]                               PC-Out(S347)
	S372= PC.Out=addr+4                                         PC-Out(S348)
	S373= A_EX.Out=>ALU.A                                       Premise(F411)
	S374= ALU.A=FU(base)                                        Path(S353,S373)
	S375= B_EX.Out=>ALU.B                                       Premise(F412)
	S376= ALU.B={16{offset[15]},offset}                         Path(S356,S375)
	S377= ALU.Func=6'b010010                                    Premise(F413)
	S378= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S374,S376)
	S379= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S374,S376)
	S380= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S374,S376)
	S381= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S374,S376)
	S382= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S374,S376)
	S383= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F414)
	S384= ALU.Out=>ALUOut_MEM.In                                Premise(F415)
	S385= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S378,S384)
	S386= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F416)
	S387= FU.OutID1=>A_EX.In                                    Premise(F417)
	S388= A_MEM.Out=>A_WB.In                                    Premise(F418)
	S389= IMMEXT.Out=>B_EX.In                                   Premise(F419)
	S390= B_MEM.Out=>B_WB.In                                    Premise(F420)
	S391= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F421)
	S392= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F422)
	S393= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F423)
	S394= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F424)
	S395= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F425)
	S396= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F426)
	S397= FU.Bub_ID=>CU_ID.Bub                                  Premise(F427)
	S398= FU.Halt_ID=>CU_ID.Halt                                Premise(F428)
	S399= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F429)
	S400= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F430)
	S401= FU.Bub_IF=>CU_IF.Bub                                  Premise(F431)
	S402= FU.Halt_IF=>CU_IF.Halt                                Premise(F432)
	S403= ICache.Hit=>CU_IF.ICacheHit                           Premise(F433)
	S404= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F434)
	S405= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F435)
	S406= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F436)
	S407= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F437)
	S408= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F438)
	S409= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F439)
	S410= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F440)
	S411= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F441)
	S412= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F442)
	S413= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F443)
	S414= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F444)
	S415= ALUOut_MEM.Out=>DCache.IEA                            Premise(F445)
	S416= DCache.Out=>DCacheReg.In                              Premise(F446)
	S417= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F447)
	S418= CP0.ASID=>DMMU.PID                                    Premise(F448)
	S419= DMMU.PID=pid                                          Path(S359,S418)
	S420= DCache.Out=>DR_DMMU1.In                               Premise(F449)
	S421= DCache.Out=>DR_WB.In                                  Premise(F450)
	S422= DCache.Hit=>FU.DCacheHit                              Premise(F451)
	S423= ICache.Hit=>FU.ICacheHit                              Premise(F452)
	S424= IR_EX.Out=>FU.IR_EX                                   Premise(F453)
	S425= FU.IR_EX={35,rS,rT,offset}                            Path(S360,S424)
	S426= IR_ID.Out=>FU.IR_ID                                   Premise(F454)
	S427= FU.IR_ID={35,rS,rT,offset}                            Path(S365,S426)
	S428= IR_MEM.Out=>FU.IR_MEM                                 Premise(F455)
	S429= IR_WB.Out=>FU.IR_WB                                   Premise(F456)
	S430= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F457)
	S431= FU.InEX_WReg=rT                                       Path(S363,S430)
	S432= GPR.Rdata1=>FU.InID1                                  Premise(F458)
	S433= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F459)
	S434= FU.InID1_RReg=rS                                      Path(S367,S433)
	S435= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F460)
	S436= MemDataSelL.Out=>FU.InWB                              Premise(F461)
	S437= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F462)
	S438= IR_ID.Out25_21=>GPR.RReg1                             Premise(F463)
	S439= GPR.RReg1=rS                                          Path(S367,S438)
	S440= GPR.Rdata1=base                                       GPR-Read(S439,S343)
	S441= FU.InID1=base                                         Path(S440,S432)
	S442= FU.OutID1=FU(base)                                    FU-Forward(S441)
	S443= A_EX.In=FU(base)                                      Path(S442,S387)
	S444= MemDataSelL.Out=>GPR.WData                            Premise(F464)
	S445= IR_WB.Out20_16=>GPR.WReg                              Premise(F465)
	S446= IMMU.Addr=>IAddrReg.In                                Premise(F466)
	S447= PC.Out=>ICache.IEA                                    Premise(F467)
	S448= ICache.IEA=addr+4                                     Path(S372,S447)
	S449= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S448)
	S450= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S449,S403)
	S451= FU.ICacheHit=ICacheHit(addr+4)                        Path(S449,S423)
	S452= ICache.Out=>ICacheReg.In                              Premise(F468)
	S453= IR_ID.Out15_0=>IMMEXT.In                              Premise(F469)
	S454= IMMEXT.In=offset                                      Path(S369,S453)
	S455= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S454)
	S456= B_EX.In={16{offset[15]},offset}                       Path(S455,S389)
	S457= PC.Out=>IMMU.IEA                                      Premise(F470)
	S458= IMMU.IEA=addr+4                                       Path(S372,S457)
	S459= CP0.ASID=>IMMU.PID                                    Premise(F471)
	S460= IMMU.PID=pid                                          Path(S359,S459)
	S461= IMMU.Addr={pid,addr+4}                                IMMU-Search(S460,S458)
	S462= IAddrReg.In={pid,addr+4}                              Path(S461,S446)
	S463= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S460,S458)
	S464= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S463,S404)
	S465= IR_MEM.Out=>IR_DMMU1.In                               Premise(F472)
	S466= IR_ID.Out=>IR_EX.In                                   Premise(F473)
	S467= IR_EX.In={35,rS,rT,offset}                            Path(S365,S466)
	S468= ICache.Out=>IR_ID.In                                  Premise(F474)
	S469= ICache.Out=>IR_IMMU.In                                Premise(F475)
	S470= IR_EX.Out=>IR_MEM.In                                  Premise(F476)
	S471= IR_MEM.In={35,rS,rT,offset}                           Path(S360,S470)
	S472= IR_MEM.Out=>IR_WB.In                                  Premise(F477)
	S473= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F478)
	S474= DR_WB.Out=>MemDataSelL.In                             Premise(F479)
	S475= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F480)
	S476= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F481)
	S477= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F482)
	S478= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F483)
	S479= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F484)
	S480= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F485)
	S481= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F486)
	S482= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F487)
	S483= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F488)
	S484= CU_EX.IRFunc1=rT                                      Path(S363,S483)
	S485= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F489)
	S486= CU_EX.IRFunc2=rS                                      Path(S362,S485)
	S487= IR_EX.Out31_26=>CU_EX.Op                              Premise(F490)
	S488= CU_EX.Op=35                                           Path(S361,S487)
	S489= CU_EX.Func=alu_add                                    CU_EX(S488)
	S490= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S488)
	S491= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F491)
	S492= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F492)
	S493= CU_ID.IRFunc1=rT                                      Path(S368,S492)
	S494= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F493)
	S495= CU_ID.IRFunc2=rS                                      Path(S367,S494)
	S496= IR_ID.Out31_26=>CU_ID.Op                              Premise(F494)
	S497= CU_ID.Op=35                                           Path(S366,S496)
	S498= CU_ID.Func=alu_add                                    CU_ID(S497)
	S499= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S497)
	S500= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F495)
	S501= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F496)
	S502= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F497)
	S503= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F498)
	S504= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F499)
	S505= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F500)
	S506= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F501)
	S507= IR_WB.Out31_26=>CU_WB.Op                              Premise(F502)
	S508= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F503)
	S509= CtrlA_EX=0                                            Premise(F504)
	S510= [A_EX]=FU(base)                                       A_EX-Hold(S299,S509)
	S511= CtrlB_EX=0                                            Premise(F505)
	S512= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S301,S511)
	S513= CtrlALUOut_MEM=1                                      Premise(F506)
	S514= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S385,S513)
	S515= CtrlALUOut_DMMU1=0                                    Premise(F507)
	S516= CtrlALUOut_DMMU2=0                                    Premise(F508)
	S517= CtrlALUOut_WB=0                                       Premise(F509)
	S518= CtrlA_MEM=0                                           Premise(F510)
	S519= CtrlA_WB=0                                            Premise(F511)
	S520= CtrlB_MEM=0                                           Premise(F512)
	S521= CtrlB_WB=0                                            Premise(F513)
	S522= CtrlDCache=0                                          Premise(F514)
	S523= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S311,S522)
	S524= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S312,S522)
	S525= CtrlICache=0                                          Premise(F515)
	S526= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S314,S525)
	S527= CtrlIMMU=0                                            Premise(F516)
	S528= CtrlDMMU=0                                            Premise(F517)
	S529= CtrlDAddrReg_DMMU1=0                                  Premise(F518)
	S530= CtrlDAddrReg_DMMU2=0                                  Premise(F519)
	S531= CtrlDAddrReg_MEM=0                                    Premise(F520)
	S532= CtrlDAddrReg_WB=0                                     Premise(F521)
	S533= CtrlDMem=0                                            Premise(F522)
	S534= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S322,S533)
	S535= CtrlDMem8Word=0                                       Premise(F523)
	S536= CtrlDCacheReg=0                                       Premise(F524)
	S537= CtrlASIDIn=0                                          Premise(F525)
	S538= CtrlCP0=0                                             Premise(F526)
	S539= CP0[ASID]=pid                                         CP0-Hold(S327,S538)
	S540= CtrlEPCIn=0                                           Premise(F527)
	S541= CtrlExCodeIn=0                                        Premise(F528)
	S542= CtrlDR_DMMU1=0                                        Premise(F529)
	S543= CtrlDR_DMMU2=0                                        Premise(F530)
	S544= CtrlDR_WB=0                                           Premise(F531)
	S545= CtrlIR_DMMU1=0                                        Premise(F532)
	S546= CtrlIR_DMMU2=0                                        Premise(F533)
	S547= CtrlIR_EX=0                                           Premise(F534)
	S548= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S336,S547)
	S549= CtrlIR_ID=0                                           Premise(F535)
	S550= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S338,S549)
	S551= CtrlIR_IMMU=0                                         Premise(F536)
	S552= CtrlIR_MEM=1                                          Premise(F537)
	S553= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S471,S552)
	S554= CtrlIR_WB=0                                           Premise(F538)
	S555= CtrlGPR=0                                             Premise(F539)
	S556= GPR[rS]=base                                          GPR-Hold(S343,S555)
	S557= CtrlIAddrReg=0                                        Premise(F540)
	S558= CtrlPC=0                                              Premise(F541)
	S559= CtrlPCInc=0                                           Premise(F542)
	S560= PC[CIA]=addr                                          PC-Hold(S347,S559)
	S561= PC[Out]=addr+4                                        PC-Hold(S348,S558,S559)
	S562= CtrlIMem=0                                            Premise(F543)
	S563= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S350,S562)
	S564= CtrlICacheReg=0                                       Premise(F544)
	S565= CtrlIRMux=0                                           Premise(F545)

MEM	S566= A_EX.Out=FU(base)                                     A_EX-Out(S510)
	S567= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S510)
	S568= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S510)
	S569= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S512)
	S570= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S512)
	S571= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S512)
	S572= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S514)
	S573= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S514)
	S574= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S514)
	S575= CP0.ASID=pid                                          CP0-Read-ASID(S539)
	S576= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S548)
	S577= IR_EX.Out31_26=35                                     IR_EX-Out(S548)
	S578= IR_EX.Out25_21=rS                                     IR_EX-Out(S548)
	S579= IR_EX.Out20_16=rT                                     IR_EX-Out(S548)
	S580= IR_EX.Out15_0=offset                                  IR_EX-Out(S548)
	S581= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S550)
	S582= IR_ID.Out31_26=35                                     IR-Out(S550)
	S583= IR_ID.Out25_21=rS                                     IR-Out(S550)
	S584= IR_ID.Out20_16=rT                                     IR-Out(S550)
	S585= IR_ID.Out15_0=offset                                  IR-Out(S550)
	S586= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S553)
	S587= IR_MEM.Out31_26=35                                    IR_MEM-Out(S553)
	S588= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S553)
	S589= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S553)
	S590= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S553)
	S591= PC.CIA=addr                                           PC-Out(S560)
	S592= PC.CIA31_28=addr[31:28]                               PC-Out(S560)
	S593= PC.Out=addr+4                                         PC-Out(S561)
	S594= A_EX.Out=>ALU.A                                       Premise(F546)
	S595= ALU.A=FU(base)                                        Path(S566,S594)
	S596= B_EX.Out=>ALU.B                                       Premise(F547)
	S597= ALU.B={16{offset[15]},offset}                         Path(S569,S596)
	S598= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F548)
	S599= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S572,S598)
	S600= ALU.Out=>ALUOut_MEM.In                                Premise(F549)
	S601= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F550)
	S602= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S572,S601)
	S603= FU.OutID1=>A_EX.In                                    Premise(F551)
	S604= A_MEM.Out=>A_WB.In                                    Premise(F552)
	S605= IMMEXT.Out=>B_EX.In                                   Premise(F553)
	S606= B_MEM.Out=>B_WB.In                                    Premise(F554)
	S607= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F555)
	S608= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F556)
	S609= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F557)
	S610= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F558)
	S611= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F559)
	S612= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F560)
	S613= FU.Bub_ID=>CU_ID.Bub                                  Premise(F561)
	S614= FU.Halt_ID=>CU_ID.Halt                                Premise(F562)
	S615= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F563)
	S616= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F564)
	S617= FU.Bub_IF=>CU_IF.Bub                                  Premise(F565)
	S618= FU.Halt_IF=>CU_IF.Halt                                Premise(F566)
	S619= ICache.Hit=>CU_IF.ICacheHit                           Premise(F567)
	S620= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F568)
	S621= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F569)
	S622= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F570)
	S623= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F571)
	S624= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F572)
	S625= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F573)
	S626= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F574)
	S627= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F575)
	S628= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F576)
	S629= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F577)
	S630= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F578)
	S631= ALUOut_MEM.Out=>DCache.IEA                            Premise(F579)
	S632= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S572,S631)
	S633= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S632)
	S634= DCache.Out=a                                          DCache-Search(S632,S523)
	S635= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S633,S623)
	S636= DCache.Out=>DCacheReg.In                              Premise(F580)
	S637= DCacheReg.In=a                                        Path(S634,S636)
	S638= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F581)
	S639= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S572,S638)
	S640= CP0.ASID=>DMMU.PID                                    Premise(F582)
	S641= DMMU.PID=pid                                          Path(S575,S640)
	S642= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S641,S639)
	S643= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S642,S629)
	S644= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S641,S639)
	S645= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S644,S624)
	S646= DCache.Out=>DR_DMMU1.In                               Premise(F583)
	S647= DR_DMMU1.In=a                                         Path(S634,S646)
	S648= DCache.Out=>DR_WB.In                                  Premise(F584)
	S649= DR_WB.In=a                                            Path(S634,S648)
	S650= DCache.Hit=>FU.DCacheHit                              Premise(F585)
	S651= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S633,S650)
	S652= ICache.Hit=>FU.ICacheHit                              Premise(F586)
	S653= IR_EX.Out=>FU.IR_EX                                   Premise(F587)
	S654= FU.IR_EX={35,rS,rT,offset}                            Path(S576,S653)
	S655= IR_ID.Out=>FU.IR_ID                                   Premise(F588)
	S656= FU.IR_ID={35,rS,rT,offset}                            Path(S581,S655)
	S657= IR_MEM.Out=>FU.IR_MEM                                 Premise(F589)
	S658= FU.IR_MEM={35,rS,rT,offset}                           Path(S586,S657)
	S659= IR_WB.Out=>FU.IR_WB                                   Premise(F590)
	S660= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F591)
	S661= FU.InEX_WReg=rT                                       Path(S579,S660)
	S662= GPR.Rdata1=>FU.InID1                                  Premise(F592)
	S663= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F593)
	S664= FU.InID1_RReg=rS                                      Path(S583,S663)
	S665= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F594)
	S666= FU.InMEM_WReg=rT                                      Path(S589,S665)
	S667= MemDataSelL.Out=>FU.InWB                              Premise(F595)
	S668= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F596)
	S669= IR_ID.Out25_21=>GPR.RReg1                             Premise(F597)
	S670= GPR.RReg1=rS                                          Path(S583,S669)
	S671= GPR.Rdata1=base                                       GPR-Read(S670,S556)
	S672= FU.InID1=base                                         Path(S671,S662)
	S673= FU.OutID1=FU(base)                                    FU-Forward(S672)
	S674= A_EX.In=FU(base)                                      Path(S673,S603)
	S675= MemDataSelL.Out=>GPR.WData                            Premise(F598)
	S676= IR_WB.Out20_16=>GPR.WReg                              Premise(F599)
	S677= IMMU.Addr=>IAddrReg.In                                Premise(F600)
	S678= PC.Out=>ICache.IEA                                    Premise(F601)
	S679= ICache.IEA=addr+4                                     Path(S593,S678)
	S680= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S679)
	S681= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S680,S619)
	S682= FU.ICacheHit=ICacheHit(addr+4)                        Path(S680,S652)
	S683= ICache.Out=>ICacheReg.In                              Premise(F602)
	S684= IR_ID.Out15_0=>IMMEXT.In                              Premise(F603)
	S685= IMMEXT.In=offset                                      Path(S585,S684)
	S686= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S685)
	S687= B_EX.In={16{offset[15]},offset}                       Path(S686,S605)
	S688= PC.Out=>IMMU.IEA                                      Premise(F604)
	S689= IMMU.IEA=addr+4                                       Path(S593,S688)
	S690= CP0.ASID=>IMMU.PID                                    Premise(F605)
	S691= IMMU.PID=pid                                          Path(S575,S690)
	S692= IMMU.Addr={pid,addr+4}                                IMMU-Search(S691,S689)
	S693= IAddrReg.In={pid,addr+4}                              Path(S692,S677)
	S694= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S691,S689)
	S695= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S694,S620)
	S696= IR_MEM.Out=>IR_DMMU1.In                               Premise(F606)
	S697= IR_DMMU1.In={35,rS,rT,offset}                         Path(S586,S696)
	S698= IR_ID.Out=>IR_EX.In                                   Premise(F607)
	S699= IR_EX.In={35,rS,rT,offset}                            Path(S581,S698)
	S700= ICache.Out=>IR_ID.In                                  Premise(F608)
	S701= ICache.Out=>IR_IMMU.In                                Premise(F609)
	S702= IR_EX.Out=>IR_MEM.In                                  Premise(F610)
	S703= IR_MEM.In={35,rS,rT,offset}                           Path(S576,S702)
	S704= IR_MEM.Out=>IR_WB.In                                  Premise(F611)
	S705= IR_WB.In={35,rS,rT,offset}                            Path(S586,S704)
	S706= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F612)
	S707= DR_WB.Out=>MemDataSelL.In                             Premise(F613)
	S708= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F614)
	S709= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F615)
	S710= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F616)
	S711= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F617)
	S712= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F618)
	S713= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F619)
	S714= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F620)
	S715= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F621)
	S716= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F622)
	S717= CU_EX.IRFunc1=rT                                      Path(S579,S716)
	S718= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F623)
	S719= CU_EX.IRFunc2=rS                                      Path(S578,S718)
	S720= IR_EX.Out31_26=>CU_EX.Op                              Premise(F624)
	S721= CU_EX.Op=35                                           Path(S577,S720)
	S722= CU_EX.Func=alu_add                                    CU_EX(S721)
	S723= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S721)
	S724= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F625)
	S725= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F626)
	S726= CU_ID.IRFunc1=rT                                      Path(S584,S725)
	S727= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F627)
	S728= CU_ID.IRFunc2=rS                                      Path(S583,S727)
	S729= IR_ID.Out31_26=>CU_ID.Op                              Premise(F628)
	S730= CU_ID.Op=35                                           Path(S582,S729)
	S731= CU_ID.Func=alu_add                                    CU_ID(S730)
	S732= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S730)
	S733= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F629)
	S734= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F630)
	S735= CU_MEM.IRFunc1=rT                                     Path(S589,S734)
	S736= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F631)
	S737= CU_MEM.IRFunc2=rS                                     Path(S588,S736)
	S738= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F632)
	S739= CU_MEM.Op=35                                          Path(S587,S738)
	S740= CU_MEM.Func=alu_add                                   CU_MEM(S739)
	S741= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S739)
	S742= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F633)
	S743= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F634)
	S744= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F635)
	S745= IR_WB.Out31_26=>CU_WB.Op                              Premise(F636)
	S746= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F637)
	S747= CtrlA_EX=0                                            Premise(F638)
	S748= [A_EX]=FU(base)                                       A_EX-Hold(S510,S747)
	S749= CtrlB_EX=0                                            Premise(F639)
	S750= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S512,S749)
	S751= CtrlALUOut_MEM=0                                      Premise(F640)
	S752= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S514,S751)
	S753= CtrlALUOut_DMMU1=1                                    Premise(F641)
	S754= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S599,S753)
	S755= CtrlALUOut_DMMU2=0                                    Premise(F642)
	S756= CtrlALUOut_WB=1                                       Premise(F643)
	S757= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S602,S756)
	S758= CtrlA_MEM=0                                           Premise(F644)
	S759= CtrlA_WB=1                                            Premise(F645)
	S760= CtrlB_MEM=0                                           Premise(F646)
	S761= CtrlB_WB=1                                            Premise(F647)
	S762= CtrlDCache=0                                          Premise(F648)
	S763= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S523,S762)
	S764= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S524,S762)
	S765= CtrlICache=0                                          Premise(F649)
	S766= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S526,S765)
	S767= CtrlIMMU=0                                            Premise(F650)
	S768= CtrlDMMU=0                                            Premise(F651)
	S769= CtrlDAddrReg_DMMU1=0                                  Premise(F652)
	S770= CtrlDAddrReg_DMMU2=0                                  Premise(F653)
	S771= CtrlDAddrReg_MEM=0                                    Premise(F654)
	S772= CtrlDAddrReg_WB=1                                     Premise(F655)
	S773= CtrlDMem=0                                            Premise(F656)
	S774= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S534,S773)
	S775= CtrlDMem8Word=0                                       Premise(F657)
	S776= CtrlDCacheReg=0                                       Premise(F658)
	S777= CtrlASIDIn=0                                          Premise(F659)
	S778= CtrlCP0=0                                             Premise(F660)
	S779= CP0[ASID]=pid                                         CP0-Hold(S539,S778)
	S780= CtrlEPCIn=0                                           Premise(F661)
	S781= CtrlExCodeIn=0                                        Premise(F662)
	S782= CtrlDR_DMMU1=0                                        Premise(F663)
	S783= CtrlDR_DMMU2=0                                        Premise(F664)
	S784= CtrlDR_WB=1                                           Premise(F665)
	S785= [DR_WB]=a                                             DR_WB-Write(S649,S784)
	S786= CtrlIR_DMMU1=1                                        Premise(F666)
	S787= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Write(S697,S786)
	S788= CtrlIR_DMMU2=0                                        Premise(F667)
	S789= CtrlIR_EX=0                                           Premise(F668)
	S790= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S548,S789)
	S791= CtrlIR_ID=0                                           Premise(F669)
	S792= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S550,S791)
	S793= CtrlIR_IMMU=0                                         Premise(F670)
	S794= CtrlIR_MEM=0                                          Premise(F671)
	S795= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S553,S794)
	S796= CtrlIR_WB=1                                           Premise(F672)
	S797= [IR_WB]={35,rS,rT,offset}                             IR_WB-Write(S705,S796)
	S798= CtrlGPR=0                                             Premise(F673)
	S799= GPR[rS]=base                                          GPR-Hold(S556,S798)
	S800= CtrlIAddrReg=0                                        Premise(F674)
	S801= CtrlPC=0                                              Premise(F675)
	S802= CtrlPCInc=0                                           Premise(F676)
	S803= PC[CIA]=addr                                          PC-Hold(S560,S802)
	S804= PC[Out]=addr+4                                        PC-Hold(S561,S801,S802)
	S805= CtrlIMem=0                                            Premise(F677)
	S806= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S563,S805)
	S807= CtrlICacheReg=0                                       Premise(F678)
	S808= CtrlIRMux=0                                           Premise(F679)

WB	S809= A_EX.Out=FU(base)                                     A_EX-Out(S748)
	S810= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S748)
	S811= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S748)
	S812= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S750)
	S813= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S750)
	S814= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S750)
	S815= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S752)
	S816= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S752)
	S817= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S752)
	S818= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S754)
	S819= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S754)
	S820= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S754)
	S821= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S757)
	S822= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S757)
	S823= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S757)
	S824= CP0.ASID=pid                                          CP0-Read-ASID(S779)
	S825= DR_WB.Out=a                                           DR_WB-Out(S785)
	S826= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S785)
	S827= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S785)
	S828= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S787)
	S829= IR_DMMU1.Out31_26=35                                  IR_DMMU1-Out(S787)
	S830= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S787)
	S831= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S787)
	S832= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S787)
	S833= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S790)
	S834= IR_EX.Out31_26=35                                     IR_EX-Out(S790)
	S835= IR_EX.Out25_21=rS                                     IR_EX-Out(S790)
	S836= IR_EX.Out20_16=rT                                     IR_EX-Out(S790)
	S837= IR_EX.Out15_0=offset                                  IR_EX-Out(S790)
	S838= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S792)
	S839= IR_ID.Out31_26=35                                     IR-Out(S792)
	S840= IR_ID.Out25_21=rS                                     IR-Out(S792)
	S841= IR_ID.Out20_16=rT                                     IR-Out(S792)
	S842= IR_ID.Out15_0=offset                                  IR-Out(S792)
	S843= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S795)
	S844= IR_MEM.Out31_26=35                                    IR_MEM-Out(S795)
	S845= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S795)
	S846= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S795)
	S847= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S795)
	S848= IR_WB.Out={35,rS,rT,offset}                           IR-Out(S797)
	S849= IR_WB.Out31_26=35                                     IR-Out(S797)
	S850= IR_WB.Out25_21=rS                                     IR-Out(S797)
	S851= IR_WB.Out20_16=rT                                     IR-Out(S797)
	S852= IR_WB.Out15_0=offset                                  IR-Out(S797)
	S853= PC.CIA=addr                                           PC-Out(S803)
	S854= PC.CIA31_28=addr[31:28]                               PC-Out(S803)
	S855= PC.Out=addr+4                                         PC-Out(S804)
	S856= A_EX.Out=>ALU.A                                       Premise(F948)
	S857= ALU.A=FU(base)                                        Path(S809,S856)
	S858= B_EX.Out=>ALU.B                                       Premise(F949)
	S859= ALU.B={16{offset[15]},offset}                         Path(S812,S858)
	S860= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F950)
	S861= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S815,S860)
	S862= ALU.Out=>ALUOut_MEM.In                                Premise(F951)
	S863= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F952)
	S864= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S815,S863)
	S865= FU.OutID1=>A_EX.In                                    Premise(F953)
	S866= A_MEM.Out=>A_WB.In                                    Premise(F954)
	S867= IMMEXT.Out=>B_EX.In                                   Premise(F955)
	S868= B_MEM.Out=>B_WB.In                                    Premise(F956)
	S869= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F957)
	S870= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F958)
	S871= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F959)
	S872= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F960)
	S873= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F961)
	S874= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F962)
	S875= FU.Bub_ID=>CU_ID.Bub                                  Premise(F963)
	S876= FU.Halt_ID=>CU_ID.Halt                                Premise(F964)
	S877= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F965)
	S878= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F966)
	S879= FU.Bub_IF=>CU_IF.Bub                                  Premise(F967)
	S880= FU.Halt_IF=>CU_IF.Halt                                Premise(F968)
	S881= ICache.Hit=>CU_IF.ICacheHit                           Premise(F969)
	S882= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F970)
	S883= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F971)
	S884= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F972)
	S885= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F973)
	S886= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F974)
	S887= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F975)
	S888= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F976)
	S889= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F977)
	S890= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F978)
	S891= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F979)
	S892= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F980)
	S893= ALUOut_MEM.Out=>DCache.IEA                            Premise(F981)
	S894= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S815,S893)
	S895= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S894)
	S896= DCache.Out=a                                          DCache-Search(S894,S763)
	S897= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S895,S885)
	S898= DCache.Out=>DCacheReg.In                              Premise(F982)
	S899= DCacheReg.In=a                                        Path(S896,S898)
	S900= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F983)
	S901= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S815,S900)
	S902= CP0.ASID=>DMMU.PID                                    Premise(F984)
	S903= DMMU.PID=pid                                          Path(S824,S902)
	S904= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S903,S901)
	S905= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S904,S891)
	S906= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S903,S901)
	S907= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S906,S886)
	S908= DCache.Out=>DR_DMMU1.In                               Premise(F985)
	S909= DR_DMMU1.In=a                                         Path(S896,S908)
	S910= DCache.Out=>DR_WB.In                                  Premise(F986)
	S911= DR_WB.In=a                                            Path(S896,S910)
	S912= DCache.Hit=>FU.DCacheHit                              Premise(F987)
	S913= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S895,S912)
	S914= ICache.Hit=>FU.ICacheHit                              Premise(F988)
	S915= IR_EX.Out=>FU.IR_EX                                   Premise(F989)
	S916= FU.IR_EX={35,rS,rT,offset}                            Path(S833,S915)
	S917= IR_ID.Out=>FU.IR_ID                                   Premise(F990)
	S918= FU.IR_ID={35,rS,rT,offset}                            Path(S838,S917)
	S919= IR_MEM.Out=>FU.IR_MEM                                 Premise(F991)
	S920= FU.IR_MEM={35,rS,rT,offset}                           Path(S843,S919)
	S921= IR_WB.Out=>FU.IR_WB                                   Premise(F992)
	S922= FU.IR_WB={35,rS,rT,offset}                            Path(S848,S921)
	S923= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F993)
	S924= FU.InEX_WReg=rT                                       Path(S836,S923)
	S925= GPR.Rdata1=>FU.InID1                                  Premise(F994)
	S926= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F995)
	S927= FU.InID1_RReg=rS                                      Path(S840,S926)
	S928= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F996)
	S929= FU.InMEM_WReg=rT                                      Path(S846,S928)
	S930= MemDataSelL.Out=>FU.InWB                              Premise(F997)
	S931= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F998)
	S932= FU.InWB_WReg=rT                                       Path(S851,S931)
	S933= IR_ID.Out25_21=>GPR.RReg1                             Premise(F999)
	S934= GPR.RReg1=rS                                          Path(S840,S933)
	S935= GPR.Rdata1=base                                       GPR-Read(S934,S799)
	S936= FU.InID1=base                                         Path(S935,S925)
	S937= FU.OutID1=FU(base)                                    FU-Forward(S936)
	S938= A_EX.In=FU(base)                                      Path(S937,S865)
	S939= MemDataSelL.Out=>GPR.WData                            Premise(F1000)
	S940= IR_WB.Out20_16=>GPR.WReg                              Premise(F1001)
	S941= GPR.WReg=rT                                           Path(S851,S940)
	S942= IMMU.Addr=>IAddrReg.In                                Premise(F1002)
	S943= PC.Out=>ICache.IEA                                    Premise(F1003)
	S944= ICache.IEA=addr+4                                     Path(S855,S943)
	S945= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S944)
	S946= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S945,S881)
	S947= FU.ICacheHit=ICacheHit(addr+4)                        Path(S945,S914)
	S948= ICache.Out=>ICacheReg.In                              Premise(F1004)
	S949= IR_ID.Out15_0=>IMMEXT.In                              Premise(F1005)
	S950= IMMEXT.In=offset                                      Path(S842,S949)
	S951= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S950)
	S952= B_EX.In={16{offset[15]},offset}                       Path(S951,S867)
	S953= PC.Out=>IMMU.IEA                                      Premise(F1006)
	S954= IMMU.IEA=addr+4                                       Path(S855,S953)
	S955= CP0.ASID=>IMMU.PID                                    Premise(F1007)
	S956= IMMU.PID=pid                                          Path(S824,S955)
	S957= IMMU.Addr={pid,addr+4}                                IMMU-Search(S956,S954)
	S958= IAddrReg.In={pid,addr+4}                              Path(S957,S942)
	S959= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S956,S954)
	S960= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S959,S882)
	S961= IR_MEM.Out=>IR_DMMU1.In                               Premise(F1008)
	S962= IR_DMMU1.In={35,rS,rT,offset}                         Path(S843,S961)
	S963= IR_ID.Out=>IR_EX.In                                   Premise(F1009)
	S964= IR_EX.In={35,rS,rT,offset}                            Path(S838,S963)
	S965= ICache.Out=>IR_ID.In                                  Premise(F1010)
	S966= ICache.Out=>IR_IMMU.In                                Premise(F1011)
	S967= IR_EX.Out=>IR_MEM.In                                  Premise(F1012)
	S968= IR_MEM.In={35,rS,rT,offset}                           Path(S833,S967)
	S969= IR_MEM.Out=>IR_WB.In                                  Premise(F1013)
	S970= IR_WB.In={35,rS,rT,offset}                            Path(S843,S969)
	S971= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F1014)
	S972= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S822,S971)
	S973= MemDataSelL.Func=6'b000101                            Premise(F1015)
	S974= DR_WB.Out=>MemDataSelL.In                             Premise(F1016)
	S975= MemDataSelL.In=a                                      Path(S825,S974)
	S976= MemDataSelL.Out=a                                     MemDataSelL(S975,S972)
	S977= FU.InWB=a                                             Path(S976,S930)
	S978= GPR.WData=a                                           Path(S976,S939)
	S979= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F1017)
	S980= CU_DMMU1.IRFunc1=rT                                   Path(S831,S979)
	S981= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F1018)
	S982= CU_DMMU1.IRFunc2=rS                                   Path(S830,S981)
	S983= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F1019)
	S984= CU_DMMU1.Op=35                                        Path(S829,S983)
	S985= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S984)
	S986= CU_DMMU1.MemDataSelFunc=mds_lbz                       CU_DMMU1(S984)
	S987= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F1020)
	S988= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F1021)
	S989= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F1022)
	S990= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F1023)
	S991= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F1024)
	S992= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F1025)
	S993= CU_EX.IRFunc1=rT                                      Path(S836,S992)
	S994= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F1026)
	S995= CU_EX.IRFunc2=rS                                      Path(S835,S994)
	S996= IR_EX.Out31_26=>CU_EX.Op                              Premise(F1027)
	S997= CU_EX.Op=35                                           Path(S834,S996)
	S998= CU_EX.Func=alu_add                                    CU_EX(S997)
	S999= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S997)
	S1000= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1028)
	S1001= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1029)
	S1002= CU_ID.IRFunc1=rT                                     Path(S841,S1001)
	S1003= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1030)
	S1004= CU_ID.IRFunc2=rS                                     Path(S840,S1003)
	S1005= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1031)
	S1006= CU_ID.Op=35                                          Path(S839,S1005)
	S1007= CU_ID.Func=alu_add                                   CU_ID(S1006)
	S1008= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1006)
	S1009= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1032)
	S1010= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1033)
	S1011= CU_MEM.IRFunc1=rT                                    Path(S846,S1010)
	S1012= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1034)
	S1013= CU_MEM.IRFunc2=rS                                    Path(S845,S1012)
	S1014= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1035)
	S1015= CU_MEM.Op=35                                         Path(S844,S1014)
	S1016= CU_MEM.Func=alu_add                                  CU_MEM(S1015)
	S1017= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1015)
	S1018= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1036)
	S1019= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1037)
	S1020= CU_WB.IRFunc1=rT                                     Path(S851,S1019)
	S1021= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1038)
	S1022= CU_WB.IRFunc2=rS                                     Path(S850,S1021)
	S1023= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1039)
	S1024= CU_WB.Op=35                                          Path(S849,S1023)
	S1025= CU_WB.Func=alu_add                                   CU_WB(S1024)
	S1026= CU_WB.MemDataSelFunc=mds_lbz                         CU_WB(S1024)
	S1027= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1040)
	S1028= CtrlA_EX=0                                           Premise(F1041)
	S1029= [A_EX]=FU(base)                                      A_EX-Hold(S748,S1028)
	S1030= CtrlB_EX=0                                           Premise(F1042)
	S1031= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S750,S1030)
	S1032= CtrlALUOut_MEM=0                                     Premise(F1043)
	S1033= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S752,S1032)
	S1034= CtrlALUOut_DMMU1=0                                   Premise(F1044)
	S1035= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S754,S1034)
	S1036= CtrlALUOut_DMMU2=0                                   Premise(F1045)
	S1037= CtrlALUOut_WB=0                                      Premise(F1046)
	S1038= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S757,S1037)
	S1039= CtrlA_MEM=0                                          Premise(F1047)
	S1040= CtrlA_WB=0                                           Premise(F1048)
	S1041= CtrlB_MEM=0                                          Premise(F1049)
	S1042= CtrlB_WB=0                                           Premise(F1050)
	S1043= CtrlDCache=0                                         Premise(F1051)
	S1044= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S763,S1043)
	S1045= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S764,S1043)
	S1046= CtrlICache=0                                         Premise(F1052)
	S1047= ICache[addr]={35,rS,rT,offset}                       ICache-Hold(S766,S1046)
	S1048= CtrlIMMU=0                                           Premise(F1053)
	S1049= CtrlDMMU=0                                           Premise(F1054)
	S1050= CtrlDAddrReg_DMMU1=0                                 Premise(F1055)
	S1051= CtrlDAddrReg_DMMU2=0                                 Premise(F1056)
	S1052= CtrlDAddrReg_MEM=0                                   Premise(F1057)
	S1053= CtrlDAddrReg_WB=0                                    Premise(F1058)
	S1054= CtrlDMem=0                                           Premise(F1059)
	S1055= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S774,S1054)
	S1056= CtrlDMem8Word=0                                      Premise(F1060)
	S1057= CtrlDCacheReg=0                                      Premise(F1061)
	S1058= CtrlASIDIn=0                                         Premise(F1062)
	S1059= CtrlCP0=0                                            Premise(F1063)
	S1060= CP0[ASID]=pid                                        CP0-Hold(S779,S1059)
	S1061= CtrlEPCIn=0                                          Premise(F1064)
	S1062= CtrlExCodeIn=0                                       Premise(F1065)
	S1063= CtrlDR_DMMU1=0                                       Premise(F1066)
	S1064= CtrlDR_DMMU2=0                                       Premise(F1067)
	S1065= CtrlDR_WB=0                                          Premise(F1068)
	S1066= [DR_WB]=a                                            DR_WB-Hold(S785,S1065)
	S1067= CtrlIR_DMMU1=0                                       Premise(F1069)
	S1068= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S787,S1067)
	S1069= CtrlIR_DMMU2=0                                       Premise(F1070)
	S1070= CtrlIR_EX=0                                          Premise(F1071)
	S1071= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S790,S1070)
	S1072= CtrlIR_ID=0                                          Premise(F1072)
	S1073= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S792,S1072)
	S1074= CtrlIR_IMMU=0                                        Premise(F1073)
	S1075= CtrlIR_MEM=0                                         Premise(F1074)
	S1076= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S795,S1075)
	S1077= CtrlIR_WB=0                                          Premise(F1075)
	S1078= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S797,S1077)
	S1079= CtrlGPR=1                                            Premise(F1076)
	S1080= GPR[rT]=a                                            GPR-Write(S941,S978,S1079)
	S1081= CtrlIAddrReg=0                                       Premise(F1077)
	S1082= CtrlPC=0                                             Premise(F1078)
	S1083= CtrlPCInc=0                                          Premise(F1079)
	S1084= PC[CIA]=addr                                         PC-Hold(S803,S1083)
	S1085= PC[Out]=addr+4                                       PC-Hold(S804,S1082,S1083)
	S1086= CtrlIMem=0                                           Premise(F1080)
	S1087= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S806,S1086)
	S1088= CtrlICacheReg=0                                      Premise(F1081)
	S1089= CtrlIRMux=0                                          Premise(F1082)

POST	S1029= [A_EX]=FU(base)                                      A_EX-Hold(S748,S1028)
	S1031= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S750,S1030)
	S1033= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S752,S1032)
	S1035= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S754,S1034)
	S1038= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S757,S1037)
	S1044= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S763,S1043)
	S1045= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S764,S1043)
	S1047= ICache[addr]={35,rS,rT,offset}                       ICache-Hold(S766,S1046)
	S1055= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S774,S1054)
	S1060= CP0[ASID]=pid                                        CP0-Hold(S779,S1059)
	S1066= [DR_WB]=a                                            DR_WB-Hold(S785,S1065)
	S1068= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S787,S1067)
	S1071= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S790,S1070)
	S1073= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S792,S1072)
	S1076= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S795,S1075)
	S1078= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S797,S1077)
	S1080= GPR[rT]=a                                            GPR-Write(S941,S978,S1079)
	S1084= PC[CIA]=addr                                         PC-Hold(S803,S1083)
	S1085= PC[Out]=addr+4                                       PC-Hold(S804,S1082,S1083)
	S1087= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S806,S1086)

