library ieee;
use ieee.std_logic_1164.all;

entity compteur_tb is
end;

architecture bench of compteur_tb is

signal 	H, LOADN, CET, RAZN : std_logic;
signal	DATA : std_logic_vector (2 downto 0);
signal	S : std_logic_vector (2 downto 0));
signal  StopClock : BOOLEAN;

	M : entity work.unite_logique(arch) port map (
	H => H,
	LOADN => LOADN,
	CET => CET,
	DATA => DATA,
	RAZN => RAZN,
	S => S);

//Gestion des valeurs de la clock (switch toute les 25 ns)
	
 process
  begin
    while not StopClock loop
      H <= '0';
      wait for 25 ns;
      H <= '1';
      wait for 25 ns;
    end loop;
    wait;
  end process;
  
  process
begin
	//Valeurs initiales
	CET <= '0';
	RAZN <= '0';
	LOADN <= '1';
	
	//Changements de valeurs pour tests
	wait for 25 NS;
	RAZN <= '1';
	wait for 50 NS;
	CET <= '1';
	wait for 325 NS;
	LOADN <= 0;
	wait for 425 NS;
    StopClock <= TRUE;
    wait;
  end process;
  
end bench;
