[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CLA|CLA>io_G",
    "sources":[
      "~CLA|CLA>io_x",
      "~CLA|CLA>io_y"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CLA|CLA>io_cout",
    "sources":[
      "~CLA|CLA>io_cin",
      "~CLA|CLA>io_x",
      "~CLA|CLA>io_y"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CLA|CLA>io_s",
    "sources":[
      "~CLA|CLA>io_cin",
      "~CLA|CLA>io_x",
      "~CLA|CLA>io_y"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CLA|CLA>io_A",
    "sources":[
      "~CLA|CLA>io_x",
      "~CLA|CLA>io_y"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"CLA"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]