<stg><name>durbin</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="44" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %beta = alloca i32 1

]]></Node>
<StgValue><ssdm name="beta"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %alpha_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="alpha_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
entry:2 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %z = alloca i64 1

]]></Node>
<StgValue><ssdm name="z"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %r_addr = getelementptr i64 %r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="6">
<![CDATA[
entry:11 %r_load = load i6 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:16 %store_ln18 = store i6 1, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %store_ln18 = store i64 1, i64 %beta

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="6">
<![CDATA[
entry:11 %r_load = load i6 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %xor_ln14 = xor i64 %r_load, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %alpha = bitcast i64 %xor_ln14

]]></Node>
<StgValue><ssdm name="alpha"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %y_addr = getelementptr i64 %y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
entry:15 %store_ln14 = store i64 %xor_ln14, i6 %y_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %store_ln18 = store i64 %alpha, i64 %alpha_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln18 = br void %VITIS_LOOP_21_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2:0 %k_1 = load i6 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_21_2:1 %icmp_ln18 = icmp_eq  i6 %k_1, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_21_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 39, i64 39, i64 39

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_21_2:3 %br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_21_2.split, void %for.end49

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:1 %alpha_1_load = load i64 %alpha_1

]]></Node>
<StgValue><ssdm name="alpha_1_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:4 %call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_21_2, i6 %k_1, i64 %r, i64 %y, i64 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:6 %mul = dmul i64 %alpha_1_load, i64 %alpha_1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_21_2.split:22 %add_ln18 = add i6 %k_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:23 %store_ln18 = store i6 %add_ln18, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.end49:0 %ret_ln34 = ret

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:4 %call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_21_2, i6 %k_1, i64 %r, i64 %y, i64 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:6 %mul = dmul i64 %alpha_1_load, i64 %alpha_1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:6 %mul = dmul i64 %alpha_1_load, i64 %alpha_1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:6 %mul = dmul i64 %alpha_1_load, i64 %alpha_1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:6 %mul = dmul i64 %alpha_1_load, i64 %alpha_1_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:7 %sub4 = dsub i64 1, i64 %mul

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:7 %sub4 = dsub i64 1, i64 %mul

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:7 %sub4 = dsub i64 1, i64 %mul

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:7 %sub4 = dsub i64 1, i64 %mul

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_21_2.split:2 %zext_ln18 = zext i6 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:7 %sub4 = dsub i64 1, i64 %mul

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:9 %r_addr_1 = getelementptr i64 %r, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="r_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:10 %r_load_1 = load i6 %r_addr_1

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:0 %beta_load = load i64 %beta

]]></Node>
<StgValue><ssdm name="beta_load"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:5 %sum_loc_load = load i64 %sum_loc

]]></Node>
<StgValue><ssdm name="sum_loc_load"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:8 %beta_1 = dmul i64 %sub4, i64 %beta_load

]]></Node>
<StgValue><ssdm name="beta_1"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:10 %r_load_1 = load i6 %r_addr_1

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:11 %bitcast_ln24 = bitcast i64 %r_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:12 %add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="95" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:8 %beta_1 = dmul i64 %sub4, i64 %beta_load

]]></Node>
<StgValue><ssdm name="beta_1"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:12 %add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:8 %beta_1 = dmul i64 %sub4, i64 %beta_load

]]></Node>
<StgValue><ssdm name="beta_1"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:12 %add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="99" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:8 %beta_1 = dmul i64 %sub4, i64 %beta_load

]]></Node>
<StgValue><ssdm name="beta_1"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:12 %add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="101" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:8 %beta_1 = dmul i64 %sub4, i64 %beta_load

]]></Node>
<StgValue><ssdm name="beta_1"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:12 %add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:13 %bitcast_ln24_1 = bitcast i64 %add1

]]></Node>
<StgValue><ssdm name="bitcast_ln24_1"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:14 %xor_ln24 = xor i64 %bitcast_ln24_1, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:15 %bitcast_ln24_2 = bitcast i64 %xor_ln24

]]></Node>
<StgValue><ssdm name="bitcast_ln24_2"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:25 %store_ln18 = store i64 %beta_1, i64 %beta

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="111" st_id="22" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="112" st_id="23" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="113" st_id="24" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="114" st_id="25" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="115" st_id="26" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="116" st_id="27" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="117" st_id="28" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="118" st_id="29" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="119" st_id="30" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="120" st_id="31" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="121" st_id="32" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="122" st_id="33" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="123" st_id="34" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="124" st_id="35" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="125" st_id="36" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="126" st_id="37" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="127" st_id="38" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="128" st_id="39" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:16 %alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1

]]></Node>
<StgValue><ssdm name="alpha_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="129" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:17 %call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_26_3, i6 %k_1, i64 %y, i64 %alpha_2, i64 %z

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="130" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:24 %store_ln18 = store i64 %alpha_2, i64 %alpha_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="131" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:17 %call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_26_3, i6 %k_1, i64 %y, i64 %alpha_2, i64 %z

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="132" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:18 %call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_29_4, i6 %k_1, i64 %z, i64 %y

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="133" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:18 %call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_29_4, i6 %k_1, i64 %z, i64 %y

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="134" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:3 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="135" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:19 %bitcast_ln32 = bitcast i64 %alpha_2

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="136" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_21_2.split:20 %y_addr_2 = getelementptr i64 %y, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="y_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:21 %store_ln32 = store i64 %bitcast_ln32, i6 %y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="138" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_21_2.split:26 %br_ln18 = br void %VITIS_LOOP_21_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="184" name="r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="y" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="187" from="StgValue_186" to="beta" fromId="186" toId="45">
</dataflow>
<dataflow id="188" from="StgValue_186" to="alpha_1" fromId="186" toId="46">
</dataflow>
<dataflow id="189" from="StgValue_186" to="k" fromId="186" toId="47">
</dataflow>
<dataflow id="191" from="StgValue_190" to="sum_loc" fromId="190" toId="48">
</dataflow>
<dataflow id="192" from="StgValue_190" to="z" fromId="190" toId="49">
</dataflow>
<dataflow id="193" from="r" to="r_addr" fromId="184" toId="50">
</dataflow>
<dataflow id="195" from="StgValue_194" to="r_addr" fromId="194" toId="50">
</dataflow>
<dataflow id="196" from="StgValue_194" to="r_addr" fromId="194" toId="50">
</dataflow>
<dataflow id="197" from="r_addr" to="r_load" fromId="50" toId="51">
</dataflow>
<dataflow id="199" from="StgValue_198" to="store_ln18" fromId="198" toId="52">
</dataflow>
<dataflow id="200" from="k" to="store_ln18" fromId="47" toId="52">
</dataflow>
<dataflow id="202" from="StgValue_201" to="store_ln18" fromId="201" toId="53">
</dataflow>
<dataflow id="203" from="beta" to="store_ln18" fromId="45" toId="53">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="204" toId="54">
</dataflow>
<dataflow id="207" from="empty_1" to="spectopmodule_ln3" fromId="206" toId="54">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="208" toId="55">
</dataflow>
<dataflow id="210" from="r" to="specinterface_ln0" fromId="184" toId="55">
</dataflow>
<dataflow id="212" from="empty" to="specinterface_ln0" fromId="211" toId="55">
</dataflow>
<dataflow id="214" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="215" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="217" from="empty_0" to="specinterface_ln0" fromId="216" toId="55">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="55">
</dataflow>
<dataflow id="220" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="221" from="empty_0" to="specinterface_ln0" fromId="216" toId="55">
</dataflow>
<dataflow id="222" from="empty_0" to="specinterface_ln0" fromId="216" toId="55">
</dataflow>
<dataflow id="223" from="empty_0" to="specinterface_ln0" fromId="216" toId="55">
</dataflow>
<dataflow id="224" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="225" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="226" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="227" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="228" from="empty_0" to="specinterface_ln0" fromId="216" toId="55">
</dataflow>
<dataflow id="229" from="empty_0" to="specinterface_ln0" fromId="216" toId="55">
</dataflow>
<dataflow id="230" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="55">
</dataflow>
<dataflow id="231" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="55">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="232" toId="56">
</dataflow>
<dataflow id="234" from="r" to="specbitsmap_ln0" fromId="184" toId="56">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="208" toId="57">
</dataflow>
<dataflow id="236" from="y" to="specinterface_ln0" fromId="185" toId="57">
</dataflow>
<dataflow id="237" from="empty" to="specinterface_ln0" fromId="211" toId="57">
</dataflow>
<dataflow id="238" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="239" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="240" from="empty_0" to="specinterface_ln0" fromId="216" toId="57">
</dataflow>
<dataflow id="241" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="57">
</dataflow>
<dataflow id="242" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="243" from="empty_0" to="specinterface_ln0" fromId="216" toId="57">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="216" toId="57">
</dataflow>
<dataflow id="245" from="empty_0" to="specinterface_ln0" fromId="216" toId="57">
</dataflow>
<dataflow id="246" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="247" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="248" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="249" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="250" from="empty_0" to="specinterface_ln0" fromId="216" toId="57">
</dataflow>
<dataflow id="251" from="empty_0" to="specinterface_ln0" fromId="216" toId="57">
</dataflow>
<dataflow id="252" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="57">
</dataflow>
<dataflow id="253" from="StgValue_213" to="specinterface_ln0" fromId="213" toId="57">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="232" toId="58">
</dataflow>
<dataflow id="255" from="y" to="specbitsmap_ln0" fromId="185" toId="58">
</dataflow>
<dataflow id="256" from="r_addr" to="r_load" fromId="50" toId="59">
</dataflow>
<dataflow id="257" from="r_load" to="xor_ln14" fromId="59" toId="60">
</dataflow>
<dataflow id="259" from="StgValue_258" to="xor_ln14" fromId="258" toId="60">
</dataflow>
<dataflow id="260" from="xor_ln14" to="alpha" fromId="60" toId="61">
</dataflow>
<dataflow id="261" from="y" to="y_addr" fromId="185" toId="62">
</dataflow>
<dataflow id="262" from="StgValue_194" to="y_addr" fromId="194" toId="62">
</dataflow>
<dataflow id="263" from="StgValue_194" to="y_addr" fromId="194" toId="62">
</dataflow>
<dataflow id="264" from="xor_ln14" to="store_ln14" fromId="60" toId="63">
</dataflow>
<dataflow id="265" from="y_addr" to="store_ln14" fromId="62" toId="63">
</dataflow>
<dataflow id="266" from="alpha" to="store_ln18" fromId="61" toId="64">
</dataflow>
<dataflow id="267" from="alpha_1" to="store_ln18" fromId="46" toId="64">
</dataflow>
<dataflow id="268" from="k" to="k_1" fromId="47" toId="66">
</dataflow>
<dataflow id="269" from="k_1" to="icmp_ln18" fromId="66" toId="67">
</dataflow>
<dataflow id="271" from="StgValue_270" to="icmp_ln18" fromId="270" toId="67">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="272" toId="68">
</dataflow>
<dataflow id="275" from="StgValue_274" to="empty" fromId="274" toId="68">
</dataflow>
<dataflow id="276" from="StgValue_274" to="empty" fromId="274" toId="68">
</dataflow>
<dataflow id="277" from="StgValue_274" to="empty" fromId="274" toId="68">
</dataflow>
<dataflow id="278" from="icmp_ln18" to="br_ln18" fromId="67" toId="69">
</dataflow>
<dataflow id="279" from="alpha_1" to="alpha_1_load" fromId="46" toId="70">
</dataflow>
<dataflow id="281" from="durbin_Pipeline_VITIS_LOOP_21_2" to="call_ln18" fromId="280" toId="71">
</dataflow>
<dataflow id="282" from="k_1" to="call_ln18" fromId="66" toId="71">
</dataflow>
<dataflow id="283" from="r" to="call_ln18" fromId="184" toId="71">
</dataflow>
<dataflow id="284" from="y" to="call_ln18" fromId="185" toId="71">
</dataflow>
<dataflow id="285" from="sum_loc" to="call_ln18" fromId="48" toId="71">
</dataflow>
<dataflow id="286" from="alpha_1_load" to="mul" fromId="70" toId="72">
</dataflow>
<dataflow id="287" from="alpha_1_load" to="mul" fromId="70" toId="72">
</dataflow>
<dataflow id="288" from="k_1" to="add_ln18" fromId="66" toId="73">
</dataflow>
<dataflow id="289" from="StgValue_198" to="add_ln18" fromId="198" toId="73">
</dataflow>
<dataflow id="290" from="add_ln18" to="store_ln18" fromId="73" toId="74">
</dataflow>
<dataflow id="291" from="k" to="store_ln18" fromId="47" toId="74">
</dataflow>
<dataflow id="292" from="durbin_Pipeline_VITIS_LOOP_21_2" to="call_ln18" fromId="280" toId="76">
</dataflow>
<dataflow id="293" from="k_1" to="call_ln18" fromId="66" toId="76">
</dataflow>
<dataflow id="294" from="r" to="call_ln18" fromId="184" toId="76">
</dataflow>
<dataflow id="295" from="y" to="call_ln18" fromId="185" toId="76">
</dataflow>
<dataflow id="296" from="sum_loc" to="call_ln18" fromId="48" toId="76">
</dataflow>
<dataflow id="297" from="alpha_1_load" to="mul" fromId="70" toId="77">
</dataflow>
<dataflow id="298" from="alpha_1_load" to="mul" fromId="70" toId="77">
</dataflow>
<dataflow id="299" from="alpha_1_load" to="mul" fromId="70" toId="78">
</dataflow>
<dataflow id="300" from="alpha_1_load" to="mul" fromId="70" toId="78">
</dataflow>
<dataflow id="301" from="alpha_1_load" to="mul" fromId="70" toId="79">
</dataflow>
<dataflow id="302" from="alpha_1_load" to="mul" fromId="70" toId="79">
</dataflow>
<dataflow id="303" from="alpha_1_load" to="mul" fromId="70" toId="80">
</dataflow>
<dataflow id="304" from="alpha_1_load" to="mul" fromId="70" toId="80">
</dataflow>
<dataflow id="305" from="StgValue_201" to="sub4" fromId="201" toId="81">
</dataflow>
<dataflow id="306" from="mul" to="sub4" fromId="80" toId="81">
</dataflow>
<dataflow id="307" from="StgValue_201" to="sub4" fromId="201" toId="82">
</dataflow>
<dataflow id="308" from="mul" to="sub4" fromId="80" toId="82">
</dataflow>
<dataflow id="309" from="StgValue_201" to="sub4" fromId="201" toId="83">
</dataflow>
<dataflow id="310" from="mul" to="sub4" fromId="80" toId="83">
</dataflow>
<dataflow id="311" from="StgValue_201" to="sub4" fromId="201" toId="84">
</dataflow>
<dataflow id="312" from="mul" to="sub4" fromId="80" toId="84">
</dataflow>
<dataflow id="313" from="k_1" to="zext_ln18" fromId="66" toId="85">
</dataflow>
<dataflow id="314" from="StgValue_201" to="sub4" fromId="201" toId="86">
</dataflow>
<dataflow id="315" from="mul" to="sub4" fromId="80" toId="86">
</dataflow>
<dataflow id="316" from="r" to="r_addr_1" fromId="184" toId="87">
</dataflow>
<dataflow id="317" from="StgValue_194" to="r_addr_1" fromId="194" toId="87">
</dataflow>
<dataflow id="318" from="zext_ln18" to="r_addr_1" fromId="85" toId="87">
</dataflow>
<dataflow id="319" from="r_addr_1" to="r_load_1" fromId="87" toId="88">
</dataflow>
<dataflow id="320" from="beta" to="beta_load" fromId="45" toId="89">
</dataflow>
<dataflow id="321" from="sum_loc" to="sum_loc_load" fromId="48" toId="90">
</dataflow>
<dataflow id="322" from="sub4" to="beta_1" fromId="86" toId="91">
</dataflow>
<dataflow id="323" from="beta_load" to="beta_1" fromId="89" toId="91">
</dataflow>
<dataflow id="324" from="r_addr_1" to="r_load_1" fromId="87" toId="92">
</dataflow>
<dataflow id="325" from="r_load_1" to="bitcast_ln24" fromId="92" toId="93">
</dataflow>
<dataflow id="326" from="bitcast_ln24" to="add1" fromId="93" toId="94">
</dataflow>
<dataflow id="327" from="sum_loc_load" to="add1" fromId="90" toId="94">
</dataflow>
<dataflow id="328" from="sub4" to="beta_1" fromId="86" toId="95">
</dataflow>
<dataflow id="329" from="beta_load" to="beta_1" fromId="89" toId="95">
</dataflow>
<dataflow id="330" from="bitcast_ln24" to="add1" fromId="93" toId="96">
</dataflow>
<dataflow id="331" from="sum_loc_load" to="add1" fromId="90" toId="96">
</dataflow>
<dataflow id="332" from="sub4" to="beta_1" fromId="86" toId="97">
</dataflow>
<dataflow id="333" from="beta_load" to="beta_1" fromId="89" toId="97">
</dataflow>
<dataflow id="334" from="bitcast_ln24" to="add1" fromId="93" toId="98">
</dataflow>
<dataflow id="335" from="sum_loc_load" to="add1" fromId="90" toId="98">
</dataflow>
<dataflow id="336" from="sub4" to="beta_1" fromId="86" toId="99">
</dataflow>
<dataflow id="337" from="beta_load" to="beta_1" fromId="89" toId="99">
</dataflow>
<dataflow id="338" from="bitcast_ln24" to="add1" fromId="93" toId="100">
</dataflow>
<dataflow id="339" from="sum_loc_load" to="add1" fromId="90" toId="100">
</dataflow>
<dataflow id="340" from="sub4" to="beta_1" fromId="86" toId="101">
</dataflow>
<dataflow id="341" from="beta_load" to="beta_1" fromId="89" toId="101">
</dataflow>
<dataflow id="342" from="bitcast_ln24" to="add1" fromId="93" toId="102">
</dataflow>
<dataflow id="343" from="sum_loc_load" to="add1" fromId="90" toId="102">
</dataflow>
<dataflow id="344" from="add1" to="bitcast_ln24_1" fromId="102" toId="103">
</dataflow>
<dataflow id="345" from="bitcast_ln24_1" to="xor_ln24" fromId="103" toId="104">
</dataflow>
<dataflow id="346" from="StgValue_258" to="xor_ln24" fromId="258" toId="104">
</dataflow>
<dataflow id="347" from="xor_ln24" to="bitcast_ln24_2" fromId="104" toId="105">
</dataflow>
<dataflow id="348" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="106">
</dataflow>
<dataflow id="349" from="beta_1" to="alpha_2" fromId="101" toId="106">
</dataflow>
<dataflow id="350" from="beta_1" to="store_ln18" fromId="101" toId="107">
</dataflow>
<dataflow id="351" from="beta" to="store_ln18" fromId="45" toId="107">
</dataflow>
<dataflow id="352" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="108">
</dataflow>
<dataflow id="353" from="beta_1" to="alpha_2" fromId="101" toId="108">
</dataflow>
<dataflow id="354" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="109">
</dataflow>
<dataflow id="355" from="beta_1" to="alpha_2" fromId="101" toId="109">
</dataflow>
<dataflow id="356" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="110">
</dataflow>
<dataflow id="357" from="beta_1" to="alpha_2" fromId="101" toId="110">
</dataflow>
<dataflow id="358" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="111">
</dataflow>
<dataflow id="359" from="beta_1" to="alpha_2" fromId="101" toId="111">
</dataflow>
<dataflow id="360" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="112">
</dataflow>
<dataflow id="361" from="beta_1" to="alpha_2" fromId="101" toId="112">
</dataflow>
<dataflow id="362" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="113">
</dataflow>
<dataflow id="363" from="beta_1" to="alpha_2" fromId="101" toId="113">
</dataflow>
<dataflow id="364" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="114">
</dataflow>
<dataflow id="365" from="beta_1" to="alpha_2" fromId="101" toId="114">
</dataflow>
<dataflow id="366" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="115">
</dataflow>
<dataflow id="367" from="beta_1" to="alpha_2" fromId="101" toId="115">
</dataflow>
<dataflow id="368" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="116">
</dataflow>
<dataflow id="369" from="beta_1" to="alpha_2" fromId="101" toId="116">
</dataflow>
<dataflow id="370" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="117">
</dataflow>
<dataflow id="371" from="beta_1" to="alpha_2" fromId="101" toId="117">
</dataflow>
<dataflow id="372" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="118">
</dataflow>
<dataflow id="373" from="beta_1" to="alpha_2" fromId="101" toId="118">
</dataflow>
<dataflow id="374" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="119">
</dataflow>
<dataflow id="375" from="beta_1" to="alpha_2" fromId="101" toId="119">
</dataflow>
<dataflow id="376" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="120">
</dataflow>
<dataflow id="377" from="beta_1" to="alpha_2" fromId="101" toId="120">
</dataflow>
<dataflow id="378" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="121">
</dataflow>
<dataflow id="379" from="beta_1" to="alpha_2" fromId="101" toId="121">
</dataflow>
<dataflow id="380" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="122">
</dataflow>
<dataflow id="381" from="beta_1" to="alpha_2" fromId="101" toId="122">
</dataflow>
<dataflow id="382" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="123">
</dataflow>
<dataflow id="383" from="beta_1" to="alpha_2" fromId="101" toId="123">
</dataflow>
<dataflow id="384" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="124">
</dataflow>
<dataflow id="385" from="beta_1" to="alpha_2" fromId="101" toId="124">
</dataflow>
<dataflow id="386" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="125">
</dataflow>
<dataflow id="387" from="beta_1" to="alpha_2" fromId="101" toId="125">
</dataflow>
<dataflow id="388" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="126">
</dataflow>
<dataflow id="389" from="beta_1" to="alpha_2" fromId="101" toId="126">
</dataflow>
<dataflow id="390" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="127">
</dataflow>
<dataflow id="391" from="beta_1" to="alpha_2" fromId="101" toId="127">
</dataflow>
<dataflow id="392" from="bitcast_ln24_2" to="alpha_2" fromId="105" toId="128">
</dataflow>
<dataflow id="393" from="beta_1" to="alpha_2" fromId="101" toId="128">
</dataflow>
<dataflow id="395" from="durbin_Pipeline_VITIS_LOOP_26_3" to="call_ln18" fromId="394" toId="129">
</dataflow>
<dataflow id="396" from="k_1" to="call_ln18" fromId="66" toId="129">
</dataflow>
<dataflow id="397" from="y" to="call_ln18" fromId="185" toId="129">
</dataflow>
<dataflow id="398" from="alpha_2" to="call_ln18" fromId="128" toId="129">
</dataflow>
<dataflow id="399" from="z" to="call_ln18" fromId="49" toId="129">
</dataflow>
<dataflow id="400" from="alpha_2" to="store_ln18" fromId="128" toId="130">
</dataflow>
<dataflow id="401" from="alpha_1" to="store_ln18" fromId="46" toId="130">
</dataflow>
<dataflow id="402" from="durbin_Pipeline_VITIS_LOOP_26_3" to="call_ln18" fromId="394" toId="131">
</dataflow>
<dataflow id="403" from="k_1" to="call_ln18" fromId="66" toId="131">
</dataflow>
<dataflow id="404" from="y" to="call_ln18" fromId="185" toId="131">
</dataflow>
<dataflow id="405" from="alpha_2" to="call_ln18" fromId="128" toId="131">
</dataflow>
<dataflow id="406" from="z" to="call_ln18" fromId="49" toId="131">
</dataflow>
<dataflow id="408" from="durbin_Pipeline_VITIS_LOOP_29_4" to="call_ln18" fromId="407" toId="132">
</dataflow>
<dataflow id="409" from="k_1" to="call_ln18" fromId="66" toId="132">
</dataflow>
<dataflow id="410" from="z" to="call_ln18" fromId="49" toId="132">
</dataflow>
<dataflow id="411" from="y" to="call_ln18" fromId="185" toId="132">
</dataflow>
<dataflow id="412" from="durbin_Pipeline_VITIS_LOOP_29_4" to="call_ln18" fromId="407" toId="133">
</dataflow>
<dataflow id="413" from="k_1" to="call_ln18" fromId="66" toId="133">
</dataflow>
<dataflow id="414" from="z" to="call_ln18" fromId="49" toId="133">
</dataflow>
<dataflow id="415" from="y" to="call_ln18" fromId="185" toId="133">
</dataflow>
<dataflow id="417" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="416" toId="134">
</dataflow>
<dataflow id="419" from="empty_5" to="specloopname_ln9" fromId="418" toId="134">
</dataflow>
<dataflow id="420" from="alpha_2" to="bitcast_ln32" fromId="128" toId="135">
</dataflow>
<dataflow id="421" from="y" to="y_addr_2" fromId="185" toId="136">
</dataflow>
<dataflow id="422" from="StgValue_194" to="y_addr_2" fromId="194" toId="136">
</dataflow>
<dataflow id="423" from="zext_ln18" to="y_addr_2" fromId="85" toId="136">
</dataflow>
<dataflow id="424" from="bitcast_ln32" to="store_ln32" fromId="135" toId="137">
</dataflow>
<dataflow id="425" from="y_addr_2" to="store_ln32" fromId="136" toId="137">
</dataflow>
<dataflow id="426" from="icmp_ln18" to="StgValue_3" fromId="67" toId="3">
</dataflow>
</dataflows>


</stg>
