Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Wed Sep  4 15:46:01 2024
| Host             : iitg-Precision-3660 running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file ajitVCK_wrapper_power_routed.rpt -pb ajitVCK_wrapper_power_summary_routed.pb -rpx ajitVCK_wrapper_power_routed.rpx
| Design           : ajitVCK_wrapper
| Device           : xcvc1902-vsva2197-2MP-e-S
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 15.004       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.536        |
| Device Static (W)        | 13.468       |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0        |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.103 |        4 |       --- |             --- |
| Logic                    |     0.068 |   110987 |       --- |             --- |
|   LUT as Logic           |     0.051 |    37859 |    899840 |            4.21 |
|   LUT as Distributed RAM |     0.011 |     2966 |    449920 |            0.66 |
|   CLE FF Register        |     0.005 |    42972 |   1799680 |            2.39 |
|   LOOKAHEAD8             |    <0.001 |      325 |    112480 |            0.29 |
|   BUFG                   |    <0.001 |        2 |        80 |            2.50 |
|   Others                 |     0.000 |     7810 |       --- |             --- |
| Signals                  |     0.060 |    87939 |       --- |             --- |
| Block RAM                |     0.007 |     11.5 |       967 |            1.19 |
| URAM                     |     0.019 |       32 |       463 |            6.91 |
| MMCM                     |     0.061 |        0 |       --- |             --- |
| DSPs                     |     0.000 |        4 |       --- |             --- |
| I/O                      |     0.026 |        6 |       --- |             --- |
| PS9                      |     1.193 |        1 |       --- |             --- |
| Static Power             |    13.468 |          |           |                 |
|   PS Static              |     0.227 |          |           |                 |
|   PL Static              |    13.240 |          |           |                 |
| Total                    |    15.004 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source      | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint      |       0.800 |    12.690 |       0.317 |     12.373 |       NA    | Unspecified | NA         |
| VCC_SOC     |       0.800 |     1.326 |       0.000 |      1.326 |       NA    | Unspecified | NA         |
| VCC_IO      |       0.800 |     0.187 |       0.000 |      0.187 |       NA    | Unspecified | NA         |
| VCCRAM      |       0.800 |     0.128 |       0.044 |      0.084 |       NA    | Unspecified | NA         |
| Vccaux      |       1.500 |     1.952 |       0.021 |      1.931 |       NA    | Unspecified | NA         |
| VCCO_503    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_500    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502    |       1.800 |     0.014 |       0.013 |      0.001 |       NA    | Unspecified | NA         |
| VCC_FUSE    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCCAUX |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCC    |       0.880 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVTT    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco33      |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25      |       2.500 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vcco18      |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15      |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135     |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12      |       1.200 |     0.024 |       0.019 |      0.006 |       NA    | Unspecified | NA         |
| Vcco11      |       1.100 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10      |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PMC     |       0.800 |     0.305 |       0.261 |      0.045 |       NA    | Unspecified | NA         |
| VCCAUX_PMC  |       1.500 |     0.070 |       0.068 |      0.002 |       NA    | Unspecified | NA         |
| VCCAUX_SMON |       1.500 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCC_PSLP    |       0.800 |     0.302 |       0.210 |      0.092 |       NA    | Unspecified | NA         |
| VCC_PSFP    |       0.800 |     1.018 |       0.865 |      0.153 |       NA    | Unspecified | NA         |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 5.0  |
+------------------+------+


2.2 Clock Constraints
---------------------

+-------------------+------------------------------------------------------------------------------+-----------------+
| Clock             | Domain                                                                       | Constraint (ns) |
+-------------------+------------------------------------------------------------------------------+-----------------+
| clk_p_0           | clk_p_0                                                                      |             5.0 |
| clkout1_primitive | ajitVCK_i/fpga_top_0/U0/clocking/inst/clock_primitive_inst/clkout1_primitive |            12.5 |
+-------------------+------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| ajitVCK_wrapper   |     1.536 |
|   ajitVCK_i       |     1.536 |
|     fpga_top_0    |     0.342 |
|       U0          |     0.342 |
|     versal_cips_0 |     1.194 |
|       U0          |     1.194 |
+-------------------+-----------+


