Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 26 00:21:42 2023
| Host         : DESKTOP-5B1JED5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sel_sort_control_sets_placed.rpt
| Design       : sel_sort
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------+------------------+------------------+----------------+--------------+
|                Clock Signal                | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  main_next_state                           |               |                  |                2 |              3 |         1.50 |
|  FSM_onehot_main_current_state_reg_n_0_[0] |               |                  |                1 |              4 |         4.00 |
|  loop_val_reg[3]_i_2_n_0                   |               |                  |                1 |              4 |         4.00 |
|  ram_din_reg[3]_i_2_n_0                    |               |                  |                1 |              4 |         4.00 |
|  read_val__0                               |               |                  |                1 |              4 |         4.00 |
|  min_val_reg[3]_i_2_n_0                    |               |                  |                2 |              7 |         3.50 |
|  current_index_nextstate_reg[2]_i_2_n_0    |               |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                             |               |                  |                5 |             10 |         2.00 |
+--------------------------------------------+---------------+------------------+------------------+----------------+--------------+


