Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 19 20:32:18 2018
| Host         : Ericks-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PulseGen_timing_summary_routed.rpt -rpx PulseGen_timing_summary_routed.rpx
| Design       : PulseGen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 51 register/latch pins with no clock driven by root clock pin: FB/clockdiv/slowClk3_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: FB/clockdiv2/slowClk2_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: a/a/slowClk3_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: a/slowClk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clockdiv16ms/slowClk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.894        0.000                      0                  227        0.262        0.000                      0                  227        4.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.894        0.000                      0                  227        0.262        0.000                      0                  227        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 a/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.730ns (37.271%)  route 2.912ns (62.729%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.548     5.069    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  a/counter_reg[3]/Q
                         net (fo=3, routed)           0.969     6.494    a/counter_reg[3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  a/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    a/a/counter_reg[9]_0[1]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  a/a/counter2_carry/CO[3]
                         net (fo=1, routed)           0.009     7.177    a/a/counter2_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  a/a/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    a/a/counter2_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  a/a/counter2_carry__1/CO[1]
                         net (fo=2, routed)           0.821     8.269    a/counter2
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.329     8.598 r  a/counter[0]_i_1/O
                         net (fo=28, routed)          1.113     9.711    a/counter[0]_i_1_n_0
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.431    14.772    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[0]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y22         FDRE (Setup_fdre_C_R)       -0.429    14.605    a/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 a/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.730ns (37.271%)  route 2.912ns (62.729%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.548     5.069    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  a/counter_reg[3]/Q
                         net (fo=3, routed)           0.969     6.494    a/counter_reg[3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  a/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    a/a/counter_reg[9]_0[1]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  a/a/counter2_carry/CO[3]
                         net (fo=1, routed)           0.009     7.177    a/a/counter2_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  a/a/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    a/a/counter2_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  a/a/counter2_carry__1/CO[1]
                         net (fo=2, routed)           0.821     8.269    a/counter2
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.329     8.598 r  a/counter[0]_i_1/O
                         net (fo=28, routed)          1.113     9.711    a/counter[0]_i_1_n_0
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.431    14.772    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[1]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y22         FDRE (Setup_fdre_C_R)       -0.429    14.605    a/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 a/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.730ns (37.271%)  route 2.912ns (62.729%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.548     5.069    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  a/counter_reg[3]/Q
                         net (fo=3, routed)           0.969     6.494    a/counter_reg[3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  a/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    a/a/counter_reg[9]_0[1]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  a/a/counter2_carry/CO[3]
                         net (fo=1, routed)           0.009     7.177    a/a/counter2_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  a/a/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    a/a/counter2_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  a/a/counter2_carry__1/CO[1]
                         net (fo=2, routed)           0.821     8.269    a/counter2
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.329     8.598 r  a/counter[0]_i_1/O
                         net (fo=28, routed)          1.113     9.711    a/counter[0]_i_1_n_0
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.431    14.772    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[2]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y22         FDRE (Setup_fdre_C_R)       -0.429    14.605    a/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 a/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.730ns (37.271%)  route 2.912ns (62.729%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.548     5.069    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  a/counter_reg[3]/Q
                         net (fo=3, routed)           0.969     6.494    a/counter_reg[3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  a/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    a/a/counter_reg[9]_0[1]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  a/a/counter2_carry/CO[3]
                         net (fo=1, routed)           0.009     7.177    a/a/counter2_carry_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  a/a/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    a/a/counter2_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.448 r  a/a/counter2_carry__1/CO[1]
                         net (fo=2, routed)           0.821     8.269    a/counter2
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.329     8.598 r  a/counter[0]_i_1/O
                         net (fo=28, routed)          1.113     9.711    a/counter[0]_i_1_n_0
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.431    14.772    a/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  a/counter_reg[3]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X32Y22         FDRE (Setup_fdre_C_R)       -0.429    14.605    a/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 FB/clockdiv2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.890ns (19.778%)  route 3.610ns (80.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  FB/clockdiv2/counter_reg[24]/Q
                         net (fo=2, routed)           0.809     6.408    FB/clockdiv2/counter_reg_n_0_[24]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.532 f  FB/clockdiv2/counter[27]_i_7__1/O
                         net (fo=1, routed)           0.633     7.165    FB/clockdiv2/counter[27]_i_7__1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.289 f  FB/clockdiv2/counter[27]_i_4__1/O
                         net (fo=1, routed)           0.844     8.133    FB/clockdiv2/counter[27]_i_4__1_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.257 r  FB/clockdiv2/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.324     9.580    FB/clockdiv2/slowClk2
    SLICE_X42Y35         FDRE                                         r  FB/clockdiv2/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442    14.783    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  FB/clockdiv2/counter_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    14.498    FB/clockdiv2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 FB/clockdiv2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.890ns (19.778%)  route 3.610ns (80.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  FB/clockdiv2/counter_reg[24]/Q
                         net (fo=2, routed)           0.809     6.408    FB/clockdiv2/counter_reg_n_0_[24]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.532 f  FB/clockdiv2/counter[27]_i_7__1/O
                         net (fo=1, routed)           0.633     7.165    FB/clockdiv2/counter[27]_i_7__1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.289 f  FB/clockdiv2/counter[27]_i_4__1/O
                         net (fo=1, routed)           0.844     8.133    FB/clockdiv2/counter[27]_i_4__1_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.257 r  FB/clockdiv2/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.324     9.580    FB/clockdiv2/slowClk2
    SLICE_X42Y35         FDRE                                         r  FB/clockdiv2/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442    14.783    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  FB/clockdiv2/counter_reg[26]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    14.498    FB/clockdiv2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 FB/clockdiv2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.890ns (19.778%)  route 3.610ns (80.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  FB/clockdiv2/counter_reg[24]/Q
                         net (fo=2, routed)           0.809     6.408    FB/clockdiv2/counter_reg_n_0_[24]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.532 f  FB/clockdiv2/counter[27]_i_7__1/O
                         net (fo=1, routed)           0.633     7.165    FB/clockdiv2/counter[27]_i_7__1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.289 f  FB/clockdiv2/counter[27]_i_4__1/O
                         net (fo=1, routed)           0.844     8.133    FB/clockdiv2/counter[27]_i_4__1_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.257 r  FB/clockdiv2/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.324     9.580    FB/clockdiv2/slowClk2
    SLICE_X42Y35         FDRE                                         r  FB/clockdiv2/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.442    14.783    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  FB/clockdiv2/counter_reg[27]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    14.498    FB/clockdiv2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 FB/clockdiv2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.890ns (20.405%)  route 3.472ns (79.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  FB/clockdiv2/counter_reg[24]/Q
                         net (fo=2, routed)           0.809     6.408    FB/clockdiv2/counter_reg_n_0_[24]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.532 f  FB/clockdiv2/counter[27]_i_7__1/O
                         net (fo=1, routed)           0.633     7.165    FB/clockdiv2/counter[27]_i_7__1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.289 f  FB/clockdiv2/counter[27]_i_4__1/O
                         net (fo=1, routed)           0.844     8.133    FB/clockdiv2/counter[27]_i_4__1_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.257 r  FB/clockdiv2/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.185     9.442    FB/clockdiv2/slowClk2
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.441    14.782    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[21]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.524    14.521    FB/clockdiv2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 FB/clockdiv2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.890ns (20.405%)  route 3.472ns (79.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  FB/clockdiv2/counter_reg[24]/Q
                         net (fo=2, routed)           0.809     6.408    FB/clockdiv2/counter_reg_n_0_[24]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.532 f  FB/clockdiv2/counter[27]_i_7__1/O
                         net (fo=1, routed)           0.633     7.165    FB/clockdiv2/counter[27]_i_7__1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.289 f  FB/clockdiv2/counter[27]_i_4__1/O
                         net (fo=1, routed)           0.844     8.133    FB/clockdiv2/counter[27]_i_4__1_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.257 r  FB/clockdiv2/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.185     9.442    FB/clockdiv2/slowClk2
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.441    14.782    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[22]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.524    14.521    FB/clockdiv2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 FB/clockdiv2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.890ns (20.405%)  route 3.472ns (79.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.559     5.080    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  FB/clockdiv2/counter_reg[24]/Q
                         net (fo=2, routed)           0.809     6.408    FB/clockdiv2/counter_reg_n_0_[24]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.532 f  FB/clockdiv2/counter[27]_i_7__1/O
                         net (fo=1, routed)           0.633     7.165    FB/clockdiv2/counter[27]_i_7__1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.289 f  FB/clockdiv2/counter[27]_i_4__1/O
                         net (fo=1, routed)           0.844     8.133    FB/clockdiv2/counter[27]_i_4__1_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.257 r  FB/clockdiv2/counter[27]_i_2__1/O
                         net (fo=28, routed)          1.185     9.442    FB/clockdiv2/slowClk2
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.441    14.782    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  FB/clockdiv2/counter_reg[23]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.524    14.521    FB/clockdiv2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FB/clockdiv2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.554     1.437    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  FB/clockdiv2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  FB/clockdiv2/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.745    FB/clockdiv2/counter_reg_n_0_[0]
    SLICE_X43Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  FB/clockdiv2/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.790    FB/clockdiv2/counter[0]
    SLICE_X43Y29         FDRE                                         r  FB/clockdiv2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.822     1.949    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  FB/clockdiv2/counter_reg[0]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.091     1.528    FB/clockdiv2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FB/clockdiv2/slowClk2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/slowClk2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.554     1.437    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  FB/clockdiv2/slowClk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  FB/clockdiv2/slowClk2_reg/Q
                         net (fo=19, routed)          0.175     1.776    FB/clockdiv2/CLK
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  FB/clockdiv2/slowClk2_i_1/O
                         net (fo=1, routed)           0.000     1.821    FB/clockdiv2/slowClk2_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  FB/clockdiv2/slowClk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.821     1.948    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  FB/clockdiv2/slowClk2_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.120     1.557    FB/clockdiv2/slowClk2_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  clockdiv16ms/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  clockdiv16ms/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.778    clockdiv16ms/counter_reg_n_0_[0]
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  clockdiv16ms/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.823    clockdiv16ms/counter[0]
    SLICE_X46Y30         FDRE                                         r  clockdiv16ms/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.824     1.951    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  clockdiv16ms/counter_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.120     1.559    clockdiv16ms/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.559     1.442    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  clockdiv16ms/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clockdiv16ms/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.703    clockdiv16ms/counter_reg_n_0_[16]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clockdiv16ms/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.811    clockdiv16ms/counter0_carry__2_n_4
    SLICE_X47Y33         FDRE                                         r  clockdiv16ms/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.827     1.954    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  clockdiv16ms/counter_reg[16]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.105     1.547    clockdiv16ms/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.558     1.441    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  clockdiv16ms/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clockdiv16ms/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.702    clockdiv16ms/counter_reg_n_0_[12]
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clockdiv16ms/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.810    clockdiv16ms/counter0_carry__1_n_4
    SLICE_X47Y32         FDRE                                         r  clockdiv16ms/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.826     1.953    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  clockdiv16ms/counter_reg[12]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.105     1.546    clockdiv16ms/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.560     1.443    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  clockdiv16ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clockdiv16ms/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.704    clockdiv16ms/counter_reg_n_0_[20]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clockdiv16ms/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    clockdiv16ms/counter0_carry__3_n_4
    SLICE_X47Y34         FDRE                                         r  clockdiv16ms/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.828     1.955    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  clockdiv16ms/counter_reg[20]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.105     1.548    clockdiv16ms/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  clockdiv16ms/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clockdiv16ms/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.700    clockdiv16ms/counter_reg_n_0_[4]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clockdiv16ms/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.808    clockdiv16ms/counter0_carry_n_4
    SLICE_X47Y30         FDRE                                         r  clockdiv16ms/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.824     1.951    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  clockdiv16ms/counter_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.105     1.544    clockdiv16ms/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.557     1.440    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  clockdiv16ms/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clockdiv16ms/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.701    clockdiv16ms/counter_reg_n_0_[8]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clockdiv16ms/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.809    clockdiv16ms/counter0_carry__0_n_4
    SLICE_X47Y31         FDRE                                         r  clockdiv16ms/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.825     1.952    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  clockdiv16ms/counter_reg[8]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.105     1.545    clockdiv16ms/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.560     1.443    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  clockdiv16ms/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clockdiv16ms/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.704    clockdiv16ms/counter_reg_n_0_[24]
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clockdiv16ms/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.812    clockdiv16ms/counter0_carry__4_n_4
    SLICE_X47Y35         FDRE                                         r  clockdiv16ms/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.829     1.956    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  clockdiv16ms/counter_reg[24]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.105     1.548    clockdiv16ms/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FB/clockdiv/slowClk3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv/slowClk3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.561     1.444    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  FB/clockdiv/slowClk3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  FB/clockdiv/slowClk3_reg/Q
                         net (fo=2, routed)           0.170     1.756    FB/clockdiv/slowClk3_reg_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  FB/clockdiv/slowClk3_i_1/O
                         net (fo=1, routed)           0.000     1.801    FB/clockdiv/slowClk3_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  FB/clockdiv/slowClk3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     1.957    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  FB/clockdiv/slowClk3_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.091     1.535    FB/clockdiv/slowClk3_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y39   FB/clockdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   FB/clockdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   FB/clockdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   FB/clockdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   FB/clockdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   FB/clockdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   FB/clockdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   FB/clockdiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   FB/clockdiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   FB/clockdiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   FB/clockdiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   FB/clockdiv/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   FB/clockdiv/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   FB/clockdiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   FB/clockdiv/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   FB/clockdiv/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   FB/clockdiv/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   FB/clockdiv/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   FB/clockdiv/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   FB/clockdiv2/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   FB/clockdiv2/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   FB/clockdiv2/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   FB/clockdiv2/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   a/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   a/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   a/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   a/slowClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y32   clockdiv16ms/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y32   clockdiv16ms/counter_reg[11]/C



