-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=16;

ADDRESS_RADIX=BIN;
DATA_RADIX=BIN;

CONTENT BEGIN
0000		:	0110011001011010101010110100000110
0001		:	0100010010110010100000000000000110
0010		:	0010001101010011010110101100000110
0011		:	1000001000100011001111011100000110
0100		:	0100000100011011001101011000000110
0101		:	0001101110110010010111101100000010
0110		:	0001010001001011000000000100000010
0111		:	0101110111111010000110000000000010
1000		:	1000010010000001100000111000000010
1001		:	0100101100000010110101100100000010
1010		:	1001100110110010100100011100000010
1011		:	0101011111101011100001100100000010
1100		:	0101000100011001111110001100001010
1101		:	1000110010011011010111001000001010
1110		:	0100010000111011101100011100001010

1111  :   0;
END;
