5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param6.1.vcd -o param6.1.cdd -v param6.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param6.1.v 1 21 1
2 1 9 1f001f 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 2 9 19001d 1 32 8 0 0 SIZE0
2 3 9 19001f 1 6 20208 1 2 32 34 100eaa faa faa faa faa faa faa faa
2 4 9 130017 1 32 8 0 0 SIZE0
2 5 9 d0011 1 32 8 0 0 SIZE1
2 6 9 d0017 2 6 20208 4 5 32 34 21caa faa faa faa faa faa faa faa
2 7 9 b0020 2 24 208 3 6 b
2 8 9 70007 0 1 400 0 0 a
2 9 9 70020 2 35 f00a 7 8
1 SIZE0 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 SIZE1 0 80000 1 0 31 0 32 33 4 0 0 0 0 0 0 0
1 b 6 30017 1 0 3 0 4 33 aa
1 a 7 30017 1 0 1 0 2 33 a
4 9 9 9
3 1 main.$u0 "main.$u0" param6.1.v 0 19 1
