#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 15 14:16:34 2019
# Process ID: 5700
# Current directory: /home/student/workspace/tancoeff/tancoeff
# Command line: vivado
# Log file: /home/student/workspace/tancoeff/tancoeff/vivado.log
# Journal file: /home/student/workspace/tancoeff/tancoeff/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/student/workspace/tancoeff_vivado/tancoeff_vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/student/workspace/tancoeff_vivado/tancoeff_vivado.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_slave_control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_master_gmem0.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_s_output_V_V.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_fifo.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {/home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_slave_control.v /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_master_gmem0.v /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_s_output_V_V.v /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_fifo.v}
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_control_s_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_gmem0_m_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_popcntdata.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_popcnt.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_mux_164_1024_1_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_mux_164_11_1_1.v] -no_script -reset -force -quiet
remove_files  {/home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc.v /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_control_s_axi.v /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_gmem0_m_axi.v /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_popcntdata.v /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_popcnt.v /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_mux_164_1024_1_1.v /home/student/workspace/tancoeff/tancoeff/syn/verilog/tancalc_tancalc_mux_164_11_1_1.v}
delete_bd_objs [get_bd_nets tancalc_tancalc_0_output_line_7_V_V_din] [get_bd_nets Net1] [get_bd_nets tancalc_tancalc_0_output_line_1_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_3_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_5_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_9_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_11_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_13_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_15_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_6_V_V_din] [get_bd_nets Net] [get_bd_nets tancalc_tancalc_0_output_line_0_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_2_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_4_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_8_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_10_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_12_V_V_din] [get_bd_nets tancalc_tancalc_0_output_line_14_V_V_din] [get_bd_cells tancalc_tancalc_0]
delete_bd_objs [get_bd_cells fifo_0]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/student/workspace/fifo/fifo/fifo/impl/verilog/fifo.v] -no_script -reset -force -quiet
remove_files  /home/student/workspace/fifo/fifo/fifo/impl/verilog/fifo.v
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff_vivado/tancoeff_vivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/student/workspace/tancoeff_vivado/tancoeff_vivado.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
add_files -norecurse {/home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_tancalc_gmem0_m_axi.v /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_tancalc_mux_164_1024_1_1.v /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_popcnt.v /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_popcntdata.v /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_tancalc.v /home/student/workspace/fifo/fifo/fifo/impl/verilog/fifo.v /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_tancalc_control_s_axi.v /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_tancalc_mux_164_11_1_1.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference fifo fifo_0
create_bd_cell -type module -reference tancalc_tancalc tancalc_tancalc_0
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_slave_control.v /home/student/workspace/tancoeff/tancoeff/sim/verilog/tancalc_tancalc.autotb.v /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_master_gmem0.v /home/student/workspace/tancoeff/tancoeff/sim/verilog/glbl.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/glbl.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/student/workspace/tancoeff/tancoeff/sim/verilog/glbl.v
delete_bd_objs [get_bd_cells fifo_0]
save_bd_design
launch_simulation
source apatb_tancalc_top.tcl
run 10 ms
close_sim
launch_simulation
source apatb_tancalc_top.tcl
close_sim
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_slave_control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_master_gmem0.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {/home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_slave_control.v /home/student/workspace/tancoeff/tancoeff/sim/verilog/AESL_axi_master_gmem0.v}
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/sim/verilog/tancalc_tancalc.autotb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/student/workspace/tancoeff/tancoeff/sim/verilog/tancalc_tancalc.autotb.v
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1
endgroup
delete_bd_objs [get_bd_cells axi_vip_1]
set_property -dict [list CONFIG.PROTOCOL.VALUE_SRC PROPAGATED CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.HAS_BURST.VALUE_SRC USER] [get_bd_cells axi_vip_0]
set_property -dict [list CONFIG.READ_WRITE_MODE {WRITE_ONLY} CONFIG.ADDR_WIDTH {64} CONFIG.DATA_WIDTH {512}] [get_bd_cells axi_vip_0]
set_property location {3.5 1034 100} [get_bd_cells axi_vip_0]
set_property location {2 1043 99} [get_bd_cells axi_vip_0]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/S_AXI] [get_bd_intf_pins tancalc_tancalc_0/m_axi_gmem0]
delete_bd_objs [get_bd_intf_nets tancalc_tancalc_0_m_axi_gmem0] [get_bd_cells axi_vip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.DATA_WIDTH {512} CONFIG.SINGLE_PORT_BRAM {0} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins tancalc_tancalc_0/m_axi_gmem0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_0
endgroup
delete_bd_objs [get_bd_cells lmb_bram_if_cntlr_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {3 1138 105} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.RD_ADDR_CHNG_A {false} CONFIG.RD_ADDR_CHNG_B {false} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
set_property location {2.5 1120 16} [get_bd_cells blk_mem_gen_0]
set_property location {3 1127 12} [get_bd_cells blk_mem_gen_0]
save_bd_design
export_ip_user_files -of_objects  [get_files /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_tancalc.v] -no_script -reset -force -quiet
remove_files  /home/student/workspace/tancoeff/tancoeff/impl/verilog/tancalc_tancalc.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
