
*** Running vivado
    with args -log microblaze_arm_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source microblaze_arm_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source microblaze_arm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.953 ; gain = 56.602 ; free physical = 1099 ; free virtual = 2756
Command: link_design -top microblaze_arm_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/microblaze_arm_axi_smc_2.dcp' for cell 'microblaze_arm_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_timer_0_6/microblaze_arm_axi_timer_0_6.dcp' for cell 'microblaze_arm_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.dcp' for cell 'microblaze_arm_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.dcp' for cell 'microblaze_arm_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_processing_system7_0_5/microblaze_arm_processing_system7_0_5.dcp' for cell 'microblaze_arm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3.dcp' for cell 'microblaze_arm_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_xbar_7/microblaze_arm_xbar_7.dcp' for cell 'microblaze_arm_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_auto_pc_0/microblaze_arm_auto_pc_0.dcp' for cell 'microblaze_arm_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_bram_if_cntlr_5/microblaze_arm_dlmb_bram_if_cntlr_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_v10_5/microblaze_arm_dlmb_v10_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_bram_if_cntlr_5/microblaze_arm_ilmb_bram_if_cntlr_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_v10_5/microblaze_arm_ilmb_v10_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_lmb_bram_5/microblaze_arm_lmb_bram_5.dcp' for cell 'microblaze_arm_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_processing_system7_0_5/microblaze_arm_processing_system7_0_5.xdc] for cell 'microblaze_arm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_processing_system7_0_5/microblaze_arm_processing_system7_0_5.xdc] for cell 'microblaze_arm_i/processing_system7_0/inst'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xdc] for cell 'microblaze_arm_i/microblaze_0/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xdc] for cell 'microblaze_arm_i/microblaze_0/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.xdc] for cell 'microblaze_arm_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.xdc:50]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2148.559 ; gain = 500.578 ; free physical = 293 ; free virtual = 1968
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_mdm_1_5/microblaze_arm_mdm_1_5.xdc] for cell 'microblaze_arm_i/mdm_1/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3_board.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3_board.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_rst_ps7_0_50M_3/microblaze_arm_rst_ps7_0_50M_3.xdc] for cell 'microblaze_arm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0_board.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0_board.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_smc_2/bd_0/ip/ip_1/bd_5a27_psr_aclk_0.xdc] for cell 'microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_timer_0_6/microblaze_arm_axi_timer_0_6.xdc] for cell 'microblaze_arm_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_axi_timer_0_6/microblaze_arm_axi_timer_0_6.xdc] for cell 'microblaze_arm_i/axi_timer_0/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_v10_5/microblaze_arm_dlmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_dlmb_v10_5/microblaze_arm_dlmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_v10_5/microblaze_arm_ilmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_ilmb_v10_5/microblaze_arm_ilmb_v10_5.xdc] for cell 'microblaze_arm_i/microblaze_0_local_memory/ilmb_v10/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_arm_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 337 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 243 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:20 . Memory (MB): peak = 2326.645 ; gain = 1084.691 ; free physical = 298 ; free virtual = 1990
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 293 ; free virtual = 1986

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d70fd73d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 271 ; free virtual = 1963

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 79 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e82f4705

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 292 ; free virtual = 1984
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 17 load pin(s).
Phase 2 Constant propagation | Checksum: 10400ed99

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 292 ; free virtual = 1984
INFO: [Opt 31-389] Phase Constant propagation created 166 cells and removed 1003 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11502bd69

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 293 ; free virtual = 1985
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2094 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11502bd69

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 292 ; free virtual = 1985
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ae476e8d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 291 ; free virtual = 1984
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ae476e8d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 291 ; free virtual = 1983
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 291 ; free virtual = 1983
Ending Logic Optimization Task | Checksum: 1ae476e8d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2326.645 ; gain = 0.000 ; free physical = 291 ; free virtual = 1983

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.736 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 15 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: 19e16bc5b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2528.172 ; gain = 0.000 ; free physical = 346 ; free virtual = 1974
Ending Power Optimization Task | Checksum: 19e16bc5b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.172 ; gain = 201.527 ; free physical = 364 ; free virtual = 1993

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16c76c17c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2528.172 ; gain = 0.000 ; free physical = 372 ; free virtual = 2001
Ending Final Cleanup Task | Checksum: 16c76c17c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2528.172 ; gain = 0.000 ; free physical = 372 ; free virtual = 2001
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 2528.172 ; gain = 201.527 ; free physical = 372 ; free virtual = 2001
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2528.172 ; gain = 0.000 ; free physical = 358 ; free virtual = 1990
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2528.172 ; gain = 0.000 ; free physical = 364 ; free virtual = 1998
INFO: [runtcl-4] Executing : report_drc -file microblaze_arm_wrapper_drc_opted.rpt -pb microblaze_arm_wrapper_drc_opted.pb -rpx microblaze_arm_wrapper_drc_opted.rpx
Command: report_drc -file microblaze_arm_wrapper_drc_opted.rpt -pb microblaze_arm_wrapper_drc_opted.pb -rpx microblaze_arm_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 356 ; free virtual = 1991
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8c0b91a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 356 ; free virtual = 1991
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 358 ; free virtual = 1994

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c981a2ae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 337 ; free virtual = 1973

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 129aed597

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 305 ; free virtual = 1943

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 129aed597

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 305 ; free virtual = 1943
Phase 1 Placer Initialization | Checksum: 129aed597

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 305 ; free virtual = 1943

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173b728e6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 293 ; free virtual = 1931

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT/D[0] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/mem_cache_hit_block/MUXCY_I/Using_FPGA.Native_1[0] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/mem_cache_hit_block/MUXCY_I/Using_FPGA.Native_i_29 could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT/D[0] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT/D[0] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT/D[0] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Not_Using_TLBS.instr_Addr_1_reg[0][2] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native_i_1__108 could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Instr_Addr[0][2] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Instr_Addr[27]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Not_Using_TLBS.instr_Addr_1_reg[0][3] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Instr_Addr[0][3] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Instr_Addr[26]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Not_Using_TLBS.instr_Addr_1_reg[0][11] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native_i_4__10 could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Not_Using_TLBS.instr_Addr_1_reg[0][5] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native_i_10__7 could not be replicated
INFO: [Physopt 32-117] Net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Instr_Addr[0][5] could not be optimized because driver microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Instr_Addr[24]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 280 ; free virtual = 1920

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e8d02c02

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 282 ; free virtual = 1921
Phase 2 Global Placement | Checksum: b99728b2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 287 ; free virtual = 1927

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b99728b2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 288 ; free virtual = 1927

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127bcf47b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 282 ; free virtual = 1922

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d2e63a60

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 282 ; free virtual = 1922

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a4003de6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 282 ; free virtual = 1922

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a4003de6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 282 ; free virtual = 1922

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ba7926b3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 282 ; free virtual = 1922

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 97725f3b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 272 ; free virtual = 1913

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1252ddc69

Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 273 ; free virtual = 1913

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b4754049

Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 273 ; free virtual = 1913

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1b41e8859

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 273 ; free virtual = 1913
Phase 3 Detail Placement | Checksum: 1b41e8859

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 273 ; free virtual = 1913

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d86e462b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d86e462b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 279 ; free virtual = 1920
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.567. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 8b5024ca

Time (s): cpu = 00:01:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 279 ; free virtual = 1920
Phase 4.1 Post Commit Optimization | Checksum: 8b5024ca

Time (s): cpu = 00:01:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 280 ; free virtual = 1920

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8b5024ca

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 280 ; free virtual = 1920

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8b5024ca

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 280 ; free virtual = 1920

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b34387ff

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 280 ; free virtual = 1920
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b34387ff

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 280 ; free virtual = 1920
Ending Placer Task | Checksum: 4713b536

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 298 ; free virtual = 1938
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 298 ; free virtual = 1938
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 263 ; free virtual = 1930
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 288 ; free virtual = 1937
INFO: [runtcl-4] Executing : report_io -file microblaze_arm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 276 ; free virtual = 1925
INFO: [runtcl-4] Executing : report_utilization -file microblaze_arm_wrapper_utilization_placed.rpt -pb microblaze_arm_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 286 ; free virtual = 1935
INFO: [runtcl-4] Executing : report_control_sets -verbose -file microblaze_arm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 285 ; free virtual = 1934
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1799b648 ConstDB: 0 ShapeSum: 2f79feee RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15aa53ba6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 149 ; free virtual = 1799
Post Restoration Checksum: NetGraph: 689908b0 NumContArr: f20c32f6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15aa53ba6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 149 ; free virtual = 1799

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15aa53ba6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 133 ; free virtual = 1784

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15aa53ba6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 133 ; free virtual = 1784
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a09bdb0f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 117 ; free virtual = 1768
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.689  | TNS=0.000  | WHS=-0.206 | THS=-432.428|

Phase 2 Router Initialization | Checksum: 210d1effc

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 113 ; free virtual = 1763

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18952c27d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 190 ; free virtual = 1755

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2213
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.027 | TNS=-0.027 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e0ae7e48

Time (s): cpu = 00:02:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 160 ; free virtual = 1747

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.159  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 246f4cfef

Time (s): cpu = 00:03:05 ; elapsed = 00:01:34 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749
Phase 4 Rip-up And Reroute | Checksum: 246f4cfef

Time (s): cpu = 00:03:05 ; elapsed = 00:01:34 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d2b964eb

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d2b964eb

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d2b964eb

Time (s): cpu = 00:03:07 ; elapsed = 00:01:35 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749
Phase 5 Delay and Skew Optimization | Checksum: 1d2b964eb

Time (s): cpu = 00:03:07 ; elapsed = 00:01:35 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a5f2e113

Time (s): cpu = 00:03:10 ; elapsed = 00:01:36 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b6eac153

Time (s): cpu = 00:03:10 ; elapsed = 00:01:36 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749
Phase 6 Post Hold Fix | Checksum: 1b6eac153

Time (s): cpu = 00:03:10 ; elapsed = 00:01:36 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.96174 %
  Global Horizontal Routing Utilization  = 4.96366 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2069686fa

Time (s): cpu = 00:03:10 ; elapsed = 00:01:36 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2069686fa

Time (s): cpu = 00:03:10 ; elapsed = 00:01:36 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 162 ; free virtual = 1749

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f80a4b97

Time (s): cpu = 00:03:12 ; elapsed = 00:01:37 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 160 ; free virtual = 1747

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.274  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f80a4b97

Time (s): cpu = 00:03:12 ; elapsed = 00:01:38 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 160 ; free virtual = 1747
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:12 ; elapsed = 00:01:38 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 187 ; free virtual = 1774

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 187 ; free virtual = 1774
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 146 ; free virtual = 1765
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.176 ; gain = 0.000 ; free physical = 173 ; free virtual = 1770
INFO: [runtcl-4] Executing : report_drc -file microblaze_arm_wrapper_drc_routed.rpt -pb microblaze_arm_wrapper_drc_routed.pb -rpx microblaze_arm_wrapper_drc_routed.rpx
Command: report_drc -file microblaze_arm_wrapper_drc_routed.rpt -pb microblaze_arm_wrapper_drc_routed.pb -rpx microblaze_arm_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2537.180 ; gain = 1.004 ; free physical = 156 ; free virtual = 1753
INFO: [runtcl-4] Executing : report_methodology -file microblaze_arm_wrapper_methodology_drc_routed.rpt -pb microblaze_arm_wrapper_methodology_drc_routed.pb -rpx microblaze_arm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microblaze_arm_wrapper_methodology_drc_routed.rpt -pb microblaze_arm_wrapper_methodology_drc_routed.pb -rpx microblaze_arm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze_opt/hw_arm_microblaze.runs/impl_1/microblaze_arm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2537.180 ; gain = 0.000 ; free physical = 128 ; free virtual = 1685
INFO: [runtcl-4] Executing : report_power -file microblaze_arm_wrapper_power_routed.rpt -pb microblaze_arm_wrapper_power_summary_routed.pb -rpx microblaze_arm_wrapper_power_routed.rpx
Command: report_power -file microblaze_arm_wrapper_power_routed.rpt -pb microblaze_arm_wrapper_power_summary_routed.pb -rpx microblaze_arm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2547.223 ; gain = 10.043 ; free physical = 136 ; free virtual = 1674
INFO: [runtcl-4] Executing : report_route_status -file microblaze_arm_wrapper_route_status.rpt -pb microblaze_arm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file microblaze_arm_wrapper_timing_summary_routed.rpt -pb microblaze_arm_wrapper_timing_summary_routed.pb -rpx microblaze_arm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file microblaze_arm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file microblaze_arm_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file microblaze_arm_wrapper_bus_skew_routed.rpt -pb microblaze_arm_wrapper_bus_skew_routed.pb -rpx microblaze_arm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force microblaze_arm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microblaze_arm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2893.527 ; gain = 346.305 ; free physical = 458 ; free virtual = 1653
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 01:43:10 2018...
