# MicroPackets

Real Time High Level Synthesis in Dynamically Reconfigurable VLSI Processors. More descriptions,results on research project will arrive later.

For now feel free to run and check generator.py, stage1.py, stage2.py. Comments and print statements should help to understand implementation


