# The following VHDL files were created as part of coursework for Digital Logic Design at UVA.
# Each learning activity is a part of the CPU with LA7 being the CPU being put together.
# These files should not be used to cheat on the Learning activities in class and are instead shared for community purpose.
