Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 17:13:55 2020
| Host         : LAPTOP-2Q3PR42D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_DDS_control_sets_placed.rpt
| Design       : UART_DDS
| Device       : xc7s15
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      5 |            1 |
|      9 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------+---------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+------------------+---------------------+------------------+----------------+
|  daclk_OBUF_BUFG | DAC_Sync_i_1_n_0 |                     |                1 |              1 |
|  daclk_OBUF_BUFG | dadata_i_1_n_0   |                     |                1 |              1 |
|  daclk_OBUF_BUFG |                  |                     |                2 |              5 |
| ~daclk_OBUF_BUFG |                  | rom_addr[8]_i_2_n_0 |                3 |              9 |
+------------------+------------------+---------------------+------------------+----------------+


