
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -129.03

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.61

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.61

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.95    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _1498_/A (INV_X1)
    67  456.35    0.67    0.69    3.69 ^ _1498_/ZN (INV_X1)
                                         _0000_ (net)
                  2.61    2.10    5.79 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  5.79   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          3.45    3.45   library removal time
                                  3.45   data required time
-----------------------------------------------------------------------------
                                  3.45   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


Startpoint: stage_rf_wr_addr.internal_data[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_addr.internal_data[15]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/CK (DFF_X1)
     2    1.30    0.01    0.08    0.08 ^ stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/Q (DFF_X1)
                                         rf_wr_addr_wb[0] (net)
                  0.01    0.00    0.08 ^ _2012_/B (MUX2_X1)
     1    1.27    0.01    0.03    0.12 ^ _2012_/Z (MUX2_X1)
                                         _0393_ (net)
                  0.01    0.00    0.12 ^ stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.95    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _1498_/A (INV_X1)
    67  456.35    0.67    0.69    3.69 ^ _1498_/ZN (INV_X1)
                                         _0000_ (net)
                  2.61    2.10    5.79 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  5.79   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.57   14.43   library recovery time
                                 14.43   data required time
-----------------------------------------------------------------------------
                                 14.43   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                  8.64   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
   659 1886.68    0.00    0.00    3.00 v stall (in)
                                         stall (net)
                 11.30    9.24   12.24 v _1508_/S (MUX2_X1)
     1    2.67    0.41    3.19   15.44 v _1508_/Z (MUX2_X1)
                                         _0698_ (net)
                  0.41    0.00   15.44 v _1509_/A2 (AND2_X1)
     1    2.47    0.02    0.13   15.57 v _1509_/ZN (AND2_X1)
                                         _0099_ (net)
                  0.02    0.00   15.57 v stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/D (DFFR_X1)
                                 15.57   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.05   14.95   library setup time
                                 14.95   data required time
-----------------------------------------------------------------------------
                                 14.95   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.95    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _1498_/A (INV_X1)
    67  456.35    0.67    0.69    3.69 ^ _1498_/ZN (INV_X1)
                                         _0000_ (net)
                  2.61    2.10    5.79 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  5.79   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.57   14.43   library recovery time
                                 14.43   data required time
-----------------------------------------------------------------------------
                                 14.43   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                  8.64   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
   659 1886.68    0.00    0.00    3.00 v stall (in)
                                         stall (net)
                 11.30    9.24   12.24 v _1508_/S (MUX2_X1)
     1    2.67    0.41    3.19   15.44 v _1508_/Z (MUX2_X1)
                                         _0698_ (net)
                  0.41    0.00   15.44 v _1509_/A2 (AND2_X1)
     1    2.47    0.02    0.13   15.57 v _1509_/ZN (AND2_X1)
                                         _0099_ (net)
                  0.02    0.00   15.57 v stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/D (DFFR_X1)
                                 15.57   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[3]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.05   14.95   library setup time
                                 14.95   data required time
-----------------------------------------------------------------------------
                                 14.95   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.72e-04   2.78e-04   5.49e-05   6.05e-04  66.3%
Combinational          2.68e-04   1.40e-05   2.56e-05   3.07e-04  33.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.39e-04   2.92e-04   8.05e-05   9.12e-04 100.0%
                          59.1%      32.0%       8.8%
