

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_215_1'
================================================================
* Date:           Tue Feb  8 15:34:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_1  |       11|       11|        11|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%den_norm_170 = alloca i32 1"   --->   Operation 15 'alloca' 'den_norm_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%den_norm_271 = alloca i32 1"   --->   Operation 16 'alloca' 'den_norm_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%den_norm_2_019 = alloca i32 1"   --->   Operation 17 'alloca' 'den_norm_2_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%den_norm_1_020 = alloca i32 1"   --->   Operation 18 'alloca' 'den_norm_1_020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%normalizer_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %normalizer"   --->   Operation 19 'read' 'normalizer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 20 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_4 = load i2 %i" [../src/ban.cpp:215]   --->   Operation 23 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.44ns)   --->   "%icmp_ln215 = icmp_eq  i2 %i_4, i2 3" [../src/ban.cpp:215]   --->   Operation 25 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %.split7, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit.exitStub" [../src/ban.cpp:215]   --->   Operation 27 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i_4, i5 0" [../src/ban.cpp:216]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln216 = add i7 %shl_ln, i7 32" [../src/ban.cpp:216]   --->   Operation 29 'add' 'add_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln216_1 = add i7 %shl_ln, i7 63" [../src/ban.cpp:216]   --->   Operation 30 'add' 'add_ln216_1' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%zext_ln216 = zext i7 %add_ln216" [../src/ban.cpp:216]   --->   Operation 31 'zext' 'zext_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%zext_ln216_1 = zext i7 %add_ln216" [../src/ban.cpp:216]   --->   Operation 32 'zext' 'zext_ln216_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i7 %add_ln216_1" [../src/ban.cpp:216]   --->   Operation 33 'zext' 'zext_ln216_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%add_ln216_2 = add i8 %zext_ln216_2, i8 1" [../src/ban.cpp:216]   --->   Operation 34 'add' 'add_ln216_2' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%zext_ln216_3 = zext i8 %add_ln216_2" [../src/ban.cpp:216]   --->   Operation 35 'zext' 'zext_ln216_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%shl_ln216 = shl i128 1, i128 %zext_ln216_3" [../src/ban.cpp:216]   --->   Operation 36 'shl' 'shl_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln216_2, i32 7" [../src/ban.cpp:216]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%select_ln216 = select i1 %tmp, i128 0, i128 %shl_ln216" [../src/ban.cpp:216]   --->   Operation 38 'select' 'select_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%shl_ln216_1 = shl i97 1, i97 %zext_ln216_1" [../src/ban.cpp:216]   --->   Operation 39 'shl' 'shl_ln216_1' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln216)   --->   "%zext_ln216_4 = zext i97 %shl_ln216_1" [../src/ban.cpp:216]   --->   Operation 40 'zext' 'zext_ln216_4' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln216 = sub i128 %select_ln216, i128 %zext_ln216_4" [../src/ban.cpp:216]   --->   Operation 41 'sub' 'sub_ln216' <Predicate = (!icmp_ln215)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%and_ln216 = and i128 %sub_ln216, i128 %p_read" [../src/ban.cpp:216]   --->   Operation 42 'and' 'and_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%lshr_ln216 = lshr i128 %and_ln216, i128 %zext_ln216" [../src/ban.cpp:216]   --->   Operation 43 'lshr' 'lshr_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln216)   --->   "%trunc_ln216 = trunc i128 %lshr_ln216" [../src/ban.cpp:216]   --->   Operation 44 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.51ns) (out node of the LUT)   --->   "%xor_ln216 = xor i32 %trunc_ln216, i32 2147483648" [../src/ban.cpp:216]   --->   Operation 45 'xor' 'xor_ln216' <Predicate = (!icmp_ln215)> <Delay = 1.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.44ns)   --->   "%icmp_ln216 = icmp_eq  i2 %i_4, i2 1" [../src/ban.cpp:216]   --->   Operation 46 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.54ns)   --->   "%add_ln215 = add i2 %i_4, i2 1" [../src/ban.cpp:215]   --->   Operation 47 'add' 'add_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln215 = store i2 %add_ln215, i2 %i" [../src/ban.cpp:215]   --->   Operation 48 'store' 'store_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %xor_ln216" [../src/ban.cpp:216]   --->   Operation 49 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [9/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 50 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 51 [8/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 51 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 52 [7/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 52 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 53 [6/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 53 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 54 [5/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 54 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 55 [4/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 55 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 56 [3/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 56 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 57 [2/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 57 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 58 [1/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216, i32 %normalizer_read" [../src/ban.cpp:216]   --->   Operation 58 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%den_norm_170_load = load i32 %den_norm_170"   --->   Operation 73 'load' 'den_norm_170_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%den_norm_271_load = load i32 %den_norm_271"   --->   Operation 74 'load' 'den_norm_271_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%den_norm_2_019_load = load i32 %den_norm_2_019"   --->   Operation 75 'load' 'den_norm_2_019_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%den_norm_1_020_load = load i32 %den_norm_1_020"   --->   Operation 76 'load' 'den_norm_1_020_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_1_020_out, i32 %den_norm_1_020_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_2_019_out, i32 %den_norm_2_019_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_271_out, i32 %den_norm_271_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %den_norm_170_out, i32 %den_norm_170_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%den_norm_170_load_1 = load i32 %den_norm_170" [../src/ban.cpp:216]   --->   Operation 59 'load' 'den_norm_170_load_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%den_norm_271_load_1 = load i32 %den_norm_271" [../src/ban.cpp:216]   --->   Operation 60 'load' 'den_norm_271_load_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%den_norm_2_019_load_1 = load i32 %den_norm_2_019" [../src/ban.cpp:216]   --->   Operation 61 'load' 'den_norm_2_019_load_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%den_norm_1_020_load_1 = load i32 %den_norm_1_020" [../src/ban.cpp:216]   --->   Operation 62 'load' 'den_norm_1_020_load_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/ban.cpp:215]   --->   Operation 63 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.44ns)   --->   "%select_ln216_1 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_1_020_load_1" [../src/ban.cpp:216]   --->   Operation 64 'select' 'select_ln216_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln216_2 = select i1 %icmp_ln216, i32 %den_norm_2_019_load_1, i32 %den_norm_2" [../src/ban.cpp:216]   --->   Operation 65 'select' 'select_ln216_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.44ns)   --->   "%select_ln216_3 = select i1 %icmp_ln216, i32 %den_norm_271_load_1, i32 %den_norm_2" [../src/ban.cpp:216]   --->   Operation 66 'select' 'select_ln216_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln216_4 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_170_load_1" [../src/ban.cpp:216]   --->   Operation 67 'select' 'select_ln216_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_1, i32 %den_norm_1_020" [../src/ban.cpp:216]   --->   Operation 68 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_2, i32 %den_norm_2_019" [../src/ban.cpp:216]   --->   Operation 69 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_3, i32 %den_norm_271" [../src/ban.cpp:216]   --->   Operation 70 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_4, i32 %den_norm_170" [../src/ban.cpp:216]   --->   Operation 71 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.64ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:215) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln216_1', ../src/ban.cpp:216) [30]  (0.773 ns)
	'add' operation ('add_ln216_2', ../src/ban.cpp:216) [34]  (0.773 ns)
	'shl' operation ('shl_ln216', ../src/ban.cpp:216) [36]  (0 ns)
	'select' operation ('select_ln216', ../src/ban.cpp:216) [38]  (0 ns)
	'sub' operation ('sub_ln216', ../src/ban.cpp:216) [41]  (1.58 ns)
	'and' operation ('and_ln216', ../src/ban.cpp:216) [42]  (0 ns)
	'lshr' operation ('lshr_ln216', ../src/ban.cpp:216) [43]  (0 ns)
	'xor' operation ('xor_ln216', ../src/ban.cpp:216) [45]  (1.52 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [47]  (7.06 ns)

 <State 11>: 0.449ns
The critical path consists of the following:
	'load' operation ('den_norm_1_020_load_1', ../src/ban.cpp:216) on local variable 'den_norm_1_020' [26]  (0 ns)
	'select' operation ('select_ln216_1', ../src/ban.cpp:216) [49]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
