Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\work\my_rtl\lemonlite\training\pwm_ctrl\nios2e.qsys --block-symbol-file --output-directory=C:\work\my_rtl\lemonlite\training\pwm_ctrl\nios2e --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading pwm_ctrl/nios2e.qsys
Progress: Reading input file
Progress: Adding DECODE0 [altera_avalon_pio 22.1]
Progress: Parameterizing module DECODE0
Progress: Adding PERIOD0 [altera_avalon_pio 22.1]
Progress: Parameterizing module PERIOD0
Progress: Adding PUSH [altera_avalon_pio 22.1]
Progress: Parameterizing module PUSH
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 22.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2e.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2e.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\my_rtl\lemonlite\training\pwm_ctrl\nios2e.qsys --synthesis=VERILOG --output-directory=C:\work\my_rtl\lemonlite\training\pwm_ctrl\nios2e\synthesis --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading pwm_ctrl/nios2e.qsys
Progress: Reading input file
Progress: Adding DECODE0 [altera_avalon_pio 22.1]
Progress: Parameterizing module DECODE0
Progress: Adding PERIOD0 [altera_avalon_pio 22.1]
Progress: Parameterizing module PERIOD0
Progress: Adding PUSH [altera_avalon_pio 22.1]
Progress: Parameterizing module PUSH
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 22.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2e.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2e.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: nios2e: Generating nios2e "nios2e" for QUARTUS_SYNTH
Info: DECODE0: Starting RTL generation for module 'nios2e_DECODE0'
Info: DECODE0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_DECODE0 --dir=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0002_DECODE0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0002_DECODE0_gen//nios2e_DECODE0_component_configuration.pl  --do_build_sim=0  ]
Info: DECODE0: Done RTL generation for module 'nios2e_DECODE0'
Info: DECODE0: "nios2e" instantiated altera_avalon_pio "DECODE0"
Info: PUSH: Starting RTL generation for module 'nios2e_PUSH'
Info: PUSH:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_PUSH --dir=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0003_PUSH_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0003_PUSH_gen//nios2e_PUSH_component_configuration.pl  --do_build_sim=0  ]
Info: PUSH: Done RTL generation for module 'nios2e_PUSH'
Info: PUSH: "nios2e" instantiated altera_avalon_pio "PUSH"
Info: jtag_uart_0: Starting RTL generation for module 'nios2e_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_jtag_uart_0 --dir=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0004_jtag_uart_0_gen//nios2e_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios2e_jtag_uart_0'
Info: jtag_uart_0: "nios2e" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "nios2e" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "nios2e" instantiated altera_onchip_flash "onchip_flash_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios2e_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_onchip_memory2_0 --dir=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0006_onchip_memory2_0_gen//nios2e_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios2e_onchip_memory2_0'
Info: onchip_memory2_0: "nios2e" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2e" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2e" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2e" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2e_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios2e_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt9550_1538540073647924624.dir/0009_cpu_gen//nios2e_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.07.12 11:29:01 (*) Starting Nios II generation
Info: cpu: # 2023.07.12 11:29:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.07.12 11:29:01 (*)   Creating all objects for CPU
Info: cpu: # 2023.07.12 11:29:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.07.12 11:29:01 (*)   Creating plain-text RTL
Info: cpu: # 2023.07.12 11:29:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2e_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/work/my_rtl/lemonlite/training/pwm_ctrl/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/work/my_rtl/lemonlite/training/pwm_ctrl/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/work/my_rtl/lemonlite/training/pwm_ctrl/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2e: Done "nios2e" with 30 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
