read -sv run_verilog_mid/adder_32b_9_99_5872d62ec8d1773132911756c1f4344a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_99_5872d62ec8d1773132911756c1f4344a_yosys.v
