
t
Command: %s
53*	vivadotcl2L
8synth_design -top backlitLCD_v1_0 -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
Å
,redeclaration of ansi port %s is not allowed2611*oasys2
db2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
4522default:default8@Z8-2611
Å
,redeclaration of ansi port %s is not allowed2611*oasys2
en2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
4572default:default8@Z8-2611
Å
,redeclaration of ansi port %s is not allowed2611*oasys2
rs2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
4572default:default8@Z8-2611
Å
,redeclaration of ansi port %s is not allowed2611*oasys2
rw2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
4572default:default8@Z8-2611
ó
%s*synth2á
sStarting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 869.922 ; gain = 165.770
2default:default
Ô
synthesizing module '%s'638*oasys2#
backlitLCD_v1_02default:default2|
f/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0.v2default:default2
42default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
¸
synthesizing module '%s'638*oasys2)
backlitLCD_v1_0_S_AXI2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
42default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_LSB bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
2default:default
˘
synthesizing module '%s'638*oasys2$
backlitLCDnibble2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
4312default:default8@Z8-638
F
%s*synth27
#	Parameter IDLE bound to: 4'b0000 
2default:default
F
%s*synth27
#	Parameter INIT bound to: 4'b0001 
2default:default
H
%s*synth29
%	Parameter INIT_1 bound to: 4'b0010 
2default:default
N
%s*synth2?
+	Parameter LOWER_NIBBLE bound to: 4'b0100 
2default:default
N
%s*synth2?
+	Parameter UPPER_NIBBLE bound to: 4'b0110 
2default:default
L
%s*synth2=
)	Parameter LOWER_INIT bound to: 4'b0101 
2default:default
N
%s*synth2?
+	Parameter LOWER_INIT_1 bound to: 4'b1000 
2default:default
F
%s*synth27
#	Parameter DONE bound to: 4'b1111 
2default:default
Û
synthesizing module '%s'638*oasys2

potVoltage2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
5792default:default8@Z8-638
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2

potVoltage2default:default2
12default:default2
12default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
5792default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2$
backlitLCDnibble2default:default2
22default:default2
12default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
4312default:default8@Z8-256
ˇ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
22default:default2

axi_awaddr2default:default2
32default:default2$
backlitLCDnibble2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
4192default:default8@Z8-689
÷
default block is never used226*oasys2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
2322default:default8@Z8-226
÷
default block is never used226*oasys2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
3792default:default8@Z8-226
∑
%done synthesizing module '%s' (%s#%s)256*oasys2)
backlitLCD_v1_0_S_AXI2default:default2
32default:default2
12default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
42default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2#
backlitLCD_v1_02default:default2
42default:default2
12default:default2|
f/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0.v2default:default2
42default:default8@Z8-256
ó
%s*synth2á
sFinished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 891.938 ; gain = 187.785
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 901.934 ; gain = 197.781
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 901.934 ; gain = 197.781
2default:default
î
merging register '%s' into '%s'3619*oasys2
rw_reg2default:default2
rs_reg2default:default2Ç
l/usr9/research/chsegal/Documents/ECE153A/Artix7/managedIP/ip_repo/backlitLCD_1.0/hdl/backlitLCD_v1_0_S_AXI.v2default:default2
5102default:default8@Z8-4471
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 5     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
;
%s*synth2,
Module backlitLCD_v1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module potVoltage 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
<
%s*synth2-
Module backlitLCDnibble 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
A
%s*synth22
Module backlitLCD_v1_0_S_AXI 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
§
Loading clock regions from %s
13*device2m
Y/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
•
Loading clock buffers from %s
11*device2n
Z/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
¢
&Loading clock placement rules from %s
318*place2b
N/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
†
)Loading package pin functions from %s...
17*device2^
J/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
°
Loading package from %s
16*device2p
\/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
ï
Loading io standards from %s
15*device2_
K/ece/Xilinx/2014.1/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
°
+Loading device configuration modes from %s
14*device2]
I/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[17] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[16] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[15] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[14] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[13] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[12] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[11] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[10] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[9] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[8] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[7] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[6] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[5] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[1] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[0] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[1] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[0] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[17] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[16] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[15] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[14] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[13] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[12] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[11] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[10] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[9] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[8] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[7] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[6] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\backlitLCD_v1_0_S_AXI_inst/myLCD/counter_reg[5] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[1] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_awaddr_reg[0] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[1] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\backlitLCD_v1_0_S_AXI_inst/axi_araddr_reg[0] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_awaddr[1]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_awaddr[0]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_awprot[2]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_awprot[1]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_awprot[0]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_araddr[1]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_araddr[0]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_arprot[2]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_arprot[1]2default:defaultZ8-3331
Ñ
!design %s has unconnected port %s3331*oasys2#
backlitLCD_v1_02default:default2#
s_axi_arprot[0]2default:defaultZ8-3331
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1148.426 ; gain = 444.273
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
©
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2A
-\backlitLCD_v1_0_S_AXI_inst/axi_rresp_reg[1] 2default:defaultZ8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2A
-\backlitLCD_v1_0_S_AXI_inst/axi_bresp_reg[1] 2default:defaultZ8-3333
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
db_reg__0i_52default:default2#
backlitLCD_v1_02default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
db_reg__0i_62default:default2#
backlitLCD_v1_02default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
db_reg__0i_72default:default2#
backlitLCD_v1_02default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2A
-\backlitLCD_v1_0_S_AXI_inst/axi_bresp_reg[1] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2A
-\backlitLCD_v1_0_S_AXI_inst/axi_bresp_reg[0] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2A
-\backlitLCD_v1_0_S_AXI_inst/axi_rresp_reg[1] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2A
-\backlitLCD_v1_0_S_AXI_inst/axi_rresp_reg[0] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
‹
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2W
C\backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[11] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
€
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[3] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
€
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2V
B\backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[2] 2default:default2#
backlitLCD_v1_02default:defaultZ8-3332
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
ÿ
%s*synth2»
≥+----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
Ÿ
%s*synth2…
¥|Module Name     | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
ÿ
%s*synth2»
≥+----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
Ÿ
%s*synth2…
¥|backlitLCD_v1_0 | backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/eightBits_reg[0]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
2default:default
Ÿ
%s*synth2…
¥|backlitLCD_v1_0 | backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/randNumber_reg[18] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ÿ
%s*synth2…
¥|backlitLCD_v1_0 | backlitLCD_v1_0_S_AXI_inst/myLCD/potentiometer/eightBits_reg[6]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ÿ
%s*synth2…
¥+----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |BUFG   |     1|
2default:default
;
%s*synth2,
|2     |CARRY4 |     2|
2default:default
;
%s*synth2,
|3     |INV    |     1|
2default:default
;
%s*synth2,
|4     |LUT1   |     7|
2default:default
;
%s*synth2,
|5     |LUT2   |     5|
2default:default
;
%s*synth2,
|6     |LUT3   |     7|
2default:default
;
%s*synth2,
|7     |LUT4   |    28|
2default:default
;
%s*synth2,
|8     |LUT5   |     6|
2default:default
;
%s*synth2,
|9     |LUT6   |    36|
2default:default
;
%s*synth2,
|10    |SRL16E |     4|
2default:default
;
%s*synth2,
|11    |FDRE   |   214|
2default:default
;
%s*synth2,
|12    |IBUF   |    47|
2default:default
;
%s*synth2,
|13    |OBUF   |    45|
2default:default
;
%s*synth2,
|14    |OBUFT  |     4|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
h
%s*synth2Y
E+------+-----------------------------+----------------------+------+
2default:default
h
%s*synth2Y
E|      |Instance                     |Module                |Cells |
2default:default
h
%s*synth2Y
E+------+-----------------------------+----------------------+------+
2default:default
h
%s*synth2Y
E|1     |top                          |                      |   407|
2default:default
h
%s*synth2Y
E|2     |  backlitLCD_v1_0_S_AXI_inst |backlitLCD_v1_0_S_AXI |   308|
2default:default
h
%s*synth2Y
E|3     |    myLCD                    |backlitLCDnibble      |    80|
2default:default
h
%s*synth2Y
E|4     |      potentiometer          |potVoltage            |    26|
2default:default
h
%s*synth2Y
E+------+-----------------------------+----------------------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 59 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1179.480 ; gain = 475.328
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
472default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
ñ
!Unisim Transformation Summary:
%s111*project2Z
F  A total of 1 instances were transformed.
  INV => LUT1: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
212default:default2
592default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:302default:default2
00:00:422default:default2
1179.5082default:default2
369.4382default:defaultZ17-268
Ç
vreport_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1179.508 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Oct 13 14:29:40 20142default:defaultZ17-206