--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 331126 paths analyzed, 37768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.915ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000079 (SLICE_X51Y188.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000079 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_subfp/blk00000079
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_run
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X16Y118.G2     net (fanout=4)        3.207   tfm_inst/CalculateVirCompensated_mux1
    SLICE_X16Y118.Y      Tilo                  0.195   N3134
                                                       tfm_inst/subfpce19_SW1
    SLICE_X33Y156.G3     net (fanout=1)        1.890   N4416
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y188.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y188.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000f2
                                                       tfm_inst/inst_subfp/blk00000079
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (1.476ns logic, 8.439ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000079 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000079
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y101.YQ     Tcko                  0.340   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X50Y94.G4      net (fanout=683)      0.988   tfm_inst/CalculateTa_mux
    SLICE_X50Y94.Y       Tilo                  0.195   tfm_inst/divfpond33_SW0
                                                       tfm_inst/subfpa<10>29_SW0_f5_SW0
    SLICE_X33Y156.G1     net (fanout=49)       3.679   N6251
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y188.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y188.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000f2
                                                       tfm_inst/inst_subfp/blk00000079
    -------------------------------------------------  ---------------------------
    Total                                      9.485ns (1.476ns logic, 8.009ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000079 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to tfm_inst/inst_subfp/blk00000079
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.XQ      Tcko                  0.360   tfm_inst/CalculatePixOS_mux1
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X50Y94.G3      net (fanout=5)        0.473   tfm_inst/CalculatePixOS_mux1
    SLICE_X50Y94.Y       Tilo                  0.195   tfm_inst/divfpond33_SW0
                                                       tfm_inst/subfpa<10>29_SW0_f5_SW0
    SLICE_X33Y156.G1     net (fanout=49)       3.679   N6251
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y188.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y188.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000f2
                                                       tfm_inst/inst_subfp/blk00000079
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (1.496ns logic, 7.494ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000061 (SLICE_X51Y189.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000061 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_subfp/blk00000061
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_run
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X16Y118.G2     net (fanout=4)        3.207   tfm_inst/CalculateVirCompensated_mux1
    SLICE_X16Y118.Y      Tilo                  0.195   N3134
                                                       tfm_inst/subfpce19_SW1
    SLICE_X33Y156.G3     net (fanout=1)        1.890   N4416
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y189.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y189.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000d9
                                                       tfm_inst/inst_subfp/blk00000061
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (1.476ns logic, 8.439ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000061 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000061
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y101.YQ     Tcko                  0.340   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X50Y94.G4      net (fanout=683)      0.988   tfm_inst/CalculateTa_mux
    SLICE_X50Y94.Y       Tilo                  0.195   tfm_inst/divfpond33_SW0
                                                       tfm_inst/subfpa<10>29_SW0_f5_SW0
    SLICE_X33Y156.G1     net (fanout=49)       3.679   N6251
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y189.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y189.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000d9
                                                       tfm_inst/inst_subfp/blk00000061
    -------------------------------------------------  ---------------------------
    Total                                      9.485ns (1.476ns logic, 8.009ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000061 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to tfm_inst/inst_subfp/blk00000061
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.XQ      Tcko                  0.360   tfm_inst/CalculatePixOS_mux1
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X50Y94.G3      net (fanout=5)        0.473   tfm_inst/CalculatePixOS_mux1
    SLICE_X50Y94.Y       Tilo                  0.195   tfm_inst/divfpond33_SW0
                                                       tfm_inst/subfpa<10>29_SW0_f5_SW0
    SLICE_X33Y156.G1     net (fanout=49)       3.679   N6251
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y189.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y189.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000d9
                                                       tfm_inst/inst_subfp/blk00000061
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (1.496ns logic, 7.494ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000060 (SLICE_X51Y189.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000060 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_subfp/blk00000060
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_run
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X16Y118.G2     net (fanout=4)        3.207   tfm_inst/CalculateVirCompensated_mux1
    SLICE_X16Y118.Y      Tilo                  0.195   N3134
                                                       tfm_inst/subfpce19_SW1
    SLICE_X33Y156.G3     net (fanout=1)        1.890   N4416
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y189.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y189.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000d9
                                                       tfm_inst/inst_subfp/blk00000060
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (1.476ns logic, 8.439ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000060 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000060
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y101.YQ     Tcko                  0.340   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X50Y94.G4      net (fanout=683)      0.988   tfm_inst/CalculateTa_mux
    SLICE_X50Y94.Y       Tilo                  0.195   tfm_inst/divfpond33_SW0
                                                       tfm_inst/subfpa<10>29_SW0_f5_SW0
    SLICE_X33Y156.G1     net (fanout=49)       3.679   N6251
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y189.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y189.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000d9
                                                       tfm_inst/inst_subfp/blk00000060
    -------------------------------------------------  ---------------------------
    Total                                      9.485ns (1.476ns logic, 8.009ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000060 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to tfm_inst/inst_subfp/blk00000060
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.XQ      Tcko                  0.360   tfm_inst/CalculatePixOS_mux1
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X50Y94.G3      net (fanout=5)        0.473   tfm_inst/CalculatePixOS_mux1
    SLICE_X50Y94.Y       Tilo                  0.195   tfm_inst/divfpond33_SW0
                                                       tfm_inst/subfpa<10>29_SW0_f5_SW0
    SLICE_X33Y156.G1     net (fanout=49)       3.679   N6251
    SLICE_X33Y156.Y      Tilo                  0.194   tfm_inst/subfpce29
                                                       tfm_inst/subfpce29_SW0_f5
    SLICE_X33Y157.F2     net (fanout=2)        0.345   N4760
    SLICE_X33Y157.X      Tilo                  0.194   tfm_inst/subfpce
                                                       tfm_inst/subfpce29
    SLICE_X51Y189.CE     net (fanout=422)      2.997   tfm_inst/subfpce
    SLICE_X51Y189.CLK    Tceck                 0.553   tfm_inst/inst_subfp/sig000000d9
                                                       tfm_inst/inst_subfp/blk00000060
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (1.496ns logic, 7.494ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1 (RAMB16_X2Y11.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_2 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.911 - 0.952)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_2 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.YQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<3>
                                                       tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_2
    RAMB16_X2Y11.DIA2    net (fanout=2)        0.335   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<2>
    RAMB16_X2Y11.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1 (RAMB16_X2Y11.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_6 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.911 - 0.955)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_6 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y90.YQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<7>
                                                       tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_6
    RAMB16_X2Y11.DIA6    net (fanout=2)        0.335   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<6>
    RAMB16_X2Y11.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated1
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/mem_extrktaparam_1 (RAMB16_X6Y12.DIA27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/o_dia_27 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/mem_extrktaparam_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.882 - 0.959)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/o_dia_27 to tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/mem_extrktaparam_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y100.XQ     Tcko                  0.313   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/o_dia<27>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/o_dia_27
    RAMB16_X6Y12.DIA27   net (fanout=2)        0.314   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/o_dia<27>
    RAMB16_X6Y12.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/mem_extrktaparam_1
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/mem_extrktaparam_1
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.009ns logic, 0.314ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X4Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 331126 paths, 0 nets, and 64797 connections

Design statistics:
   Minimum period:   9.915ns{1}   (Maximum frequency: 100.857MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 10 15:42:03 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 722 MB



