Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1ad8bb0b8d824be6a8328d7f045864af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'wdata_addr' [D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/multi_CPU.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'rdata_addr' [D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/multi_CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'set_addr' [D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/multi_CPU.v:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.multi_CPU
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
