#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 24 16:24:47 2022
# Process ID: 12544
# Current directory: C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21464 C:\Digital electronics 1\kubuv_repozitar\digital-electronics-1\labs\project\project_morse\project_morse.xpr
# Log file: C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/vivado.log
# Journal file: C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse\vivado.jou
# Running On: LAPTOP-2256P69N, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17054 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.820 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top hex_7seg [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter'
ERROR: [VRFC 10-719] formal port/generic <g_max> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:44]
ERROR: [VRFC 10-719] formal port/generic <clk> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:48]
ERROR: [VRFC 10-3353] formal port 'ce_o' has no actual or default value [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:42]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.820 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.820 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top shift_register [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter'
ERROR: [VRFC 10-719] formal port/generic <g_max> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:44]
ERROR: [VRFC 10-719] formal port/generic <clk> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:48]
ERROR: [VRFC 10-3353] formal port 'ce_o' has no actual or default value [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:42]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter'
ERROR: [VRFC 10-719] formal port/generic <g_max> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:44]
ERROR: [VRFC 10-719] formal port/generic <clk> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:48]
ERROR: [VRFC 10-3353] formal port 'ce_o' has no actual or default value [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:42]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top counter [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter'
ERROR: [VRFC 10-719] formal port/generic <g_max> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:44]
ERROR: [VRFC 10-719] formal port/generic <clk> is not declared in <counter> [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:48]
ERROR: [VRFC 10-3353] formal port 'ce_o' has no actual or default value [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:42]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top shift_register [current_fileset]
update_compile_order -fileset sources_1
set_property top shift_register [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shift_register'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shift_register_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_register_behav xil_defaultlib.shift_register -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_register_behav xil_defaultlib.shift_register -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register
Built simulation snapshot shift_register_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_register_behav -key {Behavioral:sim_1:Functional:shift_register} -tclbatch {shift_register.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shift_register.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200000000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_register_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000000 ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1384.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200000000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000000 ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse {{C:/Digital electronics 1/Morse-code-receiver-ie-converter-ofMorse-code-to-characters-numbers/design/clock_enable.vhdl}}
update_compile_order -fileset sources_1
set_property top clock_enable [current_fileset]
update_compile_order -fileset sources_1
set_property top clock_enable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch Behavioral [get_filesets sim_1]
set_property top_file {C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/clock_enable.vhd} [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'clock_enable'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'clock_enable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clock_enable_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_behav xil_defaultlib.clock_enable -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_behav xil_defaultlib.clock_enable -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable
Built simulation snapshot clock_enable_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Digital electronics 1/kubuv_repozitar/digital-electronics-1/labs/project/project_morse/project_morse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_enable_behav -key {Behavioral:sim_1:Functional:clock_enable} -tclbatch {clock_enable.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source clock_enable.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200000000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_enable_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000000 ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 17:11:48 2022...
