-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity posit_comp_add_posit_add_32u_2u_VivadoWrapper_s is
port (
    ap_ready : OUT STD_LOGIC;
    in1 : IN STD_LOGIC_VECTOR (37 downto 0);
    in2 : IN STD_LOGIC_VECTOR (37 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (39 downto 0) );
end;


architecture behav of posit_comp_add_posit_add_32u_2u_VivadoWrapper_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_164_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln_fu_174_p5 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_33_fu_192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_200_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1528_1_fu_210_p5 : STD_LOGIC_VECTOR (37 downto 0);
    signal subExpOp2_V_fu_246_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal opt1_V_12_fu_256_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_V_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_8_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal control_V_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal opt0_V_8_fu_234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal opt1_V_fu_222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lessSignificantSignificand_V_fu_242_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal mostSignificantSignificand_V_fu_230_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal select_ln422_2_fu_306_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln422_3_fu_314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln422_4_fu_322_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal shiftValue_V_fu_338_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shift_weights_will_zero_V_fu_352_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_s_fu_344_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_36_fu_374_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal shift_high_V_fu_388_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_37_fu_398_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln312_fu_384_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln978_fu_406_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_10_fu_410_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal shifted_out_V_fu_426_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shifted_V_fu_416_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_38_fu_436_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal shift_high_V_2_fu_450_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_39_fu_464_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln312_2_fu_446_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln978_3_fu_472_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_11_fu_476_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal shifted_out_V_4_fu_492_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shifted_V_4_fu_482_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal val_V_119_fu_460_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_40_fu_502_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln978_4_fu_512_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_12_fu_516_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_9_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln359_fu_536_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal shifted_V_5_fu_522_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1049_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shifted_out_V_6_fu_532_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_V_120_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_V_118_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_31_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1528_7_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1528_6_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_4_fu_544_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln422_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_1_fu_298_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal shiftedTop_V_fu_576_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_Result_42_fu_598_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_41_fu_590_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal addRes_V_fu_606_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal usefulRes_V_fu_620_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal guards_V_fu_586_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ext_fu_632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_44_fu_624_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln359_15_fu_640_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_33_fu_648_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal upper_V_fu_654_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lower_V_fu_664_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln359_16_fu_674_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal comp_V_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_45_fu_682_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_34_fu_690_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal upper_V_4_fu_698_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal lower_V_8_fu_708_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln359_17_fu_718_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal comp_V_8_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_46_fu_726_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_35_fu_734_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal upper_V_5_fu_742_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lower_V_9_fu_752_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln359_18_fu_762_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal comp_V_9_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_47_fu_770_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_36_fu_778_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal val_V_121_fu_786_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lower_V_10_fu_796_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal select_ln359_19_fu_806_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal comp_V_10_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_48_fu_814_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_37_fu_822_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_53_fu_830_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lower_V_11_fu_844_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_43_fu_612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_49_fu_848_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal top_is_leading_V_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal opt1_V_13_fu_856_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1529_fu_886_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1529_fu_878_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln1529_1_fu_900_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1529_1_fu_890_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_32_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_39_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_50_fu_864_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ret_41_fu_930_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1526_fu_926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1528_fu_942_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ret_38_fu_894_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_51_fu_906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_40_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_42_fu_948_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_936_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_956_p4 : STD_LOGIC_VECTOR (27 downto 0);


begin



    addRes_V_fu_606_p2 <= std_logic_vector(unsigned(p_Result_42_fu_598_p3) + unsigned(p_Result_41_fu_590_p3));
    and_ln1528_1_fu_210_p5 <= (((tmp_33_fu_192_p3 & ap_const_lv8_0) & tmp_1_fu_200_p4) & ap_const_lv27_0);
    and_ln_fu_174_p5 <= (((tmp_fu_156_p3 & ap_const_lv8_0) & tmp_s_fu_164_p4) & ap_const_lv27_0);
    ap_ready <= ap_const_logic_1;
    ap_return <= (((((p_Result_51_fu_906_p3 & ret_40_fu_920_p2) & ret_42_fu_948_p3) & p_Val2_s_fu_936_p2) & p_Result_43_fu_612_p3) & tmp_58_fu_956_p4);
    comp_V_10_fu_800_p2 <= "1" when (val_V_121_fu_786_p4 = ap_const_lv2_0) else "0";
    comp_V_8_fu_712_p2 <= "1" when (upper_V_4_fu_698_p4 = ap_const_lv8_0) else "0";
    comp_V_9_fu_756_p2 <= "1" when (upper_V_5_fu_742_p4 = ap_const_lv4_0) else "0";
    comp_V_fu_668_p2 <= "1" when (upper_V_fu_654_p4 = ap_const_lv16_0) else "0";
    control_V_fu_284_p2 <= (ret_fu_278_p2 or r_fu_186_p2);
    ext_fu_632_p3 <= addRes_V_fu_606_p2(29 downto 29);
    guards_V_fu_586_p1 <= res_4_fu_544_p3(2 - 1 downto 0);
    icmp_ln1049_fu_368_p2 <= "0" when (p_Result_s_fu_344_p3 = ap_const_lv31_0) else "1";
    lessSignificantSignificand_V_fu_242_p1 <= in1(29 - 1 downto 0);
    lower_V_10_fu_796_p1 <= ret_36_fu_778_p3(29 - 1 downto 0);
    lower_V_11_fu_844_p1 <= ret_37_fu_822_p3(30 - 1 downto 0);
    lower_V_8_fu_708_p1 <= ret_34_fu_690_p3(23 - 1 downto 0);
    lower_V_9_fu_752_p1 <= ret_35_fu_734_p3(27 - 1 downto 0);
    lower_V_fu_664_p1 <= ret_33_fu_648_p2(15 - 1 downto 0);
    mostSignificantSignificand_V_fu_230_p1 <= in2(29 - 1 downto 0);
    opt0_V_8_fu_234_p3 <= in1(28 downto 28);
    opt1_V_12_fu_256_p4 <= in2(36 downto 29);
    opt1_V_13_fu_856_p3 <= 
        ret_37_fu_822_p3 when (tmp_53_fu_830_p3(0) = '1') else 
        p_Result_49_fu_848_p3;
    opt1_V_fu_222_p3 <= in2(28 downto 28);
    or_ln1528_6_fu_558_p2 <= (val_V_120_fu_496_p2 or shifted_out_V_6_fu_532_p1);
    or_ln1528_7_fu_564_p2 <= (val_V_118_fu_430_p2 or ret_31_fu_552_p2);
    or_ln1528_fu_942_p2 <= (in2 or in1);
    p_Result_36_fu_374_p4 <= ((res_fu_330_p3 & select_ln422_4_fu_322_p3) & ap_const_lv26_0);
    p_Result_37_fu_398_p3 <= (shift_high_V_fu_388_p4 & ap_const_lv3_0);
    p_Result_38_fu_436_p4 <= ((res_fu_330_p3 & shifted_V_fu_416_p4) & ap_const_lv6_0);
    p_Result_39_fu_464_p3 <= (shift_high_V_2_fu_450_p4 & ap_const_lv1_0);
    p_Result_40_fu_502_p4 <= ((res_fu_330_p3 & shifted_V_4_fu_482_p4) & ap_const_lv1_0);
    p_Result_41_fu_590_p3 <= (select_ln422_fu_290_p3 & select_ln422_1_fu_298_p3);
    p_Result_42_fu_598_p3 <= (res_fu_330_p3 & shiftedTop_V_fu_576_p4);
    p_Result_43_fu_612_p3 <= addRes_V_fu_606_p2(29 downto 29);
    p_Result_44_fu_624_p3 <= (usefulRes_V_fu_620_p1 & guards_V_fu_586_p1);
    p_Result_45_fu_682_p3 <= (lower_V_fu_664_p1 & select_ln359_16_fu_674_p3);
    p_Result_46_fu_726_p3 <= (lower_V_8_fu_708_p1 & select_ln359_17_fu_718_p3);
    p_Result_47_fu_770_p3 <= (lower_V_9_fu_752_p1 & select_ln359_18_fu_762_p3);
    p_Result_48_fu_814_p3 <= (lower_V_10_fu_796_p1 & select_ln359_19_fu_806_p3);
    p_Result_49_fu_848_p3 <= (lower_V_11_fu_844_p1 & p_Result_43_fu_612_p3);
    p_Result_50_fu_864_p6 <= ((((comp_V_fu_668_p2 & comp_V_8_fu_712_p2) & comp_V_9_fu_756_p2) & comp_V_10_fu_800_p2) & top_is_leading_V_fu_838_p2);
    p_Result_51_fu_906_p3 <= xor_ln1529_1_fu_900_p2(2 downto 2);
    p_Result_s_fu_344_p3 <= (select_ln422_4_fu_322_p3 & ap_const_lv2_0);
    p_Val2_s_fu_936_p2 <= std_logic_vector(unsigned(ret_41_fu_930_p2) - unsigned(zext_ln1526_fu_926_p1));
    r_10_fu_410_p2 <= std_logic_vector(shift_right(unsigned(sext_ln312_fu_384_p1),to_integer(unsigned('0' & zext_ln978_fu_406_p1(31-1 downto 0)))));
    r_11_fu_476_p2 <= std_logic_vector(shift_right(unsigned(sext_ln312_2_fu_446_p1),to_integer(unsigned('0' & zext_ln978_3_fu_472_p1(31-1 downto 0)))));
    r_12_fu_516_p2 <= std_logic_vector(shift_right(unsigned(p_Result_40_fu_502_p4),to_integer(unsigned('0' & zext_ln978_4_fu_512_p1(31-1 downto 0)))));
    r_8_fu_266_p2 <= "0" when (and_ln1528_1_fu_210_p5 = ap_const_lv38_0) else "1";
    r_9_fu_362_p2 <= "0" when (shift_weights_will_zero_V_fu_352_p4 = ap_const_lv3_0) else "1";
    r_fu_186_p2 <= "1" when (and_ln_fu_174_p5 = ap_const_lv38_0) else "0";
    res_4_fu_544_p3 <= 
        select_ln359_fu_536_p3 when (r_9_fu_362_p2(0) = '1') else 
        shifted_V_5_fu_522_p4;
    res_fu_330_p3 <= 
        opt1_V_fu_222_p3 when (control_V_fu_284_p2(0) = '1') else 
        opt0_V_8_fu_234_p3;
    ret_31_fu_552_p2 <= (r_9_fu_362_p2 and icmp_ln1049_fu_368_p2);
    ret_32_fu_570_p2 <= (or_ln1528_7_fu_564_p2 or or_ln1528_6_fu_558_p2);
    ret_33_fu_648_p2 <= (select_ln359_15_fu_640_p3 xor p_Result_44_fu_624_p3);
    ret_34_fu_690_p3 <= 
        p_Result_45_fu_682_p3 when (comp_V_fu_668_p2(0) = '1') else 
        ret_33_fu_648_p2;
    ret_35_fu_734_p3 <= 
        p_Result_46_fu_726_p3 when (comp_V_8_fu_712_p2(0) = '1') else 
        ret_34_fu_690_p3;
    ret_36_fu_778_p3 <= 
        p_Result_47_fu_770_p3 when (comp_V_9_fu_756_p2(0) = '1') else 
        ret_35_fu_734_p3;
    ret_37_fu_822_p3 <= 
        p_Result_48_fu_814_p3 when (comp_V_10_fu_800_p2(0) = '1') else 
        ret_36_fu_778_p3;
    ret_38_fu_894_p2 <= (select_ln359_15_fu_640_p3 xor opt1_V_13_fu_856_p3);
    ret_39_fu_914_p2 <= "0" when (trunc_ln1529_1_fu_890_p1 = select_ln359_19_fu_806_p3) else "1";
    ret_40_fu_920_p2 <= (ret_39_fu_914_p2 or ret_32_fu_570_p2);
    ret_41_fu_930_p2 <= std_logic_vector(unsigned(select_ln422_2_fu_306_p3) + unsigned(ap_const_lv8_1));
    ret_42_fu_948_p3 <= or_ln1528_fu_942_p2(37 downto 37);
    ret_fu_278_p2 <= (val_V_fu_272_p2 and r_8_fu_266_p2);
    select_ln1529_fu_878_p3 <= 
        ap_const_lv3_7 when (ext_fu_632_p3(0) = '1') else 
        ap_const_lv3_0;
    select_ln359_15_fu_640_p3 <= 
        ap_const_lv31_7FFFFFFF when (ext_fu_632_p3(0) = '1') else 
        ap_const_lv31_0;
    select_ln359_16_fu_674_p3 <= 
        ap_const_lv16_FFFF when (ext_fu_632_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln359_17_fu_718_p3 <= 
        ap_const_lv8_FF when (ext_fu_632_p3(0) = '1') else 
        ap_const_lv8_0;
    select_ln359_18_fu_762_p3 <= 
        ap_const_lv4_F when (ext_fu_632_p3(0) = '1') else 
        ap_const_lv4_0;
    select_ln359_19_fu_806_p3 <= 
        ap_const_lv2_3 when (ext_fu_632_p3(0) = '1') else 
        ap_const_lv2_0;
    select_ln359_fu_536_p3 <= 
        ap_const_lv31_7FFFFFFF when (res_fu_330_p3(0) = '1') else 
        ap_const_lv31_0;
    select_ln422_1_fu_298_p3 <= 
        lessSignificantSignificand_V_fu_242_p1 when (control_V_fu_284_p2(0) = '1') else 
        mostSignificantSignificand_V_fu_230_p1;
    select_ln422_2_fu_306_p3 <= 
        subExpOp2_V_fu_246_p4 when (control_V_fu_284_p2(0) = '1') else 
        opt1_V_12_fu_256_p4;
    select_ln422_3_fu_314_p3 <= 
        opt1_V_12_fu_256_p4 when (control_V_fu_284_p2(0) = '1') else 
        subExpOp2_V_fu_246_p4;
    select_ln422_4_fu_322_p3 <= 
        mostSignificantSignificand_V_fu_230_p1 when (control_V_fu_284_p2(0) = '1') else 
        lessSignificantSignificand_V_fu_242_p1;
    select_ln422_fu_290_p3 <= 
        opt0_V_8_fu_234_p3 when (control_V_fu_284_p2(0) = '1') else 
        opt1_V_fu_222_p3;
        sext_ln312_2_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_38_fu_436_p4),43));

        sext_ln312_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_36_fu_374_p4),79));

    shiftValue_V_fu_338_p2 <= std_logic_vector(unsigned(select_ln422_2_fu_306_p3) - unsigned(select_ln422_3_fu_314_p3));
    shift_high_V_2_fu_450_p4 <= shiftValue_V_fu_338_p2(2 downto 1);
    shift_high_V_fu_388_p4 <= shiftValue_V_fu_338_p2(4 downto 3);
    shift_weights_will_zero_V_fu_352_p4 <= shiftValue_V_fu_338_p2(7 downto 5);
    shiftedTop_V_fu_576_p4 <= res_4_fu_544_p3(30 downto 2);
    shifted_V_4_fu_482_p4 <= r_11_fu_476_p2(36 downto 6);
    shifted_V_5_fu_522_p4 <= r_12_fu_516_p2(31 downto 1);
    shifted_V_fu_416_p4 <= r_10_fu_410_p2(54 downto 24);
    shifted_out_V_4_fu_492_p1 <= r_11_fu_476_p2(6 - 1 downto 0);
    shifted_out_V_6_fu_532_p1 <= r_12_fu_516_p2(1 - 1 downto 0);
    shifted_out_V_fu_426_p1 <= r_10_fu_410_p2(24 - 1 downto 0);
    subExpOp2_V_fu_246_p4 <= in1(36 downto 29);
    tmp_1_fu_200_p4 <= in1(28 downto 27);
    tmp_33_fu_192_p3 <= in1(37 downto 37);
    tmp_53_fu_830_p3 <= ret_37_fu_822_p3(30 downto 30);
    tmp_58_fu_956_p4 <= ret_38_fu_894_p2(30 downto 3);
    tmp_fu_156_p3 <= in2(37 downto 37);
    tmp_s_fu_164_p4 <= in2(28 downto 27);
    top_is_leading_V_fu_838_p2 <= (tmp_53_fu_830_p3 xor ap_const_lv1_1);
    trunc_ln1529_1_fu_890_p1 <= opt1_V_13_fu_856_p3(2 - 1 downto 0);
    trunc_ln1529_fu_886_p1 <= opt1_V_13_fu_856_p3(3 - 1 downto 0);
    upper_V_4_fu_698_p4 <= ret_34_fu_690_p3(30 downto 23);
    upper_V_5_fu_742_p4 <= ret_35_fu_734_p3(30 downto 27);
    upper_V_fu_654_p4 <= ret_33_fu_648_p2(30 downto 15);
    usefulRes_V_fu_620_p1 <= addRes_V_fu_606_p2(29 - 1 downto 0);
    val_V_118_fu_430_p2 <= "0" when (shifted_out_V_fu_426_p1 = ap_const_lv24_0) else "1";
    val_V_119_fu_460_p1 <= shiftValue_V_fu_338_p2(1 - 1 downto 0);
    val_V_120_fu_496_p2 <= "0" when (shifted_out_V_4_fu_492_p1 = ap_const_lv6_0) else "1";
    val_V_121_fu_786_p4 <= ret_36_fu_778_p3(30 downto 29);
    val_V_fu_272_p2 <= "1" when (signed(subExpOp2_V_fu_246_p4) > signed(opt1_V_12_fu_256_p4)) else "0";
    xor_ln1529_1_fu_900_p2 <= (trunc_ln1529_fu_886_p1 xor select_ln1529_fu_878_p3);
    zext_ln1526_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_50_fu_864_p6),8));
    zext_ln978_3_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_39_fu_464_p3),43));
    zext_ln978_4_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_119_fu_460_p1),33));
    zext_ln978_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_37_fu_398_p3),79));
end behav;
