------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 8.189
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.588
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.258
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.502
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 9.602
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 18.270
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.604
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 1.146
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.824
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.680
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 8.637
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.246
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.569
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 10.292
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 18.445
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.494
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 1.069
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.787
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.623
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.295
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 12.841
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.139
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.157
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 13.062
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 19.430
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.303
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.500
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.491
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.599
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 14.120
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.093
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.125
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 14.480
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 19.673
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.193
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.410
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.420
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.599
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
