Timing Analyzer report for uk101
Thu Aug 29 12:40:07 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.047   ; 25.61 MHz ; 0.000 ; 19.523  ; 50.00      ; 41        ; 21          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 34.13 MHz  ; 34.13 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 99.06 MHz  ; 99.06 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 145.75 MHz ; 145.75 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.946 ; -6.946        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.887 ; -1.710        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 6.145  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.085 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.444 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.543 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.192 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.295 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.719 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.934 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.706   ; 0.000         ;
; clk                                             ; 9.858   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.222  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.668 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -6.946 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.037     ; 7.850      ;
; -6.944 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.037     ; 7.848      ;
; -6.898 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.037     ; 7.802      ;
; -6.862 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.036     ; 7.767      ;
; -6.860 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.037     ; 7.764      ;
; -6.570 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.036     ; 7.475      ;
; -3.220 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.036     ; 4.125      ;
; -2.162 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.036     ; 3.067      ;
; 28.952 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.429      ; 10.525     ;
; 29.282 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.426      ; 10.192     ;
; 29.449 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.429      ; 10.028     ;
; 29.480 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.429      ; 9.997      ;
; 29.690 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.426      ; 9.784      ;
; 30.036 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.426      ; 9.438      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.316      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.845 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.119      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 33.849 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 5.115      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.084     ; 4.695      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.411 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.557      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.579 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.389      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.607 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.361      ;
; 34.684 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.283      ;
; 34.726 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.241      ;
; 34.853 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.114      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 3.938      ;
; 35.137 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.830      ;
; 35.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.739      ;
; 35.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.739      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.887 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.229      ; 2.117      ;
; -0.823 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.231      ; 2.055      ;
; -0.823 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.056      ;
; -0.806 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.231      ; 2.038      ;
; -0.801 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.229      ; 2.031      ;
; -0.795 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.231      ; 2.027      ;
; -0.794 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.027      ;
; -0.786 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.231      ; 2.018      ;
; -0.774 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.007      ;
; -0.770 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.003      ;
; -0.769 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.002      ;
; -0.764 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.229      ; 1.994      ;
; -0.763 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.229      ; 1.993      ;
; -0.741 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.231      ; 1.973      ;
; -0.736 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.229      ; 1.966      ;
; -0.732 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.229      ; 1.962      ;
; -0.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.922      ;
; -0.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.922      ;
; -0.691 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.920      ;
; -0.663 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.892      ;
; -0.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.878      ;
; -0.619 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.848      ;
; 8.692  ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.294      ; 11.603     ;
; 8.894  ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 11.418     ;
; 8.934  ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.312      ; 11.379     ;
; 8.954  ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.295      ; 11.342     ;
; 8.973  ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.295      ; 11.323     ;
; 8.979  ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 11.333     ;
; 8.986  ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 11.326     ;
; 9.042  ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 11.270     ;
; 9.061  ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.312      ; 11.252     ;
; 9.121  ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 11.191     ;
; 9.145  ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.295      ; 11.151     ;
; 9.212  ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.312      ; 11.101     ;
; 9.274  ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 11.038     ;
; 9.309  ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.295      ; 10.987     ;
; 9.358  ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.307      ; 10.950     ;
; 9.397  ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 10.915     ;
; 9.496  ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 10.816     ;
; 9.565  ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.307      ; 10.743     ;
; 9.625  ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.307      ; 10.683     ;
; 9.959  ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 10.353     ;
; 10.137 ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 10.175     ;
; 10.757 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.311      ; 9.555      ;
; 10.772 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.515      ;
; 10.774 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.513      ;
; 10.780 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.238      ; 9.506      ;
; 10.829 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.238      ; 9.457      ;
; 10.889 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.399      ;
; 10.891 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.397      ;
; 10.897 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.390      ;
; 10.908 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.380      ;
; 10.910 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.378      ;
; 10.916 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.371      ;
; 10.946 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.341      ;
; 10.965 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.322      ;
; 10.974 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.330      ;
; 10.976 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.328      ;
; 10.982 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.321      ;
; 11.014 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.257      ; 9.291      ;
; 11.016 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.257      ; 9.289      ;
; 11.022 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.282      ;
; 11.031 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.272      ;
; 11.066 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.238      ;
; 11.068 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.236      ;
; 11.071 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.233      ;
; 11.074 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.229      ;
; 11.080 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.208      ;
; 11.082 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.206      ;
; 11.088 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.199      ;
; 11.122 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.182      ;
; 11.123 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.180      ;
; 11.124 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.180      ;
; 11.130 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.173      ;
; 11.137 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.150      ;
; 11.141 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.257      ; 9.164      ;
; 11.143 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.257      ; 9.162      ;
; 11.149 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.155      ;
; 11.179 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.124      ;
; 11.198 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.106      ;
; 11.201 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.103      ;
; 11.203 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.101      ;
; 11.209 ; T65:CPU|DL[3]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.073      ;
; 11.209 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.094      ;
; 11.214 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.237      ; 9.071      ;
; 11.216 ; T65:CPU|DL[3]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.232      ; 9.064      ;
; 11.244 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.044      ;
; 11.246 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.240      ; 9.042      ;
; 11.252 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.035      ;
; 11.258 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 9.045      ;
; 11.292 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.257      ; 9.013      ;
; 11.293 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 9.007      ;
; 11.294 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.257      ; 9.011      ;
; 11.295 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 9.005      ;
; 11.300 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.256      ; 9.004      ;
; 11.301 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 8.986      ;
; 11.301 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.251      ; 8.998      ;
; 11.326 ; T65:CPU|IR[1]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 8.957      ;
; 11.331 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.238      ; 8.955      ;
; 11.332 ; T65:CPU|IR[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.926      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.145 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 13.257     ;
; 6.214 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 13.205     ;
; 6.313 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 13.122     ;
; 6.368 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 13.051     ;
; 6.522 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.595     ; 12.884     ;
; 6.563 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 12.856     ;
; 6.618 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 12.805     ;
; 6.706 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 12.713     ;
; 6.723 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 12.700     ;
; 6.813 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 12.610     ;
; 6.822 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 12.617     ;
; 6.856 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 12.938     ;
; 6.878 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 12.554     ;
; 6.925 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.886     ;
; 6.947 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 12.502     ;
; 7.024 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 12.803     ;
; 7.046 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.536     ; 12.419     ;
; 7.079 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.732     ;
; 7.101 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 12.348     ;
; 7.138 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.546     ; 12.317     ;
; 7.156 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.565     ; 12.280     ;
; 7.222 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 12.572     ;
; 7.242 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 12.552     ;
; 7.252 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.548     ; 12.201     ;
; 7.274 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.537     ;
; 7.289 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 12.130     ;
; 7.291 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.520     ;
; 7.296 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 12.153     ;
; 7.311 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.500     ;
; 7.345 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.548     ; 12.108     ;
; 7.390 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 12.437     ;
; 7.410 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 12.417     ;
; 7.416 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 12.007     ;
; 7.417 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.394     ;
; 7.439 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 12.010     ;
; 7.445 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.366     ;
; 7.465 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.346     ;
; 7.481 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.958     ;
; 7.494 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 11.940     ;
; 7.548 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.565     ; 11.888     ;
; 7.551 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.541     ; 11.909     ;
; 7.561 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.578     ; 11.862     ;
; 7.563 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.550     ; 11.888     ;
; 7.563 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.560     ; 11.878     ;
; 7.609 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 12.185     ;
; 7.617 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.548     ; 11.836     ;
; 7.620 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.857     ;
; 7.626 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.561     ; 11.814     ;
; 7.640 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.171     ;
; 7.660 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.151     ;
; 7.662 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.534     ; 11.805     ;
; 7.665 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.595     ; 11.741     ;
; 7.678 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.133     ;
; 7.717 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.550     ; 11.734     ;
; 7.719 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.774     ;
; 7.722 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.544     ; 11.735     ;
; 7.755 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.684     ;
; 7.774 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.703     ;
; 7.777 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 12.050     ;
; 7.783 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.028     ;
; 7.803 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.008     ;
; 7.815 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.544     ; 11.642     ;
; 7.832 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.979     ;
; 7.836 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 11.636     ;
; 7.851 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.545     ; 11.605     ;
; 7.865 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.546     ; 11.590     ;
; 7.912 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.550     ; 11.539     ;
; 7.934 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 11.538     ;
; 7.953 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.532     ; 11.516     ;
; 7.956 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.545     ; 11.500     ;
; 7.966 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.561     ; 11.474     ;
; 7.968 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.561     ; 11.472     ;
; 7.969 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.508     ;
; 7.987 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.535     ; 11.479     ;
; 8.000 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.811     ;
; 8.022 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 11.427     ;
; 8.027 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.784     ;
; 8.033 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 11.455     ;
; 8.046 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.545     ; 11.410     ;
; 8.055 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 11.417     ;
; 8.055 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.550     ; 11.396     ;
; 8.056 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.427     ;
; 8.062 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.544     ; 11.395     ;
; 8.064 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.544     ; 11.393     ;
; 8.072 ; UK101keyboard:u9|keys[3][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 11.722     ;
; 8.079 ; UK101keyboard:u9|keys[4][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 11.715     ;
; 8.088 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 11.384     ;
; 8.097 ; UK101keyboard:u9|keys[7][5]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 11.697     ;
; 8.112 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.365     ;
; 8.114 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 11.328     ;
; 8.124 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.541     ; 11.336     ;
; 8.141 ; UK101keyboard:u9|keys[3][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.670     ;
; 8.148 ; UK101keyboard:u9|keys[4][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.663     ;
; 8.155 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.344     ;
; 8.155 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.544     ; 11.302     ;
; 8.169 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.544     ; 11.288     ;
; 8.170 ; UK101keyboard:u9|keys[0][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 11.624     ;
; 8.170 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.641     ;
; 8.179 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.545     ; 11.277     ;
; 8.183 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.542     ; 11.276     ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.085 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.049      ; 3.346      ;
; 0.183 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.049      ; 3.444      ;
; 0.453 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.500 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.031      ; 3.743      ;
; 0.560 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.049      ; 3.821      ;
; 0.599 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.031      ; 3.842      ;
; 0.706 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.998      ;
; 0.707 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.999      ;
; 0.724 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.016      ;
; 0.803 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.975      ; 3.778      ;
; 0.874 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.049      ; 4.135      ;
; 0.877 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.170      ;
; 0.939 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.231      ;
; 0.945 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.149      ; 4.326      ;
; 0.956 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.611      ;
; 0.960 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.809      ; 3.769      ;
; 0.960 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.049      ; 4.221      ;
; 0.990 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.045      ; 4.247      ;
; 1.008 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.054      ; 4.274      ;
; 1.027 ; T65:CPU|X[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.954      ; 3.981      ;
; 1.038 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.031      ; 4.281      ;
; 1.047 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.131      ; 4.410      ;
; 1.051 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.344      ;
; 1.051 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.344      ;
; 1.052 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.707      ;
; 1.058 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.131      ; 4.421      ;
; 1.097 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.049      ; 4.358      ;
; 1.108 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.126      ; 4.466      ;
; 1.125 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.048      ; 4.385      ;
; 1.125 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.048      ; 4.385      ;
; 1.125 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.048      ; 4.385      ;
; 1.132 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.045      ; 4.389      ;
; 1.132 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.425      ;
; 1.136 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.430      ;
; 1.139 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.126      ; 4.497      ;
; 1.150 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.050      ; 4.412      ;
; 1.150 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.050      ; 4.412      ;
; 1.150 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.050      ; 4.412      ;
; 1.166 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.458      ;
; 1.182 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.045      ; 4.439      ;
; 1.204 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.131      ; 4.567      ;
; 1.207 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.047      ; 4.466      ;
; 1.208 ; T65:CPU|X[1]                       ; T65:CPU|BusA_r[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.501      ;
; 1.218 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.957      ; 4.175      ;
; 1.227 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.520      ;
; 1.228 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.149      ; 4.609      ;
; 1.237 ; T65:CPU|MCycle[1]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.530      ;
; 1.241 ; T65:CPU|X[3]                       ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.959      ; 4.200      ;
; 1.252 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.126      ; 4.610      ;
; 1.272 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.032      ; 4.516      ;
; 1.272 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.032      ; 4.516      ;
; 1.272 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.032      ; 4.516      ;
; 1.273 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.566      ;
; 1.277 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.570      ;
; 1.278 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.571      ;
; 1.281 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.149      ; 4.662      ;
; 1.301 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.595      ;
; 1.305 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.132      ; 4.669      ;
; 1.306 ; T65:CPU|P[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.955      ; 4.261      ;
; 1.306 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.132      ; 4.670      ;
; 1.311 ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.811      ; 4.122      ;
; 1.313 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.132      ; 4.677      ;
; 1.313 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.132      ; 4.677      ;
; 1.314 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.132      ; 4.678      ;
; 1.323 ; T65:CPU|X[2]                       ; T65:CPU|BusA_r[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.616      ;
; 1.329 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.029      ; 4.570      ;
; 1.337 ; T65:CPU|ABC[6]                     ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.809      ; 4.146      ;
; 1.344 ; T65:CPU|Y[1]                       ; T65:CPU|AD[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.637      ;
; 1.352 ; T65:CPU|Y[5]                       ; T65:CPU|AD[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.645      ;
; 1.365 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.131      ; 4.728      ;
; 1.369 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.663      ;
; 1.376 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 4.167      ;
; 1.378 ; T65:CPU|Write_Data_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.032      ; 4.622      ;
; 1.381 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.054      ; 4.647      ;
; 1.388 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.681      ;
; 1.398 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.691      ;
; 1.399 ; T65:CPU|PC[13]                     ; T65:CPU|PC[13]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.692      ;
; 1.402 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.951      ; 4.353      ;
; 1.405 ; T65:CPU|IR[6]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 1.733      ;
; 1.409 ; T65:CPU|IR[6]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 1.737      ;
; 1.411 ; T65:CPU|X[4]                       ; T65:CPU|BusA_r[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.703      ;
; 1.425 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.729      ;
; 1.438 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.141      ; 4.811      ;
; 1.440 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.048      ; 4.700      ;
; 1.440 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.048      ; 4.700      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.444 ; bufferedUART:UART|rxInPointer[2]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.172      ;
; 0.452 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; serialClkCount[1]                               ; serialClkCount[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.471 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.354      ; 5.099      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.785      ;
; 0.497 ; bufferedUART:UART|rxInPointer[3]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.225      ;
; 0.504 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.798      ;
; 0.504 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.800      ;
; 0.516 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.355      ; 5.145      ;
; 0.516 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.811      ;
; 0.517 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.812      ;
; 0.525 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.821      ;
; 0.530 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.823      ;
; 0.537 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.830      ;
; 0.569 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9~porta_we_reg  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.350      ; 5.193      ;
; 0.601 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a26~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.360      ; 5.235      ;
; 0.627 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.354      ; 5.255      ;
; 0.627 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.919      ;
; 0.649 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.943      ;
; 0.653 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.946      ;
; 0.659 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.951      ;
; 0.661 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.355      ; 5.290      ;
; 0.676 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.417      ;
; 0.678 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9~porta_we_reg  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.350      ; 5.302      ;
; 0.686 ; serialClkCount[15]                              ; serialClkCount[15]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.980      ;
; 0.692 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a26~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.360      ; 5.326      ;
; 0.714 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.008      ;
; 0.714 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.007      ;
; 0.723 ; bufferedUART:UART|rxCurrentByteBuffer[0]        ; bufferedUART:UART|rxBuffer~14                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.017      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.543 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.780 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.792 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.084      ;
; 0.796 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.088      ;
; 0.804 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.096      ;
; 0.812 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.104      ;
; 0.834 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.126      ;
; 0.865 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.157      ;
; 0.882 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.175      ;
; 0.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.281      ;
; 0.991 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.284      ;
; 1.055 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.083 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.375      ;
; 1.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.142 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.145 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.437      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.442      ;
; 1.152 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.153 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.445      ;
; 1.162 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.454      ;
; 1.165 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.457      ;
; 1.173 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.465      ;
; 1.182 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.474      ;
; 1.199 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.491      ;
; 1.200 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.488      ;
; 1.246 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.538      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.276 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.568      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.573      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.577      ;
; 1.290 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.582      ;
; 1.292 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.293 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.300 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.592      ;
; 1.302 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.595      ;
; 1.302 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.594      ;
; 1.313 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.605      ;
; 1.336 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.628      ;
; 1.347 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.640      ;
; 1.352 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.645      ;
; 1.361 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.654      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.397 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.697      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.698      ;
; 1.414 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.416 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.708      ;
; 1.421 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.713      ;
; 1.423 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.423 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.425 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.717      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.192 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.567     ; 5.242      ;
; 14.192 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.567     ; 5.242      ;
; 14.192 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.567     ; 5.242      ;
; 14.192 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.567     ; 5.242      ;
; 14.192 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.567     ; 5.242      ;
; 14.192 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.567     ; 5.242      ;
; 14.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.578     ; 5.179      ;
; 14.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.578     ; 5.179      ;
; 14.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.578     ; 5.179      ;
; 14.244 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.578     ; 5.179      ;
; 16.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.584     ; 3.273      ;
; 16.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.584     ; 3.273      ;
; 16.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.584     ; 3.273      ;
; 16.144 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.584     ; 3.273      ;
; 16.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.575     ; 3.044      ;
; 16.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.575     ; 3.044      ;
; 16.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.575     ; 3.044      ;
; 16.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.575     ; 3.044      ;
; 16.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.575     ; 3.044      ;
; 16.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.575     ; 3.044      ;
; 16.432 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.564     ; 3.005      ;
; 16.432 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.564     ; 3.005      ;
; 16.432 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.564     ; 3.005      ;
; 16.432 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.564     ; 3.005      ;
; 16.500 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.568     ; 2.933      ;
; 16.500 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.568     ; 2.933      ;
; 16.500 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.568     ; 2.933      ;
; 16.518 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.569     ; 2.914      ;
; 16.518 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.569     ; 2.914      ;
; 16.518 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.569     ; 2.914      ;
; 16.518 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.569     ; 2.914      ;
; 16.518 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.569     ; 2.914      ;
; 16.518 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.569     ; 2.914      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.295 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.148      ; 4.854      ;
; 17.295 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.148      ; 4.854      ;
; 17.295 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.148      ; 4.854      ;
; 17.295 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.148      ; 4.854      ;
; 17.295 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.148      ; 4.854      ;
; 17.298 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.147      ; 4.850      ;
; 17.298 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.147      ; 4.850      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.669      ; 4.620      ;
; 1.719 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.669      ; 4.620      ;
; 1.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.670      ; 4.624      ;
; 1.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.670      ; 4.624      ;
; 1.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.670      ; 4.624      ;
; 1.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.670      ; 4.624      ;
; 1.722 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.670      ; 4.624      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.934 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.374     ; 2.772      ;
; 2.934 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.374     ; 2.772      ;
; 2.934 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.374     ; 2.772      ;
; 2.934 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.374     ; 2.772      ;
; 2.934 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.374     ; 2.772      ;
; 2.934 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.374     ; 2.772      ;
; 2.970 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.373     ; 2.809      ;
; 2.970 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.373     ; 2.809      ;
; 2.970 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.373     ; 2.809      ;
; 3.026 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.857      ;
; 3.026 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.857      ;
; 3.026 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.857      ;
; 3.026 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.857      ;
; 3.049 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.880      ;
; 3.049 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.880      ;
; 3.049 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.880      ;
; 3.049 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.880      ;
; 3.049 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.880      ;
; 3.049 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.880      ;
; 3.325 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.403     ; 3.134      ;
; 3.325 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.403     ; 3.134      ;
; 3.325 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.403     ; 3.134      ;
; 3.325 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.403     ; 3.134      ;
; 5.085 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.396     ; 4.901      ;
; 5.085 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.396     ; 4.901      ;
; 5.085 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.396     ; 4.901      ;
; 5.085 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.396     ; 4.901      ;
; 5.145 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.384     ; 4.973      ;
; 5.145 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.384     ; 4.973      ;
; 5.145 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.384     ; 4.973      ;
; 5.145 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.384     ; 4.973      ;
; 5.145 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.384     ; 4.973      ;
; 5.145 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.384     ; 4.973      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 36.12 MHz  ; 36.12 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 104.2 MHz  ; 104.2 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 154.97 MHz ; 154.97 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.483 ; -6.483        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.827 ; -1.587        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 7.005  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; -0.040 ; -0.040        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.401  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.510  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.480 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.317 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.528 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.671 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.675   ; 0.000         ;
; clk                                             ; 9.855   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.192  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.578 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -6.483 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.004     ; 7.421      ;
; -6.463 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.004     ; 7.401      ;
; -6.449 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.004     ; 7.387      ;
; -6.440 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.002     ; 7.380      ;
; -6.411 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.004     ; 7.349      ;
; -6.118 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.002     ; 7.058      ;
; -2.966 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.002     ; 3.906      ;
; -1.959 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.002     ; 2.899      ;
; 29.450 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.407      ; 10.006     ;
; 29.708 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.403      ; 9.744      ;
; 29.931 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.407      ; 9.525      ;
; 30.041 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.407      ; 9.415      ;
; 30.132 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.403      ; 9.320      ;
; 30.501 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.403      ; 8.951      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 33.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.974      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.194 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.779      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.208 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.765      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.076     ; 4.383      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.232      ;
; 34.889 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.088      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.921 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.056      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.934 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.043      ;
; 34.937 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.040      ;
; 35.044 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.933      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.665      ;
; 35.313 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.664      ;
; 35.421 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.556      ;
; 35.421 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.556      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.827 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.202      ; 2.021      ;
; -0.760 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.957      ;
; -0.757 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.955      ;
; -0.748 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.202      ; 1.942      ;
; -0.744 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.941      ;
; -0.732 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.930      ;
; -0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.924      ;
; -0.721 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.918      ;
; -0.715 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.202      ; 1.909      ;
; -0.712 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.910      ;
; -0.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.907      ;
; -0.706 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.202      ; 1.900      ;
; -0.705 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.903      ;
; -0.687 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.202      ; 1.881      ;
; -0.682 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.202      ; 1.876      ;
; -0.681 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.878      ;
; -0.647 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.840      ;
; -0.644 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.837      ;
; -0.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.834      ;
; -0.615 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.808      ;
; -0.612 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.805      ;
; -0.578 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.771      ;
; 9.465  ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.285      ; 10.822     ;
; 9.633  ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.285      ; 10.654     ;
; 9.648  ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.285      ; 10.639     ;
; 9.649  ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.653     ;
; 9.691  ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.301      ; 10.612     ;
; 9.692  ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.610     ;
; 9.722  ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.580     ;
; 9.778  ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.524     ;
; 9.792  ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.285      ; 10.495     ;
; 9.803  ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.301      ; 10.500     ;
; 9.814  ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.488     ;
; 9.923  ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.301      ; 10.380     ;
; 9.945  ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.285      ; 10.342     ;
; 9.957  ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.345     ;
; 9.979  ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.294      ; 10.317     ;
; 10.085 ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.217     ;
; 10.171 ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.294      ; 10.125     ;
; 10.176 ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 10.126     ;
; 10.243 ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.294      ; 10.053     ;
; 10.532 ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 9.770      ;
; 10.747 ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 9.555      ;
; 11.326 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.926      ;
; 11.328 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.924      ;
; 11.336 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 8.917      ;
; 11.337 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.300      ; 8.965      ;
; 11.369 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.883      ;
; 11.371 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.881      ;
; 11.379 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 8.874      ;
; 11.384 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.868      ;
; 11.385 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.867      ;
; 11.386 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.866      ;
; 11.394 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 8.859      ;
; 11.428 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.824      ;
; 11.443 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.809      ;
; 11.510 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.757      ;
; 11.512 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.755      ;
; 11.520 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.748      ;
; 11.528 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.724      ;
; 11.530 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.722      ;
; 11.538 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 8.715      ;
; 11.552 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.716      ;
; 11.553 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.714      ;
; 11.554 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.714      ;
; 11.555 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.712      ;
; 11.562 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.230      ; 8.707      ;
; 11.563 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.705      ;
; 11.569 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.698      ;
; 11.587 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.665      ;
; 11.611 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.657      ;
; 11.612 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.655      ;
; 11.639 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.628      ;
; 11.641 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.626      ;
; 11.649 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.619      ;
; 11.664 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.604      ;
; 11.666 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.602      ;
; 11.674 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.230      ; 8.595      ;
; 11.675 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.592      ;
; 11.677 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.590      ;
; 11.681 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.571      ;
; 11.683 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.569      ;
; 11.685 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.583      ;
; 11.691 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 8.562      ;
; 11.698 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.569      ;
; 11.715 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 8.546      ;
; 11.717 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 8.544      ;
; 11.723 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.545      ;
; 11.725 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.537      ;
; 11.734 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.228      ; 8.533      ;
; 11.740 ; T65:CPU|DL[3]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.508      ;
; 11.740 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.213      ; 8.512      ;
; 11.744 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.211      ; 8.506      ;
; 11.745 ; T65:CPU|DL[3]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 8.500      ;
; 11.774 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 8.487      ;
; 11.783 ; T65:CPU|IR[1]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.465      ;
; 11.784 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.484      ;
; 11.786 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.482      ;
; 11.787 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.211      ; 8.463      ;
; 11.788 ; T65:CPU|IR[1]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 8.457      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.005 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 12.468     ;
; 7.077 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.413     ;
; 7.143 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 12.361     ;
; 7.200 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.290     ;
; 7.373 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.117     ;
; 7.494 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 11.980     ;
; 7.518 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 11.972     ;
; 7.548 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.950     ;
; 7.548 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.943     ;
; 7.549 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 12.270     ;
; 7.566 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.925     ;
; 7.620 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.895     ;
; 7.621 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 12.215     ;
; 7.632 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.873     ;
; 7.686 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.473     ; 11.843     ;
; 7.687 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 12.163     ;
; 7.721 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.770     ;
; 7.743 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.772     ;
; 7.744 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 12.092     ;
; 7.871 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.948     ;
; 7.879 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.483     ; 11.640     ;
; 7.897 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 11.606     ;
; 7.908 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.911     ;
; 7.916 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.599     ;
; 7.917 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.919     ;
; 7.943 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.893     ;
; 7.969 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 11.551     ;
; 7.980 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.856     ;
; 7.982 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 11.538     ;
; 8.009 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 11.841     ;
; 8.015 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 11.475     ;
; 8.046 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 11.804     ;
; 8.061 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 11.454     ;
; 8.062 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.774     ;
; 8.066 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.770     ;
; 8.103 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.733     ;
; 8.122 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 11.382     ;
; 8.144 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.501     ; 11.357     ;
; 8.189 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.477     ; 11.336     ;
; 8.193 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.298     ;
; 8.194 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 11.327     ;
; 8.197 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 11.307     ;
; 8.216 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 11.302     ;
; 8.231 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.588     ;
; 8.239 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.597     ;
; 8.261 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.460     ; 11.281     ;
; 8.267 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.240     ;
; 8.276 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.560     ;
; 8.282 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.470     ; 11.250     ;
; 8.303 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.533     ;
; 8.304 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.187     ;
; 8.327 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.229     ;
; 8.339 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 11.179     ;
; 8.345 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.160     ;
; 8.369 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 11.481     ;
; 8.384 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.460     ; 11.158     ;
; 8.384 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.452     ;
; 8.411 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 11.063     ;
; 8.417 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.480     ; 11.105     ;
; 8.421 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.415     ;
; 8.426 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.410     ;
; 8.430 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.480     ; 11.092     ;
; 8.437 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.099     ;
; 8.512 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 11.006     ;
; 8.514 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.482     ; 11.006     ;
; 8.525 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.468     ; 11.009     ;
; 8.536 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 10.969     ;
; 8.557 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.460     ; 10.985     ;
; 8.558 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.487     ; 10.957     ;
; 8.559 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.277     ;
; 8.586 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 10.951     ;
; 8.590 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.480     ; 10.932     ;
; 8.599 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.237     ;
; 8.608 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.480     ; 10.914     ;
; 8.618 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 10.912     ;
; 8.652 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 10.899     ;
; 8.657 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 10.861     ;
; 8.674 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 10.862     ;
; 8.675 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 10.832     ;
; 8.685 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 10.836     ;
; 8.690 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 10.857     ;
; 8.701 ; UK101keyboard:u9|keys[3][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.118     ;
; 8.702 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.460     ; 10.840     ;
; 8.703 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 10.818     ;
; 8.709 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 10.828     ;
; 8.712 ; UK101keyboard:u9|keys[4][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.107     ;
; 8.740 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 10.765     ;
; 8.744 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.092     ;
; 8.747 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.478     ; 10.777     ;
; 8.755 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 10.766     ;
; 8.756 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.441     ; 10.805     ;
; 8.757 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 10.781     ;
; 8.760 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.478     ; 10.764     ;
; 8.763 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.480     ; 10.759     ;
; 8.773 ; UK101keyboard:u9|keys[3][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.063     ;
; 8.777 ; UK101keyboard:u9|keys[7][5]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.042     ;
; 8.783 ; UK101keyboard:u9|keys[0][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 11.036     ;
; 8.784 ; UK101keyboard:u9|keys[4][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 11.052     ;
; 8.785 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.724     ;
; 8.794 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.480     ; 10.728     ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.040 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 2.980      ;
; 0.053  ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.073      ;
; 0.340  ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.810      ; 3.345      ;
; 0.392  ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.412      ;
; 0.401  ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.436  ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.810      ; 3.441      ;
; 0.653  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.667  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.669  ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.689      ;
; 0.689  ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.687      ; 3.376      ;
; 0.739  ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.759      ;
; 0.770  ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.821      ; 3.786      ;
; 0.787  ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.831      ; 3.813      ;
; 0.817  ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.085      ;
; 0.818  ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.810      ; 3.823      ;
; 0.830  ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.853      ; 3.898      ;
; 0.832  ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.531      ; 3.363      ;
; 0.854  ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.874      ;
; 0.863  ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.130      ;
; 0.881  ; T65:CPU|X[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.667      ; 3.548      ;
; 0.898  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.352      ; 1.480      ;
; 0.901  ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.921      ;
; 0.901  ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.921      ;
; 0.901  ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 3.921      ;
; 0.903  ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.821      ; 3.919      ;
; 0.926  ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.837      ; 3.978      ;
; 0.928  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 3.950      ;
; 0.928  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 3.950      ;
; 0.928  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.827      ; 3.950      ;
; 0.929  ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.837      ; 3.981      ;
; 0.957  ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.225      ;
; 0.969  ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.832      ; 4.016      ;
; 0.980  ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.821      ; 3.996      ;
; 0.980  ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.832      ; 4.027      ;
; 0.985  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.352      ; 1.567      ;
; 0.986  ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.254      ;
; 1.007  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.823      ; 4.025      ;
; 1.025  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.835      ; 4.075      ;
; 1.028  ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.810      ; 4.033      ;
; 1.028  ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.810      ; 4.033      ;
; 1.028  ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.810      ; 4.033      ;
; 1.036  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.303      ;
; 1.041  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.041  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.069  ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.672      ; 3.741      ;
; 1.076  ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.343      ;
; 1.078  ; T65:CPU|X[3]                       ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.673      ; 3.751      ;
; 1.081  ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.853      ; 4.149      ;
; 1.107  ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.108      ;
; 1.115  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.836      ; 4.166      ;
; 1.116  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.836      ; 4.167      ;
; 1.117  ; T65:CPU|Write_Data_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.808      ; 4.120      ;
; 1.121  ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.832      ; 4.168      ;
; 1.122  ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.831      ; 4.148      ;
; 1.122  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.836      ; 4.173      ;
; 1.123  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.836      ; 4.174      ;
; 1.123  ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.836      ; 4.174      ;
; 1.124  ; T65:CPU|MCycle[1]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.392      ;
; 1.126  ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.394      ;
; 1.130  ; T65:CPU|X[1]                       ; T65:CPU|BusA_r[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.397      ;
; 1.135  ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.853      ; 4.203      ;
; 1.138  ; T65:CPU|P[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.668      ; 3.806      ;
; 1.140  ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.532      ; 3.672      ;
; 1.169  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.835      ; 4.219      ;
; 1.171  ; T65:CPU|ABC[6]                     ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.531      ; 3.702      ;
; 1.172  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.439      ;
; 1.177  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.444      ;
; 1.177  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.444      ;
; 1.181  ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 4.201      ;
; 1.181  ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 4.201      ;
; 1.181  ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.825      ; 4.201      ;
; 1.215  ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.516      ; 3.731      ;
; 1.216  ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.484      ;
; 1.217  ; T65:CPU|Write_Data_r[1]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.808      ; 4.220      ;
; 1.224  ; T65:CPU|Write_Data_r[2]            ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.666      ; 3.890      ;
; 1.225  ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.818      ; 4.238      ;
; 1.229  ; T65:CPU|Y[1]                       ; T65:CPU|AD[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.496      ;
; 1.236  ; T65:CPU|Y[5]                       ; T65:CPU|AD[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.503      ;
; 1.239  ; T65:CPU|X[2]                       ; T65:CPU|BusA_r[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.506      ;
; 1.248  ; T65:CPU|IR[6]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.548      ;
; 1.251  ; T65:CPU|PC[13]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.820      ; 4.266      ;
; 1.252  ; T65:CPU|IR[6]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.552      ;
; 1.259  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.836      ; 4.310      ;
; 1.260  ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.821      ; 4.276      ;
; 1.260  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.836      ; 4.311      ;
; 1.261  ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.529      ;
; 1.262  ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.530      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; serialClkCount[1]                               ; serialClkCount[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.423 ; bufferedUART:UART|rxInPointer[2]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.072      ;
; 0.440 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.849      ; 4.539      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.723      ;
; 0.468 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.736      ;
; 0.470 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; bufferedUART:UART|rxInPointer[3]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.120      ;
; 0.472 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.740      ;
; 0.482 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.851      ; 4.583      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.752      ;
; 0.487 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.755      ;
; 0.489 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.757      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.763      ;
; 0.496 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.764      ;
; 0.539 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9~porta_we_reg  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.843      ; 4.632      ;
; 0.572 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a26~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.853      ; 4.675      ;
; 0.581 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.599 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.867      ;
; 0.607 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.849      ; 4.706      ;
; 0.609 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.876      ;
; 0.609 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.877      ;
; 0.620 ; serialClkCount[15]                              ; serialClkCount[15]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.888      ;
; 0.630 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.291      ;
; 0.639 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.851      ; 4.740      ;
; 0.660 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9~porta_we_reg  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.843      ; 4.753      ;
; 0.662 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.930      ;
; 0.664 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.932      ;
; 0.666 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.777      ;
; 0.658 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.925      ;
; 0.715 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.721 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.726 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.740 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.747 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.756 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.023      ;
; 0.776 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.043      ;
; 0.804 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.071      ;
; 0.818 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.085      ;
; 0.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.888 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.155      ;
; 0.903 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.170      ;
; 0.940 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.206      ;
; 0.991 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.258      ;
; 1.027 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.035 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.037 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.040 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.049 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.051 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.053 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.055 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.063 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.064 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.331      ;
; 1.066 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.333      ;
; 1.068 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.075 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.083 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.345      ;
; 1.090 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.357      ;
; 1.116 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.383      ;
; 1.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.139 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.146 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.147 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.152 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.154 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.157 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.161 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 1.162 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.162 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.163 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.430      ;
; 1.164 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.170 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.171 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.172 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.172 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
; 1.177 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.444      ;
; 1.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.452      ;
; 1.186 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.453      ;
; 1.190 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.457      ;
; 1.197 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.464      ;
; 1.207 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.474      ;
; 1.220 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.487      ;
; 1.251 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.524      ;
; 1.261 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.269 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.536      ;
; 1.271 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.272 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.279 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.546      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.548      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.550      ;
; 1.284 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.551      ;
; 1.284 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.551      ;
; 1.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.552      ;
; 1.286 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.292 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.559      ;
; 1.294 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.480 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 4.994      ;
; 14.480 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 4.994      ;
; 14.480 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 4.994      ;
; 14.480 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 4.994      ;
; 14.480 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 4.994      ;
; 14.480 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 4.994      ;
; 14.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.539     ; 4.933      ;
; 14.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.539     ; 4.933      ;
; 14.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.539     ; 4.933      ;
; 14.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.539     ; 4.933      ;
; 16.375 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.544     ; 3.083      ;
; 16.375 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.544     ; 3.083      ;
; 16.375 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.544     ; 3.083      ;
; 16.375 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.544     ; 3.083      ;
; 16.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.534     ; 2.822      ;
; 16.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.534     ; 2.822      ;
; 16.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.534     ; 2.822      ;
; 16.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.534     ; 2.822      ;
; 16.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.534     ; 2.822      ;
; 16.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.534     ; 2.822      ;
; 16.676 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.527     ; 2.799      ;
; 16.676 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.527     ; 2.799      ;
; 16.676 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.527     ; 2.799      ;
; 16.676 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.527     ; 2.799      ;
; 16.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 2.760      ;
; 16.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 2.760      ;
; 16.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.528     ; 2.760      ;
; 16.753 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.529     ; 2.720      ;
; 16.753 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.529     ; 2.720      ;
; 16.753 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.529     ; 2.720      ;
; 16.753 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.529     ; 2.720      ;
; 16.753 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.529     ; 2.720      ;
; 16.753 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.529     ; 2.720      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.317 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.938      ; 4.623      ;
; 17.317 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.938      ; 4.623      ;
; 17.317 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.938      ; 4.623      ;
; 17.317 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.938      ; 4.623      ;
; 17.317 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.938      ; 4.623      ;
; 17.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.937      ; 4.618      ;
; 17.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.937      ; 4.618      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.402      ; 4.145      ;
; 1.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.402      ; 4.145      ;
; 1.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.403      ; 4.148      ;
; 1.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.403      ; 4.148      ;
; 1.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.403      ; 4.148      ;
; 1.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.403      ; 4.148      ;
; 1.530 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.403      ; 4.148      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 2.511      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 2.511      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 2.511      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 2.511      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 2.511      ;
; 2.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 2.511      ;
; 2.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.354     ; 2.527      ;
; 2.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.354     ; 2.527      ;
; 2.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.354     ; 2.527      ;
; 2.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.363     ; 2.594      ;
; 2.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.363     ; 2.594      ;
; 2.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.363     ; 2.594      ;
; 2.762 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.363     ; 2.594      ;
; 2.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.360     ; 2.628      ;
; 2.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.360     ; 2.628      ;
; 2.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.360     ; 2.628      ;
; 2.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.360     ; 2.628      ;
; 2.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.360     ; 2.628      ;
; 2.793 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.360     ; 2.628      ;
; 3.009 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.823      ;
; 3.009 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.823      ;
; 3.009 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.823      ;
; 3.009 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.381     ; 2.823      ;
; 4.575 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.375     ; 4.395      ;
; 4.575 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.375     ; 4.395      ;
; 4.575 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.375     ; 4.395      ;
; 4.575 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.375     ; 4.395      ;
; 4.634 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.364     ; 4.465      ;
; 4.634 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.364     ; 4.465      ;
; 4.634 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.364     ; 4.465      ;
; 4.634 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.364     ; 4.465      ;
; 4.634 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.364     ; 4.465      ;
; 4.634 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.364     ; 4.465      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -2.594 ; -2.594        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.056  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 14.200 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.003 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.155 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.216 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.174 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.612 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.645 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.240 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.423   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.732   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.294  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.704 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.594 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.460      ;
; -2.581 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.060     ; 3.448      ;
; -2.577 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.443      ;
; -2.555 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.421      ;
; -2.548 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.414      ;
; -2.393 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.060     ; 3.260      ;
; -0.988 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.060     ; 1.855      ;
; -0.498 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.060     ; 1.365      ;
; 34.520 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.164      ; 4.678      ;
; 34.749 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.160      ; 4.445      ;
; 34.847 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.164      ; 4.351      ;
; 34.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.160      ; 4.322      ;
; 34.923 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.164      ; 4.275      ;
; 35.138 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.160      ; 4.056      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.260      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.799 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.195      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 36.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 2.185      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.040     ; 1.976      ;
; 37.059 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.939      ;
; 37.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.903      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.888      ;
; 37.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.864      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.823      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.813      ;
; 37.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.686      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.372 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.626      ;
; 37.402 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.596      ;
; 37.402 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.596      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.056  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 1.003      ;
; 0.101  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.100      ; 0.961      ;
; 0.101  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.958      ;
; 0.102  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.101      ; 0.961      ;
; 0.107  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.100      ; 0.955      ;
; 0.108  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.100      ; 0.954      ;
; 0.116  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.100      ; 0.946      ;
; 0.120  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.101      ; 0.943      ;
; 0.121  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.938      ;
; 0.124  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.935      ;
; 0.128  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.101      ; 0.935      ;
; 0.130  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.101      ; 0.933      ;
; 0.131  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.101      ; 0.932      ;
; 0.136  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.100      ; 0.926      ;
; 0.178  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.881      ;
; 0.178  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.881      ;
; 0.185  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.096      ; 0.873      ;
; 0.189  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.096      ; 0.869      ;
; 0.190  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.096      ; 0.868      ;
; 0.195  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.096      ; 0.863      ;
; 0.215  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.096      ; 0.843      ;
; 0.229  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.096      ; 0.829      ;
; 15.021 ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 5.073      ;
; 15.136 ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.965      ;
; 15.159 ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.116      ; 4.944      ;
; 15.176 ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.925      ;
; 15.183 ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.918      ;
; 15.206 ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.895      ;
; 15.221 ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.116      ; 4.882      ;
; 15.231 ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.862      ;
; 15.235 ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.858      ;
; 15.250 ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.851      ;
; 15.287 ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.116      ; 4.816      ;
; 15.310 ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.783      ;
; 15.319 ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.782      ;
; 15.322 ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.110      ; 4.775      ;
; 15.374 ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.728      ;
; 15.380 ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.713      ;
; 15.423 ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.679      ;
; 15.428 ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.110      ; 4.669      ;
; 15.518 ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.110      ; 4.579      ;
; 15.579 ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.522      ;
; 15.581 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.534      ;
; 15.583 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 4.533      ;
; 15.590 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.525      ;
; 15.621 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.104      ; 4.492      ;
; 15.674 ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.428      ;
; 15.696 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.426      ;
; 15.698 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.425      ;
; 15.705 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.417      ;
; 15.719 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.405      ;
; 15.721 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.116      ; 4.404      ;
; 15.725 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.389      ;
; 15.727 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.388      ;
; 15.728 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.396      ;
; 15.729 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.385      ;
; 15.731 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.384      ;
; 15.734 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.380      ;
; 15.736 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.111      ; 4.384      ;
; 15.738 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.376      ;
; 15.743 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.379      ;
; 15.745 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.378      ;
; 15.752 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.370      ;
; 15.759 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.363      ;
; 15.765 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.347      ;
; 15.766 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.356      ;
; 15.768 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.355      ;
; 15.769 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.343      ;
; 15.775 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.347      ;
; 15.781 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.343      ;
; 15.783 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.111      ; 4.337      ;
; 15.783 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.116      ; 4.342      ;
; 15.790 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.334      ;
; 15.802 ; T65:CPU|DL[3]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.101      ; 4.308      ;
; 15.804 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.310      ;
; 15.805 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.307      ;
; 15.806 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.111      ; 4.314      ;
; 15.806 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.309      ;
; 15.808 ; T65:CPU|DL[3]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.299      ;
; 15.810 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.312      ;
; 15.812 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.114      ; 4.311      ;
; 15.813 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.301      ;
; 15.816 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.109      ; 4.302      ;
; 15.818 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.110      ; 4.301      ;
; 15.819 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.303      ;
; 15.821 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.301      ;
; 15.825 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.109      ; 4.293      ;
; 15.844 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.268      ;
; 15.847 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.277      ;
; 15.849 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.116      ; 4.276      ;
; 15.850 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.111      ; 4.270      ;
; 15.856 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.115      ; 4.268      ;
; 15.856 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 4.260      ;
; 15.874 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a6~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.240      ;
; 15.876 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.239      ;
; 15.883 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 4.231      ;
; 15.887 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 4.235      ;
; 15.914 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.198      ;
; 15.917 ; T65:CPU|PC[1]                                                                    ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 4.200      ;
; 15.920 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.110      ; 4.199      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.200 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.286     ; 5.501      ;
; 14.208 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.512      ;
; 14.208 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.275     ; 5.504      ;
; 14.261 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.622      ;
; 14.271 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.275     ; 5.441      ;
; 14.325 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.286     ; 5.376      ;
; 14.346 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.367      ;
; 14.354 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.370      ;
; 14.374 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.339      ;
; 14.382 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.342      ;
; 14.407 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.488      ;
; 14.410 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 5.308      ;
; 14.414 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.469      ;
; 14.417 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.307      ;
; 14.418 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 5.311      ;
; 14.431 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 5.284      ;
; 14.435 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.278      ;
; 14.435 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.460      ;
; 14.443 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.281      ;
; 14.444 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.439      ;
; 14.445 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.279      ;
; 14.452 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.270     ; 5.265      ;
; 14.454 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.260      ;
; 14.471 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.242      ;
; 14.471 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.429      ;
; 14.494 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.219      ;
; 14.496 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.399      ;
; 14.499 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.214      ;
; 14.518 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 5.197      ;
; 14.535 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 5.183      ;
; 14.541 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 5.184      ;
; 14.554 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 5.161      ;
; 14.560 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.335      ;
; 14.560 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.153      ;
; 14.588 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.307      ;
; 14.590 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.305      ;
; 14.596 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.287      ;
; 14.600 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.126      ;
; 14.603 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 5.110      ;
; 14.611 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.113      ;
; 14.618 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.277      ;
; 14.624 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.276      ;
; 14.628 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.098      ;
; 14.629 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.271     ; 5.087      ;
; 14.629 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.103      ;
; 14.643 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.078      ;
; 14.649 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.246      ;
; 14.654 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.246      ;
; 14.656 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.058      ;
; 14.660 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 5.065      ;
; 14.664 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.063      ;
; 14.664 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.231      ;
; 14.679 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.216      ;
; 14.687 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.050      ;
; 14.692 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.035      ;
; 14.698 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 5.020      ;
; 14.700 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 5.027      ;
; 14.713 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 5.013      ;
; 14.715 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 5.022      ;
; 14.728 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.004      ;
; 14.728 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 4.999      ;
; 14.734 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 4.995      ;
; 14.742 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.153      ;
; 14.751 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 4.991      ;
; 14.753 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a10           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 4.974      ;
; 14.761 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 4.952      ;
; 14.764 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 4.968      ;
; 14.769 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18           ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.955      ;
; 14.770 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.125      ;
; 14.771 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 4.943      ;
; 14.775 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 4.953      ;
; 14.776 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.250     ; 4.961      ;
; 14.782 ; UK101keyboard:u9|keys[7][5]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.101      ;
; 14.789 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 4.938      ;
; 14.789 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.254     ; 4.944      ;
; 14.800 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 4.919      ;
; 14.802 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.924      ;
; 14.803 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.259     ; 4.925      ;
; 14.806 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.094      ;
; 14.809 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.254     ; 4.924      ;
; 14.810 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.912      ;
; 14.817 ; UK101keyboard:u9|keys[7][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.078      ;
; 14.819 ; UK101keyboard:u9|keys[3][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.064      ;
; 14.822 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.903      ;
; 14.822 ; UK101keyboard:u9|keys[6][2]                                                                                    ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.073      ;
; 14.826 ; UK101keyboard:u9|keys[4][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.057      ;
; 14.830 ; UK101keyboard:u9|keys[0][2]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.053      ;
; 14.830 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.896      ;
; 14.831 ; UK101keyboard:u9|keys[1][2]                                                                                    ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.064      ;
; 14.838 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.884      ;
; 14.840 ; UK101keyboard:u9|keys[6][5]                                                                                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.043      ;
; 14.844 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 4.886      ;
; 14.845 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.249     ; 4.893      ;
; 14.847 ; UK101keyboard:u9|keys[2][2]                                                                                    ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.048      ;
; 14.852 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.260     ; 4.875      ;
; 14.859 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                    ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.249     ; 4.879      ;
; 14.864 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 4.866      ;
; 14.866 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.256     ; 4.865      ;
; 14.873 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.258     ; 4.856      ;
; 14.875 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                    ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.280     ; 4.832      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.003 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.416      ;
; 0.053 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.466      ;
; 0.171 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.320      ; 1.575      ;
; 0.186 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.617      ;
; 0.218 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.320      ; 1.622      ;
; 0.259 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.377      ; 1.636      ;
; 0.270 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.277 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.297 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.309      ; 1.606      ;
; 0.300 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.713      ;
; 0.338 ; T65:CPU|X[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.362      ; 1.700      ;
; 0.343 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.455      ; 1.902      ;
; 0.355 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.326      ; 1.765      ;
; 0.357 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.477      ;
; 0.357 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 1.901      ;
; 0.359 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.335      ; 1.778      ;
; 0.365 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.485      ;
; 0.371 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.784      ;
; 0.389 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.934      ;
; 0.389 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.934      ;
; 0.394 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.939      ;
; 0.395 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.940      ;
; 0.395 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.940      ;
; 0.401 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.814      ;
; 0.401 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.814      ;
; 0.401 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.814      ;
; 0.401 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.448      ; 1.953      ;
; 0.404 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.320      ; 1.808      ;
; 0.404 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.332      ; 1.820      ;
; 0.404 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.332      ; 1.820      ;
; 0.404 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.332      ; 1.820      ;
; 0.405 ; T65:CPU|P[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.363      ; 1.768      ;
; 0.410 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.448      ; 1.962      ;
; 0.414 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 1.958      ;
; 0.415 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.535      ;
; 0.418 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.326      ; 1.828      ;
; 0.426 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.455      ; 1.985      ;
; 0.427 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.368      ; 1.795      ;
; 0.432 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.443      ; 1.979      ;
; 0.433 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.846      ;
; 0.435 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.724      ;
; 0.446 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.991      ;
; 0.446 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.991      ;
; 0.448 ; T65:CPU|ABC[6]                     ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.309      ; 1.757      ;
; 0.449 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.443      ; 1.996      ;
; 0.451 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.996      ;
; 0.452 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.997      ;
; 0.452 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.441      ; 1.997      ;
; 0.458 ; T65:CPU|X[3]                       ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.368      ; 1.826      ;
; 0.461 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.750      ;
; 0.462 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.300      ; 1.762      ;
; 0.467 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.324      ; 1.875      ;
; 0.469 ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.311      ; 1.780      ;
; 0.470 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.327      ; 1.881      ;
; 0.472 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.362      ; 1.834      ;
; 0.473 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.455      ; 2.032      ;
; 0.478 ; T65:CPU|X[1]                       ; T65:CPU|BusA_r[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.482 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.603      ;
; 0.483 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.319      ; 1.887      ;
; 0.484 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.319      ; 1.887      ;
; 0.484 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.319      ; 1.887      ;
; 0.496 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.616      ;
; 0.498 ; T65:CPU|MCycle[1]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.618      ;
; 0.501 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.335      ; 1.920      ;
; 0.511 ; T65:CPU|X[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.310      ; 1.821      ;
; 0.515 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.636      ;
; 0.520 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.933      ;
; 0.520 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.933      ;
; 0.520 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.329      ; 1.933      ;
; 0.520 ; T65:CPU|PC[12]                     ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.367      ; 1.887      ;
; 0.524 ; T65:CPU|X[2]                       ; T65:CPU|BusA_r[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.534 ; T65:CPU|Y[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.360      ; 1.894      ;
; 0.534 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.078      ;
; 0.535 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; T65:CPU|Y[1]                       ; T65:CPU|AD[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; T65:CPU|Y[5]                       ; T65:CPU|AD[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; T65:CPU|Write_Data_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.318      ; 1.939      ;
; 0.537 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.544 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
; 0.545 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.665      ;
; 0.548 ; T65:CPU|X[4]                       ; T65:CPU|BusA_r[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.667      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.155 ; bufferedUART:UART|rxInPointer[2]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.478      ;
; 0.181 ; bufferedUART:UART|rxInPointer[3]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serialClkCount[1]                               ; serialClkCount[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.321      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.323      ;
; 0.202 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.062      ; 2.388      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.224 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.344      ;
; 0.232 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.064      ; 2.420      ;
; 0.245 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a16~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.062      ; 2.431      ;
; 0.251 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.583      ;
; 0.253 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.261 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.263 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; serialClkCount[15]                              ; serialClkCount[15]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.267 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.064      ; 2.457      ;
; 0.275 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.397      ;
; 0.277 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.609      ;
; 0.278 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxState.stopBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; bufferedUART:UART|rxCurrentByteBuffer[0]        ; bufferedUART:UART|rxBuffer~14                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.216 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.310 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.327 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.332 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.348 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.362 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.371 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.386 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.388 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.410 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.530      ;
; 0.456 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.464 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.481 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.485 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.490 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.610      ;
; 0.493 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.613      ;
; 0.495 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.611      ;
; 0.505 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.522 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.543 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.546 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.547 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.556 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.676      ;
; 0.586 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.593 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.174 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.234     ; 2.579      ;
; 17.174 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.234     ; 2.579      ;
; 17.174 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.234     ; 2.579      ;
; 17.174 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.234     ; 2.579      ;
; 17.174 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.234     ; 2.579      ;
; 17.174 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.234     ; 2.579      ;
; 17.218 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.240     ; 2.529      ;
; 17.218 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.240     ; 2.529      ;
; 17.218 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.240     ; 2.529      ;
; 17.218 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.240     ; 2.529      ;
; 18.155 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.245     ; 1.587      ;
; 18.155 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.245     ; 1.587      ;
; 18.155 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.245     ; 1.587      ;
; 18.155 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.245     ; 1.587      ;
; 18.282 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 1.467      ;
; 18.282 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 1.467      ;
; 18.282 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 1.467      ;
; 18.282 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 1.467      ;
; 18.282 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 1.467      ;
; 18.282 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 1.467      ;
; 18.304 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.450      ;
; 18.304 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.450      ;
; 18.304 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.450      ;
; 18.304 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.450      ;
; 18.350 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 1.405      ;
; 18.350 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 1.405      ;
; 18.350 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 1.405      ;
; 18.372 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.382      ;
; 18.372 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.382      ;
; 18.372 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.382      ;
; 18.372 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.382      ;
; 18.372 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.382      ;
; 18.372 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 1.382      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.612 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.011      ; 2.386      ;
; 18.612 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.011      ; 2.386      ;
; 18.612 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.011      ; 2.386      ;
; 18.612 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.011      ; 2.386      ;
; 18.612 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.011      ; 2.386      ;
; 18.615 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.010      ; 2.382      ;
; 18.615 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.010      ; 2.382      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.645 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.256      ; 2.005      ;
; 0.645 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.256      ; 2.005      ;
; 0.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.257      ; 2.007      ;
; 0.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.257      ; 2.007      ;
; 0.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.257      ; 2.007      ;
; 0.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.257      ; 2.007      ;
; 0.646 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.257      ; 2.007      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.240 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 1.181      ;
; 1.240 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 1.181      ;
; 1.240 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 1.181      ;
; 1.240 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 1.181      ;
; 1.240 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 1.181      ;
; 1.240 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 1.181      ;
; 1.256 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.142     ; 1.198      ;
; 1.256 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.142     ; 1.198      ;
; 1.256 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.142     ; 1.198      ;
; 1.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.152     ; 1.234      ;
; 1.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.152     ; 1.234      ;
; 1.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.152     ; 1.234      ;
; 1.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.152     ; 1.234      ;
; 1.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.149     ; 1.245      ;
; 1.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.149     ; 1.245      ;
; 1.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.149     ; 1.245      ;
; 1.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.149     ; 1.245      ;
; 1.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.149     ; 1.245      ;
; 1.310 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.149     ; 1.245      ;
; 1.443 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.163     ; 1.364      ;
; 1.443 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.163     ; 1.364      ;
; 1.443 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.163     ; 1.364      ;
; 1.443 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.163     ; 1.364      ;
; 2.208 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.159     ; 2.133      ;
; 2.208 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.159     ; 2.133      ;
; 2.208 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.159     ; 2.133      ;
; 2.208 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.159     ; 2.133      ;
; 2.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.153     ; 2.172      ;
; 2.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.153     ; 2.172      ;
; 2.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.153     ; 2.172      ;
; 2.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.153     ; 2.172      ;
; 2.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.153     ; 2.172      ;
; 2.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.153     ; 2.172      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -6.946 ; -0.040 ; 14.192   ; 0.645   ; 9.423               ;
;  clk                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.946 ; 0.216  ; N/A      ; N/A     ; 19.192              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 6.145  ; -0.040 ; 17.295   ; 0.645   ; 499.578             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -0.887 ; 0.155  ; 14.192   ; 1.240   ; 9.675               ;
; Design-wide TNS                                  ; -8.656 ; -0.04  ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.946 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; -0.040 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -1.710 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1744     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1125     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1508379  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1746     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 12128    ; 99       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2485     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1744     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1125     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1508379  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1746     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 12128    ; 99       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2485     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 29 12:40:03 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 41 -multiply_by 21 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.946              -6.946 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.887              -1.710 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.145               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.085               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.444               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.543               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.192               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.295               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.719               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.934               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.706               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.222               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.668               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.483              -6.483 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.827              -1.587 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.005               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.040              -0.040 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.510               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.480               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.317               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.528               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.671               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.675               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.192               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.578               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.594              -2.594 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.056               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    14.200               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.003               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.155               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.216               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.174               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.612               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.645               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.240               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.732               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.294               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.704               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Thu Aug 29 12:40:07 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


