

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Sat Aug  1 16:46:07 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    3|    3|         2|          1|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    215|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     384|     20|
|Multiplexer      |        -|      -|       -|    297|
|Register         |        -|      -|     843|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1227|    532|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |PAR_L_RM_INV_U    |Loop_2_proc_PAR_Lcud  |        0|  96|   5|     9|   32|     1|          288|
    |PAR_L_CAMM_RAW_U  |Loop_2_proc_PAR_LeOg  |        0|  96|   5|     9|   32|     1|          288|
    |PAR_R_RM_INV_U    |Loop_2_proc_PAR_Rbkb  |        0|  96|   5|     9|   32|     1|          288|
    |PAR_R_CAMM_RAW_U  |Loop_2_proc_PAR_RdEe  |        0|  96|   5|     9|   32|     1|          288|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        0| 384|  20|    36|  128|     4|         1152|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_856_p2                       |     +    |      0|  0|  10|           2|           1|
    |tmp_40_1_i_fu_896_p2              |     +    |      0|  0|  15|           5|           1|
    |tmp_40_2_i_fu_914_p2              |     +    |      0|  0|  15|           5|           2|
    |tmp_20_i_fu_878_p2                |     -    |      0|  0|  15|           5|           5|
    |cond1_i_fu_980_p2                 |   icmp   |      0|  0|   8|           2|           1|
    |cond_i_fu_928_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_i_fu_850_p2             |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                   |    or    |      0|  0|   2|           1|           1|
    |PAR_L_CAMM_val_0_0_164_fu_934_p3  |  select  |      0|  0|  32|           1|          32|
    |PAR_L_CAMM_val_1_1_162_fu_986_p3  |  select  |      0|  0|  32|           1|          32|
    |PAR_R_CAMM_val_0_0_165_fu_942_p3  |  select  |      0|  0|  32|           1|          32|
    |PAR_R_CAMM_val_1_1_163_fu_994_p3  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 215|          32|         146|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |PAR_L_RINV_val_0_0_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_0_1_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_0_2_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_1_0_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_1_1_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_1_2_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_2_0_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_2_1_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_L_RINV_val_2_2_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_0_0_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_0_1_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_0_2_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_1_0_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_1_1_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_1_2_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_2_0_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_2_1_out_out_blk_n  |   9|          2|    1|          2|
    |PAR_R_RINV_val_2_2_out_out_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_i_i_phi_fu_842_p4      |   9|          2|    2|          4|
    |cx1_out_out_blk_n                 |   9|          2|    1|          2|
    |cx2_out_out_blk_n                 |   9|          2|    1|          2|
    |cy1_out_out_blk_n                 |   9|          2|    1|          2|
    |cy2_out_out_blk_n                 |   9|          2|    1|          2|
    |fx1_out_out_blk_n                 |   9|          2|    1|          2|
    |fx2_out_out_blk_n                 |   9|          2|    1|          2|
    |fy1_out_out_blk_n                 |   9|          2|    1|          2|
    |fy2_out_out_blk_n                 |   9|          2|    1|          2|
    |i_i_reg_838                       |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 297|         65|   33|         69|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |PAR_L_CAMM_val_1_2_1_fu_372  |  32|   0|   32|          0|
    |PAR_L_CAMM_val_1_2_fu_368    |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_0_1_fu_396  |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_0_2_fu_408  |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_0_fu_384    |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_1_1_fu_400  |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_1_2_fu_412  |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_1_fu_388    |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_2_1_fu_404  |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_2_2_fu_416  |  32|   0|   32|          0|
    |PAR_L_RINV_val_2_2_fu_392    |  32|   0|   32|          0|
    |PAR_R_CAMM_val_1_2_1_fu_380  |  32|   0|   32|          0|
    |PAR_R_CAMM_val_1_2_fu_376    |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_0_1_fu_432  |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_0_2_fu_444  |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_0_fu_420    |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_1_1_fu_436  |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_1_2_fu_448  |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_1_fu_424    |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_2_1_fu_440  |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_2_2_fu_452  |  32|   0|   32|          0|
    |PAR_R_RINV_val_2_2_fu_428    |  32|   0|   32|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exitcond1_i_reg_1302         |   1|   0|    1|          0|
    |fx1_out_dc_reg_825           |  32|   0|   32|          0|
    |fx2_out_dc_reg_799           |  32|   0|   32|          0|
    |fy1_out_dc_reg_812           |  32|   0|   32|          0|
    |fy2_out_dc_reg_786           |  32|   0|   32|          0|
    |i_i_reg_838                  |   2|   0|    2|          0|
    |i_reg_1306                   |   2|   0|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 843|   0|  843|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |         Loop_2_proc        | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |         Loop_2_proc        | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |         Loop_2_proc        | return value |
|ap_done                            | out |    1| ap_ctrl_hs |         Loop_2_proc        | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |         Loop_2_proc        | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |         Loop_2_proc        | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |         Loop_2_proc        | return value |
|PAR_R_RINV_val_2_2_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_2_2_out_out |    pointer   |
|PAR_R_RINV_val_2_2_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_2_2_out_out |    pointer   |
|PAR_R_RINV_val_2_2_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_2_2_out_out |    pointer   |
|PAR_R_RINV_val_2_1_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_2_1_out_out |    pointer   |
|PAR_R_RINV_val_2_1_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_2_1_out_out |    pointer   |
|PAR_R_RINV_val_2_1_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_2_1_out_out |    pointer   |
|PAR_R_RINV_val_2_0_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_2_0_out_out |    pointer   |
|PAR_R_RINV_val_2_0_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_2_0_out_out |    pointer   |
|PAR_R_RINV_val_2_0_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_2_0_out_out |    pointer   |
|PAR_R_RINV_val_1_2_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_1_2_out_out |    pointer   |
|PAR_R_RINV_val_1_2_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_1_2_out_out |    pointer   |
|PAR_R_RINV_val_1_2_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_1_2_out_out |    pointer   |
|PAR_R_RINV_val_1_1_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_1_1_out_out |    pointer   |
|PAR_R_RINV_val_1_1_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_1_1_out_out |    pointer   |
|PAR_R_RINV_val_1_1_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_1_1_out_out |    pointer   |
|PAR_R_RINV_val_1_0_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_1_0_out_out |    pointer   |
|PAR_R_RINV_val_1_0_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_1_0_out_out |    pointer   |
|PAR_R_RINV_val_1_0_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_1_0_out_out |    pointer   |
|PAR_R_RINV_val_0_2_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_0_2_out_out |    pointer   |
|PAR_R_RINV_val_0_2_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_0_2_out_out |    pointer   |
|PAR_R_RINV_val_0_2_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_0_2_out_out |    pointer   |
|PAR_R_RINV_val_0_1_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_0_1_out_out |    pointer   |
|PAR_R_RINV_val_0_1_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_0_1_out_out |    pointer   |
|PAR_R_RINV_val_0_1_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_0_1_out_out |    pointer   |
|PAR_R_RINV_val_0_0_out_out_din     | out |   32|   ap_fifo  | PAR_R_RINV_val_0_0_out_out |    pointer   |
|PAR_R_RINV_val_0_0_out_out_full_n  |  in |    1|   ap_fifo  | PAR_R_RINV_val_0_0_out_out |    pointer   |
|PAR_R_RINV_val_0_0_out_out_write   | out |    1|   ap_fifo  | PAR_R_RINV_val_0_0_out_out |    pointer   |
|PAR_L_RINV_val_2_2_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_2_2_out_out |    pointer   |
|PAR_L_RINV_val_2_2_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_2_2_out_out |    pointer   |
|PAR_L_RINV_val_2_2_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_2_2_out_out |    pointer   |
|PAR_L_RINV_val_2_1_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_2_1_out_out |    pointer   |
|PAR_L_RINV_val_2_1_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_2_1_out_out |    pointer   |
|PAR_L_RINV_val_2_1_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_2_1_out_out |    pointer   |
|PAR_L_RINV_val_2_0_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_2_0_out_out |    pointer   |
|PAR_L_RINV_val_2_0_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_2_0_out_out |    pointer   |
|PAR_L_RINV_val_2_0_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_2_0_out_out |    pointer   |
|PAR_L_RINV_val_1_2_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_1_2_out_out |    pointer   |
|PAR_L_RINV_val_1_2_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_1_2_out_out |    pointer   |
|PAR_L_RINV_val_1_2_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_1_2_out_out |    pointer   |
|PAR_L_RINV_val_1_1_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_1_1_out_out |    pointer   |
|PAR_L_RINV_val_1_1_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_1_1_out_out |    pointer   |
|PAR_L_RINV_val_1_1_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_1_1_out_out |    pointer   |
|PAR_L_RINV_val_1_0_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_1_0_out_out |    pointer   |
|PAR_L_RINV_val_1_0_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_1_0_out_out |    pointer   |
|PAR_L_RINV_val_1_0_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_1_0_out_out |    pointer   |
|PAR_L_RINV_val_0_2_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_0_2_out_out |    pointer   |
|PAR_L_RINV_val_0_2_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_0_2_out_out |    pointer   |
|PAR_L_RINV_val_0_2_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_0_2_out_out |    pointer   |
|PAR_L_RINV_val_0_1_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_0_1_out_out |    pointer   |
|PAR_L_RINV_val_0_1_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_0_1_out_out |    pointer   |
|PAR_L_RINV_val_0_1_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_0_1_out_out |    pointer   |
|PAR_L_RINV_val_0_0_out_out_din     | out |   32|   ap_fifo  | PAR_L_RINV_val_0_0_out_out |    pointer   |
|PAR_L_RINV_val_0_0_out_out_full_n  |  in |    1|   ap_fifo  | PAR_L_RINV_val_0_0_out_out |    pointer   |
|PAR_L_RINV_val_0_0_out_out_write   | out |    1|   ap_fifo  | PAR_L_RINV_val_0_0_out_out |    pointer   |
|cy2_out_out_din                    | out |   32|   ap_fifo  |         cy2_out_out        |    pointer   |
|cy2_out_out_full_n                 |  in |    1|   ap_fifo  |         cy2_out_out        |    pointer   |
|cy2_out_out_write                  | out |    1|   ap_fifo  |         cy2_out_out        |    pointer   |
|fy2_out_out_din                    | out |   32|   ap_fifo  |         fy2_out_out        |    pointer   |
|fy2_out_out_full_n                 |  in |    1|   ap_fifo  |         fy2_out_out        |    pointer   |
|fy2_out_out_write                  | out |    1|   ap_fifo  |         fy2_out_out        |    pointer   |
|cx2_out_out_din                    | out |   32|   ap_fifo  |         cx2_out_out        |    pointer   |
|cx2_out_out_full_n                 |  in |    1|   ap_fifo  |         cx2_out_out        |    pointer   |
|cx2_out_out_write                  | out |    1|   ap_fifo  |         cx2_out_out        |    pointer   |
|fx2_out_out_din                    | out |   32|   ap_fifo  |         fx2_out_out        |    pointer   |
|fx2_out_out_full_n                 |  in |    1|   ap_fifo  |         fx2_out_out        |    pointer   |
|fx2_out_out_write                  | out |    1|   ap_fifo  |         fx2_out_out        |    pointer   |
|cy1_out_out_din                    | out |   32|   ap_fifo  |         cy1_out_out        |    pointer   |
|cy1_out_out_full_n                 |  in |    1|   ap_fifo  |         cy1_out_out        |    pointer   |
|cy1_out_out_write                  | out |    1|   ap_fifo  |         cy1_out_out        |    pointer   |
|fy1_out_out_din                    | out |   32|   ap_fifo  |         fy1_out_out        |    pointer   |
|fy1_out_out_full_n                 |  in |    1|   ap_fifo  |         fy1_out_out        |    pointer   |
|fy1_out_out_write                  | out |    1|   ap_fifo  |         fy1_out_out        |    pointer   |
|cx1_out_out_din                    | out |   32|   ap_fifo  |         cx1_out_out        |    pointer   |
|cx1_out_out_full_n                 |  in |    1|   ap_fifo  |         cx1_out_out        |    pointer   |
|cx1_out_out_write                  | out |    1|   ap_fifo  |         cx1_out_out        |    pointer   |
|fx1_out_out_din                    | out |   32|   ap_fifo  |         fx1_out_out        |    pointer   |
|fx1_out_out_full_n                 |  in |    1|   ap_fifo  |         fx1_out_out        |    pointer   |
|fx1_out_out_write                  | out |    1|   ap_fifo  |         fx1_out_out        |    pointer   |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

