# RISC-V-core
Building a RISC-V from scratch in Transactional level verilog
