// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2018 PHYTEC Messtechnik GmbH
 *
 * Copyright (C) 2019-2021 PHYTEC America, LLC
 */

#include "../freescale/imx8qxp.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/net/ti-dp83867.h>

/ {
	model = "Phytec phyCORE-i.MX8X";
	compatible = "phytec,imx8qxp-pcm065", "fsl,imx8qxp";

	/* Make the I2C RTC default */
	aliases {
		rtc0 = &i2c_rtc;
		rtc1 = &rtc;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		gpu_reserved: gpu_reserved@880000000 {
			no-map;
			reg = <0x8 0x80000000 0 0x10000000>;
		};

		decoder_boot: decoder-boot@84000000 {
			reg = <0 0x84000000 0 0x2000000>;
			no-map;
		};

		encoder_boot: encoder-boot@86000000 {
			reg = <0 0x86000000 0 0x200000>;
			no-map;
		};

		decoder_rpc: decoder-rpc@0x92000000 {
			reg = <0 0x92000000 0 0x100000>;
			no-map;
		};

		dsp_reserved: dsp@92400000 {
			reg = <0 0x92400000 0 0x1000000>;
			no-map;
		};
		dsp_reserved_heap: dsp_reserved_heap {
			reg = <0 0x93400000 0 0xef0000>;
			no-map;
		};
		dsp_vdev0vring0: vdev0vring0@942f0000 {
			reg = <0 0x942f0000 0 0x8000>;
			no-map;
		};

		dsp_vdev0vring1: vdev0vring1@942f8000 {
			reg = <0 0x942f8000 0 0x8000>;
			no-map;
		};

		dsp_vdev0buffer: vdev0buffer@94300000 {
			compatible = "shared-dma-pool";
			reg = <0 0x94300000 0 0x100000>;
			no-map;
		};

		encoder_rpc: encoder-rpc@0x94400000 {
			reg = <0 0x94400000 0 0x700000>;
			no-map;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	nvmem-cells = <&fec_mac0>;
	nvmem-cell-names = "mac-address";
	fsl,magic-packet;
	status = "okay";

	mdio: mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
			ti,led-0-active-low;
			ti,led-2-active-low;
			enet-phy-lane-no-swap;
		};
	};
};

&flexspi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "okay";

	flash0: mt35xu512aba@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <29000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
	};
};

&i2c_mipi_csi0 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c_mipi_csi0>;
	status = "okay";

	i2c_mipi_csi0_eeprom: eeprom@56 {
		compatible = "atmel,24c32";
		pagesize = <32>;
		reg = <0x56>;
		status = "okay";
	};
};

&irqsteer_csi0 {
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	no-sd;
	no-sdio;
	non-removable;
	status = "okay";
};

&thermal_zones {
	pmic-thermal0 {
		polling-delay-passive = <250>;
		polling-delay = <2000>;
		thermal-sensors = <&tsens 497>;
		trips {
			pmic_alert0: trip0 {
				temperature = <110000>;
				hysteresis = <2000>;
				type = "passive";
			};
			pmic_crit0: trip1 {
				temperature = <125000>;
				hysteresis = <2000>;
				type = "critical";
			};
		};
		cooling-maps {
			map0 {
				trip = <&pmic_alert0>;
				cooling-device =
					<&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
					<&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
					<&A35_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
					<&A35_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
			};
		};
	};
};

&iomuxc {
	pcm065 {
		pinctrl_fec1: fec1grp {
			fsl,pins = <
				IMX8QXP_ENET0_MDC_CONN_ENET0_MDC			0x06000020
				IMX8QXP_ENET0_MDIO_CONN_ENET0_MDIO			0x06000060
				IMX8QXP_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x06000020
				IMX8QXP_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC		0x06000020
				IMX8QXP_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0		0x06000020
				IMX8QXP_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1		0x06000020
				IMX8QXP_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2		0x06000020
				IMX8QXP_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3		0x06000020
				IMX8QXP_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC		0x06000020
				IMX8QXP_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x06000020
				IMX8QXP_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0		0x06000020
				IMX8QXP_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1		0x06000020
				IMX8QXP_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2		0x06000020
				IMX8QXP_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3		0x06000020
			>;
		};

		pinctrl_flexspi0: flexspi0grp {
			fsl,pins = <
				IMX8QXP_QSPI0A_DATA0_LSIO_QSPI0A_DATA0		0x0600004c
				IMX8QXP_QSPI0A_DATA1_LSIO_QSPI0A_DATA1		0x0600004c
				IMX8QXP_QSPI0A_DATA2_LSIO_QSPI0A_DATA2		0x0600004c
				IMX8QXP_QSPI0A_DATA3_LSIO_QSPI0A_DATA3		0x0600004c
				IMX8QXP_QSPI0A_DQS_LSIO_QSPI0A_DQS		0x0600004c
				IMX8QXP_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B		0x0600004c
				IMX8QXP_QSPI0A_SS1_B_LSIO_QSPI0A_SS1_B		0x0600004c
				IMX8QXP_QSPI0A_SCLK_LSIO_QSPI0A_SCLK		0x0600004c
				IMX8QXP_QSPI0B_SCLK_LSIO_QSPI0B_SCLK		0x0600004c
				IMX8QXP_QSPI0B_DATA0_LSIO_QSPI0B_DATA0		0x0600004c
				IMX8QXP_QSPI0B_DATA1_LSIO_QSPI0B_DATA1		0x0600004c
				IMX8QXP_QSPI0B_DATA2_LSIO_QSPI0B_DATA2		0x0600004c
				IMX8QXP_QSPI0B_DATA3_LSIO_QSPI0B_DATA3		0x0600004c
				IMX8QXP_QSPI0B_DQS_LSIO_QSPI0B_DQS		0x0600004c
				IMX8QXP_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B		0x0600004c
				IMX8QXP_QSPI0B_SS1_B_LSIO_QSPI0B_SS1_B		0x0600004c
			>;
		};

		pinctrl_i2c_mipi_csi0: i2c_mipi_csi0 {
			fsl,pins = <
				IMX8QXP_MIPI_CSI0_I2C0_SCL_MIPI_CSI0_I2C0_SCL 0xc2000020
				IMX8QXP_MIPI_CSI0_I2C0_SDA_MIPI_CSI0_I2C0_SDA 0xc2000020
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				IMX8QXP_EMMC0_CLK_CONN_EMMC0_CLK		0x06000041
				IMX8QXP_EMMC0_CMD_CONN_EMMC0_CMD		0x00000021
				IMX8QXP_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000021
				IMX8QXP_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000021
				IMX8QXP_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000021
				IMX8QXP_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000021
				IMX8QXP_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000021
				IMX8QXP_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000021
				IMX8QXP_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000021
				IMX8QXP_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000021
				IMX8QXP_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000041
				IMX8QXP_EMMC0_RESET_B_CONN_EMMC0_RESET_B	0x00000021
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				IMX8QXP_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
				IMX8QXP_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
				IMX8QXP_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				IMX8QXP_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				IMX8QXP_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				IMX8QXP_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				IMX8QXP_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				IMX8QXP_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				IMX8QXP_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				IMX8QXP_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				IMX8QXP_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
				IMX8QXP_EMMC0_RESET_B_CONN_EMMC0_RESET_B	0x00000020
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				IMX8QXP_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
				IMX8QXP_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
				IMX8QXP_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				IMX8QXP_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				IMX8QXP_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				IMX8QXP_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				IMX8QXP_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				IMX8QXP_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				IMX8QXP_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				IMX8QXP_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				IMX8QXP_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
				IMX8QXP_EMMC0_RESET_B_CONN_EMMC0_RESET_B	0x00000020
			>;
		};
	};
};
