/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [22:0] celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire [16:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [11:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [14:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_19z;
  reg [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_1z[8] : in_data[183]);
  assign celloutsig_1_7z = !(celloutsig_1_5z[4] ? celloutsig_1_3z : celloutsig_1_6z[3]);
  assign celloutsig_1_8z = !(celloutsig_1_1z[4] ? celloutsig_1_3z : celloutsig_1_0z[0]);
  assign celloutsig_0_1z = ~(in_data[72] | celloutsig_0_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[2] | celloutsig_1_1z[8]) & celloutsig_1_1z[2]);
  assign celloutsig_0_0z = ~((in_data[91] | in_data[65]) & (in_data[12] | in_data[50]));
  assign celloutsig_0_61z = { celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_51z, celloutsig_0_36z } / { 1'h1, celloutsig_0_28z[11:2], celloutsig_0_30z };
  assign celloutsig_0_29z = { celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_14z } / { 1'h1, celloutsig_0_9z[9:0], celloutsig_0_18z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_16z } <= { celloutsig_0_7z[16:8], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:2] && in_data[150:148];
  assign celloutsig_1_11z = { celloutsig_1_1z[6:1], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z } && { in_data[105:104], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_37z = { celloutsig_0_36z[3:1], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_33z } < { celloutsig_0_21z[12:10], celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_14z = celloutsig_1_5z[3:1] < { celloutsig_1_5z[5:4], celloutsig_1_2z };
  assign celloutsig_0_39z = celloutsig_0_20z & ~(celloutsig_0_28z[0]);
  assign celloutsig_0_14z = celloutsig_0_7z[4] & ~(celloutsig_0_12z);
  assign celloutsig_1_15z = { celloutsig_1_1z[3:2], celloutsig_1_8z } != { in_data[184:183], celloutsig_1_14z };
  assign celloutsig_1_19z = celloutsig_1_1z[9:4] != in_data[119:114];
  assign celloutsig_0_20z = { celloutsig_0_9z[13:6], celloutsig_0_1z } != { celloutsig_0_11z[6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_3z = - { in_data[85:71], celloutsig_0_0z };
  assign celloutsig_1_0z = - in_data[102:100];
  assign celloutsig_1_5z = - { in_data[140:139], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_28z = - celloutsig_0_7z[16:0];
  assign celloutsig_0_5z = { in_data[74:58], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_2z[4:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_60z = { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_39z } !== celloutsig_0_21z[16:6];
  assign celloutsig_0_13z = celloutsig_0_7z[15:3] !== celloutsig_0_9z[13:1];
  assign celloutsig_0_7z = ~ { in_data[18:2], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_8z = & { celloutsig_0_6z, celloutsig_0_4z, in_data[90:85] };
  assign celloutsig_0_12z = & { celloutsig_0_2z, in_data[79:73] };
  assign celloutsig_1_9z = | { in_data[167], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_10z = | { celloutsig_0_3z[11:9], celloutsig_0_6z };
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_0_19z = celloutsig_0_11z[18] & celloutsig_0_1z;
  assign celloutsig_1_12z = ~^ in_data[113:96];
  assign celloutsig_0_33z = ^ { celloutsig_0_21z[21:1], celloutsig_0_10z };
  assign celloutsig_0_6z = ^ celloutsig_0_2z[3:0];
  assign celloutsig_0_30z = ^ { celloutsig_0_7z[9:3], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } >> { in_data[30:8], celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_9z[5:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z } >>> celloutsig_0_3z[12:4];
  assign celloutsig_1_6z = celloutsig_1_1z[9:1] - { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_7z[15:0], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_18z } - { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[94:92], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[30:26], celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_29z[5:1], celloutsig_0_8z } ^ celloutsig_0_28z[16:11];
  assign celloutsig_0_16z = { celloutsig_0_7z[7:2], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_5z } ^ in_data[34:26];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_51z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_51z = { celloutsig_0_7z[6:4], celloutsig_0_37z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_1z = { in_data[184:178], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_9z = { in_data[52:47], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_13z = ~((celloutsig_1_4z & celloutsig_1_1z[1]) | (celloutsig_1_8z & celloutsig_1_4z));
  assign celloutsig_0_18z = ~((celloutsig_0_14z & celloutsig_0_14z) | (celloutsig_0_0z & celloutsig_0_10z));
  assign celloutsig_0_27z = ~((celloutsig_0_5z & celloutsig_0_1z) | (celloutsig_0_2z[1] & in_data[85]));
  assign { out_data[128], out_data[150], out_data[129], out_data[136], out_data[151], out_data[149:143] } = ~ { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z };
  assign { out_data[142:137], out_data[135:130], out_data[96], out_data[32], out_data[11:0] } = { out_data[148:143], out_data[148:143], celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
