{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@182:192@HdlStmAssign", "  .prot(m_axi_arprot),\n  .cache(m_axi_arcache)\n);\n\nassign fifo_valid = m_axi_rvalid;\nassign fifo_data = m_axi_rdata;\nassign fifo_last = m_axi_rlast;\n\n/*\n * There is a requirement that data_id <= address_id (modulo 2**ID_WIDTH).  We\n * know that we will never receive data before we have requested it so there is\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@183:193", "  .cache(m_axi_arcache)\n);\n\nassign fifo_valid = m_axi_rvalid;\nassign fifo_data = m_axi_rdata;\nassign fifo_last = m_axi_rlast;\n\n/*\n * There is a requirement that data_id <= address_id (modulo 2**ID_WIDTH).  We\n * know that we will never receive data before we have requested it so there is\n * an implicit dependency between data_id and address_id and no need to\n"]], "Diff Content": {"Delete": [[187, "assign fifo_data = m_axi_rdata;\n"]], "Add": []}}