
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.129471                       # Number of seconds simulated
sim_ticks                                129470793500                       # Number of ticks simulated
final_tick                               129470793500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1023382                       # Simulator instruction rate (inst/s)
host_op_rate                                  1087964                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3033262483                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669852                       # Number of bytes of host memory used
host_seconds                                    42.68                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         121152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5227488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5348640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       121152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        121152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       351568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          351568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            7572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          326718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              334290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            935748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40375809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41311556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       935748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           935748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2715423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2715423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2715423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           935748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40375809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44026980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    323711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008251828500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              710883                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      334290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21973                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21202112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  982272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5348640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               351568                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3007                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6599                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              253                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  129470715500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                334290                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                21973                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  331208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    478.350800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.489816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.828914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11796     25.44%     25.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7679     16.56%     42.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3394      7.32%     49.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2726      5.88%     55.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3462      7.47%     62.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2867      6.18%     68.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1331      2.87%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1218      2.63%     74.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11901     25.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46374                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     383.538283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    227.806714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    413.856518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           401     46.52%     46.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          220     25.52%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          151     17.52%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           47      5.45%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           16      1.86%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            9      1.04%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            8      0.93%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.23%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.12%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.35%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.805104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.794320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.601255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               85      9.86%      9.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.12%      9.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              773     89.68%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           862                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       121152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5179376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       245568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 935747.721357713104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40004203.728001408279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1896705.761674350360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         7572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       326718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    245559750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11827836250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3096369885000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32429.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36201.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 140917029.31                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5861839750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12073396000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1656415000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17694.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36444.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       163.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   286366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13884                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     363413.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                211686720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                112498980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1275932280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               75408120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9488812320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4692531840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            392640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     34376729640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     13057857600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3123646980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            66813354090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            516.049622                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         118144955250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    602129500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4013880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8752759250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  34004968750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6709610750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  75387445250                       # Time in different power states
system.mem_ctrls_1.actEnergy                119473620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 63490350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1089428340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4708440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6825577200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3246264570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            362979840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23898844860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10183713600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11280663480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            57084589050                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            440.907076                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         121385500250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    623793000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2887300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  42455721750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26519950250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4574158500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52409870000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        258941587                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  258941587                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.723302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14162918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1858790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.619429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.723302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16021708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16021708                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7433033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7433033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4680635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4680635                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     12113668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12113668                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12113668                       # number of overall hits
system.cpu.dcache.overall_hits::total        12113668                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1677026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1677026                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       181764                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       181764                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1858790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1858790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1858790                       # number of overall misses
system.cpu.dcache.overall_misses::total       1858790                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  45929650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45929650000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3191499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3191499000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  49121149000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49121149000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49121149000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49121149000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.184085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.184085                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037382                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.133032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.133032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133032                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27387.559883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27387.559883                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17558.476926                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17558.476926                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26426.411268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26426.411268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26426.411268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26426.411268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1195246                       # number of writebacks
system.cpu.dcache.writebacks::total           1195246                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1677026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1677026                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       181764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       181764                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1858790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1858790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1858790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1858790                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  44252624000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44252624000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3009735000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3009735000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47262359000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47262359000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47262359000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47262359000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.184085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.133032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.133032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133032                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26387.559883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26387.559883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16558.476926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16558.476926                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25426.411268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25426.411268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25426.411268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25426.411268                       # average overall mshr miss latency
system.cpu.dcache.replacements                1858534                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.978825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.147675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.978825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792282                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1978267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978267                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1978267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1978267                       # number of overall misses
system.cpu.icache.overall_misses::total       1978267                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26278709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26278709000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  26278709000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26278709000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26278709000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26278709000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045151                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13283.701846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13283.701846                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13283.701846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13283.701846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13283.701846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13283.701846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1978139                       # number of writebacks
system.cpu.icache.writebacks::total           1978139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1978267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24300442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24300442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24300442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24300442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24300442000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24300442000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12283.701846                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12283.701846                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12283.701846                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12283.701846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12283.701846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12283.701846                       # average overall mshr miss latency
system.cpu.icache.replacements                1978139                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.550583                       # Cycle average of tags in use
system.l2.tags.total_refs                     7654290                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    342130                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.372461                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.537745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        89.830815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       861.182024                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.070838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.087725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.840998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999561                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 122954706                       # Number of tag accesses
system.l2.tags.data_accesses                122954706                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      1195246                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1195246                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1967824                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967824                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            175729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                175729                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1970695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970695                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       1356343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1356343                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1970695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1532072                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3502767                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1970695                       # number of overall hits
system.l2.overall_hits::.cpu.data             1532072                       # number of overall hits
system.l2.overall_hits::total                 3502767                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            6035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6035                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         7572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7572                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       320683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          320683                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               7572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             326718                       # number of demand (read+write) misses
system.l2.demand_misses::total                 334290                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7572                       # number of overall misses
system.l2.overall_misses::.cpu.data            326718                       # number of overall misses
system.l2.overall_misses::total                334290                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    891934500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     891934500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    630301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    630301000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  27495314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27495314000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    630301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28387248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29017549500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    630301000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28387248500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29017549500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      1195246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1195246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1967824                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967824                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        181764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            181764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      1677026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1677026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1978267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1858790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3837057                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1978267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1858790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3837057                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.033202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033202                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003828                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.191221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.191221                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.175769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087121                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.175769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087121                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 147793.620547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147793.620547                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83241.019546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83241.019546                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85739.855246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85739.855246                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 83241.019546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86886.086778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86803.522391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83241.019546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86886.086778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86803.522391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21973                       # number of writebacks
system.l2.writebacks::total                     21973                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks         8996                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8996                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         6035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6035                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7572                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       320683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       320683                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          7572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        326718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            334290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       326718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           334290                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    831584500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    831584500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    554581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    554581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  24288484000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24288484000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    554581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25120068500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25674649500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    554581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25120068500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25674649500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.033202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.191221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.191221                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.175769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.175769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087121                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 137793.620547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137793.620547                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73241.019546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73241.019546                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75739.855246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75739.855246                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73241.019546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76886.086778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76803.522391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73241.019546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76886.086778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76803.522391                       # average overall mshr miss latency
system.l2.replacements                         341106                       # number of replacements
system.membus.snoop_filter.tot_requests        667502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       333212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             328255                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21973                       # Transaction distribution
system.membus.trans_dist::CleanEvict           311239                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6035                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        328255                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1001792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1001792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5700208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5700208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            334290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  334290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              334290                       # Request fanout histogram
system.membus.reqLayer0.occupancy           689874000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          760693000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7673730                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3836674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16890                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        16890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 129470793500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3655293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1217219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          982421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           181764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          181764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1677026                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5576114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11510787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48864576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112167072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          341106                       # Total snoops (count)
system.tol2bus.snoopTraffic                    351568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4178163                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080620                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4150828     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27335      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4178163                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5423557500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1858790000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
