<?xml version="1.0" encoding="UTF-8"?>
<model fullName="Test_Pattern_Generator" name="Test_Pattern_Generator" subtype="Subsystem" synthesizable="true" type="SubSystem" checksum="581827739" modelLocation="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Test_Pattern_Generator\Test_Pattern_Generator.slx" modelDate="2015-02-27"><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><interfaceBlock fullName="Test_Pattern_Generator/Avalon-MM Slave" name="Avalon_MM_Slave" subtype="com.altera.dspbuilder.blockset.avalonmm.Slave" synthesizable="true" type="InterfaceBlock" entityName="avalon" isStart="false"><connectionPoint name="Avalon_MM_Slave_address" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="output" type="address" implicit="none"/><connectionPoint name="Avalon_MM_Slave_address_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_MM_Slave_write" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="write" implicit="none"/><connectionPoint name="Avalon_MM_Slave_write_simulink" index="1" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_MM_Slave_writedata" index="2" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="writedata" implicit="none"/><connectionPoint name="Avalon_MM_Slave_writedata_simulink" index="2" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="readWaitTime" value="0"/><generic name="addressAlignment" value="DYNAMIC"/><generic name="writeWaitTime" value="1"/><generic name="readLatency" value="0"/><ioFile portname="Avalon_MM_Slave_address" filename="Test%5FPattern%5FGenerator_Avalon-MM+Slave_address.salt"/><ioFile portname="Avalon_MM_Slave_writedata" filename="Test%5FPattern%5FGenerator_Avalon-MM+Slave_writedata.salt"/><ioFile portname="Avalon_MM_Slave_write" filename="Test%5FPattern%5FGenerator_Avalon-MM+Slave_write.salt"/></interfaceBlock></block><block><interfaceBlock fullName="Test_Pattern_Generator/Avalon_ST_Source" name="Avalon_ST_Source" subtype="com.altera.dspbuilder.blockset.avalonst.Source" synthesizable="true" type="InterfaceBlock" entityName="avalon_streaming" isStart="true"><connectionPoint name="Avalon_ST_Source_data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="data" implicit="none"/><connectionPoint name="Avalon_ST_Source_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_valid" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="valid" implicit="none"/><connectionPoint name="Avalon_ST_Source_valid_simulink" index="1" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_ready" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="ready" implicit="none"/><connectionPoint name="Avalon_ST_Source_ready_simulink" index="2" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_startofpacket" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="startofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Source_startofpacket_simulink" index="3" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_endofpacket" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="endofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Source_endofpacket_simulink" index="4" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="readyLatency" value="1"/><generic name="symbolsPerBeat" value="3"/><generic name="dataBitsPerSymbol" value="8"/><ioFile portname="Avalon_ST_Source_startofpacket" filename="Test%5FPattern%5FGenerator_Avalon%5FST%5FSource_startofpacket.capture"/><ioFile portname="Avalon_ST_Source_valid" filename="Test%5FPattern%5FGenerator_Avalon%5FST%5FSource_valid.capture"/><ioFile portname="Avalon_ST_Source_ready" filename="Test%5FPattern%5FGenerator_Avalon%5FST%5FSource_ready.salt"/><ioFile portname="Avalon_ST_Source_endofpacket" filename="Test%5FPattern%5FGenerator_Avalon%5FST%5FSource_endofpacket.capture"/><ioFile portname="Avalon_ST_Source_data" filename="Test%5FPattern%5FGenerator_Avalon%5FST%5FSource_data.capture"/></interfaceBlock></block><block><system fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE" name="Test_Pattern_Generator_CTRL_PAK_TRANSLATE" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="col" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="row" index="1" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dil" index="2" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_pak1" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="ctrl_pak2" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="ctrl_pak3" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/col" name="col" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/row" name="row" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/dil" name="dil" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation10" name="Bus_Concatenation10" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation11" name="Bus_Concatenation11" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation12" name="Bus_Concatenation12" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation13" name="Bus_Concatenation13" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="16"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation14" name="Bus_Concatenation14" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation15" name="Bus_Concatenation15" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation16" name="Bus_Concatenation16" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="16"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation4" name="Bus_Concatenation4" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation5" name="Bus_Concatenation5" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation6" name="Bus_Concatenation6" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation7" name="Bus_Concatenation7" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation8" name="Bus_Concatenation8" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="16"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Concatenation9" name="Bus_Concatenation9" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion" name="Bus_Conversion" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="8"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion2" name="Bus_Conversion2" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="4"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="12"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion3" name="Bus_Conversion3" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="16"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion4" name="Bus_Conversion4" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="12"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="4"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion5" name="Bus_Conversion5" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="12"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="4"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion6" name="Bus_Conversion6" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="8"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion7" name="Bus_Conversion7" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="4"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="12"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Bus Conversion8" name="Bus_Conversion8" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="16"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant10" name="Constant10" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant19" name="Constant19" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant21" name="Constant21" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant22" name="Constant22" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant23" name="Constant23" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant24" name="Constant24" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant25" name="Constant25" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant26" name="Constant26" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/Constant27" name="Constant27" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/ctrl_pak1" name="ctrl_pak1" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/ctrl_pak2" name="ctrl_pak2" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/CTRL_PAK_TRANSLATE/ctrl_pak3" name="ctrl_pak3" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><signal name="Bus_Concatenation12_output_Bus_Concatenation13_a" type="wire"><src block="Bus_Concatenation12" port="output"/><dst block="Bus_Concatenation13" port="a"/></signal><signal name="Bus_Concatenation10_output_Bus_Concatenation14_a" type="wire"><src block="Bus_Concatenation10" port="output"/><dst block="Bus_Concatenation14" port="a"/></signal><signal name="Bus_Concatenation11_output_Bus_Concatenation14_b" type="wire"><src block="Bus_Concatenation11" port="output"/><dst block="Bus_Concatenation14" port="b"/></signal><signal name="dil_output_Bus_Concatenation15_b" type="wire"><src block="dil" port="output"/><dst block="Bus_Concatenation15" port="b"/></signal><signal name="Bus_Concatenation15_output_Bus_Concatenation16_a" type="wire"><src block="Bus_Concatenation15" port="output"/><dst block="Bus_Concatenation16" port="a"/></signal><signal name="Bus_Concatenation14_output_Bus_Concatenation16_b" type="wire"><src block="Bus_Concatenation14" port="output"/><dst block="Bus_Concatenation16" port="b"/></signal><signal name="Bus_Concatenation5_output_Bus_Concatenation13_b" type="wire"><src block="Bus_Concatenation5" port="output"/><dst block="Bus_Concatenation13" port="b"/></signal><signal name="Bus_Concatenation2_output_Bus_Concatenation6_a" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Bus_Concatenation6" port="a"/></signal><signal name="Bus_Concatenation3_output_Bus_Concatenation6_b" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Bus_Concatenation6" port="b"/></signal><signal name="Bus_Concatenation7_output_Bus_Concatenation12_a" type="wire"><src block="Bus_Concatenation7" port="output"/><dst block="Bus_Concatenation12" port="a"/></signal><signal name="Bus_Concatenation6_output_Bus_Concatenation8_a" type="wire"><src block="Bus_Concatenation6" port="output"/><dst block="Bus_Concatenation8" port="a"/></signal><signal name="Bus_Concatenation4_output_Bus_Concatenation8_b" type="wire"><src block="Bus_Concatenation4" port="output"/><dst block="Bus_Concatenation8" port="b"/></signal><signal name="Bus_Concatenation9_output_Bus_Concatenation12_b" type="wire"><src block="Bus_Concatenation9" port="output"/><dst block="Bus_Concatenation12" port="b"/></signal><signal name="col_output_Bus_Conversion_input" type="wire"><src block="col" port="output"/><dst block="Bus_Conversion" port="input"/></signal><signal name="Bus_Conversion_output_Bus_Concatenation3_b" type="wire"><src block="Bus_Conversion" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="col_output_Bus_Conversion2_input" type="wire"><src block="col" port="output"/><dst block="Bus_Conversion2" port="input"/></signal><signal name="Bus_Conversion2_output_Bus_Concatenation2_b" type="wire"><src block="Bus_Conversion2" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="col_output_Bus_Conversion3_input" type="wire"><src block="col" port="output"/><dst block="Bus_Conversion3" port="input"/></signal><signal name="Bus_Conversion3_output_Bus_Concatenation5_b" type="wire"><src block="Bus_Conversion3" port="output"/><dst block="Bus_Concatenation5" port="b"/></signal><signal name="col_output_Bus_Conversion4_input" type="wire"><src block="col" port="output"/><dst block="Bus_Conversion4" port="input"/></signal><signal name="Bus_Conversion4_output_Bus_Concatenation4_b" type="wire"><src block="Bus_Conversion4" port="output"/><dst block="Bus_Concatenation4" port="b"/></signal><signal name="row_output_Bus_Conversion5_input" type="wire"><src block="row" port="output"/><dst block="Bus_Conversion5" port="input"/></signal><signal name="Bus_Conversion5_output_Bus_Concatenation9_b" type="wire"><src block="Bus_Conversion5" port="output"/><dst block="Bus_Concatenation9" port="b"/></signal><signal name="row_output_Bus_Conversion6_input" type="wire"><src block="row" port="output"/><dst block="Bus_Conversion6" port="input"/></signal><signal name="Bus_Conversion6_output_Bus_Concatenation7_b" type="wire"><src block="Bus_Conversion6" port="output"/><dst block="Bus_Concatenation7" port="b"/></signal><signal name="row_output_Bus_Conversion7_input" type="wire"><src block="row" port="output"/><dst block="Bus_Conversion7" port="input"/></signal><signal name="Bus_Conversion7_output_Bus_Concatenation11_b" type="wire"><src block="Bus_Conversion7" port="output"/><dst block="Bus_Concatenation11" port="b"/></signal><signal name="row_output_Bus_Conversion8_input" type="wire"><src block="row" port="output"/><dst block="Bus_Conversion8" port="input"/></signal><signal name="Bus_Conversion8_output_Bus_Concatenation10_b" type="wire"><src block="Bus_Conversion8" port="output"/><dst block="Bus_Concatenation10" port="b"/></signal><signal name="Constant10_output_Bus_Concatenation2_a" type="wire"><src block="Constant10" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Constant19_output_Bus_Concatenation3_a" type="wire"><src block="Constant19" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="Constant21_output_Bus_Concatenation4_a" type="wire"><src block="Constant21" port="output"/><dst block="Bus_Concatenation4" port="a"/></signal><signal name="Constant22_output_Bus_Concatenation5_a" type="wire"><src block="Constant22" port="output"/><dst block="Bus_Concatenation5" port="a"/></signal><signal name="Constant23_output_Bus_Concatenation7_a" type="wire"><src block="Constant23" port="output"/><dst block="Bus_Concatenation7" port="a"/></signal><signal name="Constant24_output_Bus_Concatenation9_a" type="wire"><src block="Constant24" port="output"/><dst block="Bus_Concatenation9" port="a"/></signal><signal name="Constant25_output_Bus_Concatenation10_a" type="wire"><src block="Constant25" port="output"/><dst block="Bus_Concatenation10" port="a"/></signal><signal name="Constant26_output_Bus_Concatenation11_a" type="wire"><src block="Constant26" port="output"/><dst block="Bus_Concatenation11" port="a"/></signal><signal name="Constant27_output_Bus_Concatenation15_a" type="wire"><src block="Constant27" port="output"/><dst block="Bus_Concatenation15" port="a"/></signal><signal name="Bus_Concatenation8_output_ctrl_pak1_input" type="wire"><src block="Bus_Concatenation8" port="output"/><dst block="ctrl_pak1" port="input"/></signal><signal name="Bus_Concatenation13_output_ctrl_pak2_input" type="wire"><src block="Bus_Concatenation13" port="output"/><dst block="ctrl_pak2" port="input"/></signal><signal name="Bus_Concatenation16_output_ctrl_pak3_input" type="wire"><src block="Bus_Concatenation16" port="output"/><dst block="ctrl_pak3" port="input"/></signal></system></block><block><simulinkBlock fullName="Test_Pattern_Generator/Clock" name="Clock_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="PhaseOffset" value="0"/><generic name="ResetLatency" value="0"/><generic name="ClockPeriodUnit" value="ns"/><generic name="ClockPeriod" value="7.5"/><generic name="ResetType" value="Active Low"/><generic name="SimulationStartCycle" value="5"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="SampleTime" value="1"/><generic name="Export" value="off"/><generic name="Reset" value="aclr"/></simulinkBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000"/></libraryBlock></block><block><system fullName="Test_Pattern_Generator/DATA_GENERATE" name="Test_Pattern_Generator_DATA_GENERATE" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="counter" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="col" index="1" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_en" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_en" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="colorbar" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/counter" name="counter" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/col" name="col" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/ctrl_en" name="ctrl_en" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/data_en" name="data_en" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Bus Builder" name="Bus_Builder" subtype="com.altera.dspbuilder.blockset.iobus.BusBuilder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_build"><connectionPoint name="in0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="in2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="3"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Constant11" name="Constant11" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000000000000100"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Constant13" name="Constant13" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000010"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000011"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Counter1" name="Counter1" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="sload" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="ndirection" value="1"/><generic name="use_sload" value="1"/><generic name="svalue" value="1"/><generic name="width" value="24"/><generic name="use_cnt_ena" value="1"/><generic name="use_sclr" value="0"/><generic name="modulus" value="65536"/><generic name="use_ena" value="0"/><generic name="use_sset" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Divider" name="Divider" subtype="com.altera.dspbuilder.blockset.arithmetic.Divider" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_divider"><connectionPoint name="numer" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="denom" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="quotient" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="remain" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="width" value="24"/><generic name="Signed" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/If Statement" name="If_Statement" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="c" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="((a>zero) and (a&lt;b)) or (a=c)"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/If Statement1" name="If_Statement1" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="c" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="((a>b) or (a=b)) and (a&lt;c)"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/If Statement2" name="If_Statement2" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="c" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="((a>b) or (a=b)) and ((a&lt;c) or (a=c))"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/If Statement3" name="If_Statement3" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="a=b"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/If Statement5" name="If_Statement5" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="a>b"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Logical Bit Operator12" name="Logical_Bit_Operator12" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltOR"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="bWidth" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="pipeline" value="0"/><generic name="OutputMsb" value="47"/><generic name="OutputLsb" value="0"/><generic name="aWidth" value="24"/><generic name="Signed" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Pipelined Adder3" name="Pipelined_Adder3" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="0"/><generic name="pipeline" value="2"/><generic name="width" value="24"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/Single Pulse1" name="Single_Pulse1" subtype="com.altera.dspbuilder.blockset.gatecontrol.SinglePulse" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_single_pulse"><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="impulse_width" value="1"/><generic name="delay" value="1"/><generic name="signal_type" value="Step Down"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/State Machine Editor1" name="State_Machine_Editor1" subtype="com.altera.dspbuilder.blockset.statemachinefunctions.StateMachineEditor" synthesizable="true" type="LibraryBlock" entityName="StateMachineEditor1_import"><connectionPoint name="reset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="col_select" index="1" clockdomain="Clock" bwl="3" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data_en" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/DATA_GENERATE/colorbar" name="colorbar" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><signal name="Constant9_output_Counter1_data" type="wire"><src block="Constant9" port="output"/><dst block="Counter1" port="data"/></signal><signal name="Constant8_output_Divider_denom" type="wire"><src block="Constant8" port="output"/><dst block="Divider" port="denom"/></signal><signal name="col_output_Divider_numer" type="wire"><src block="col" port="output"/><dst block="Divider" port="numer"/></signal><signal name="Counter1_q_If_Statement_a" type="wire"><src block="Counter1" port="q"/><dst block="If_Statement" port="a"/></signal><signal name="Divider_quotient_If_Statement_b" type="wire"><src block="Divider" port="quotient"/><dst block="If_Statement" port="b"/></signal><signal name="col_output_If_Statement_c" type="wire"><src block="col" port="output"/><dst block="If_Statement" port="c"/></signal><signal name="If_Statement_true_Bus_Builder_in0" type="wire"><src block="If_Statement" port="true"/><dst block="Bus_Builder" port="in0"/></signal><signal name="Counter1_q_If_Statement1_a" type="wire"><src block="Counter1" port="q"/><dst block="If_Statement1" port="a"/></signal><signal name="Divider_quotient_If_Statement1_b" type="wire"><src block="Divider" port="quotient"/><dst block="If_Statement1" port="b"/></signal><signal name="If_Statement1_true_Bus_Builder_in1" type="wire"><src block="If_Statement1" port="true"/><dst block="Bus_Builder" port="in1"/></signal><signal name="Counter1_q_If_Statement2_a" type="wire"><src block="Counter1" port="q"/><dst block="If_Statement2" port="a"/></signal><signal name="If_Statement2_true_Bus_Builder_in2" type="wire"><src block="If_Statement2" port="true"/><dst block="Bus_Builder" port="in2"/></signal><signal name="Counter1_q_If_Statement3_a" type="wire"><src block="Counter1" port="q"/><dst block="If_Statement3" port="a"/></signal><signal name="col_output_If_Statement3_b" type="wire"><src block="col" port="output"/><dst block="If_Statement3" port="b"/></signal><signal name="counter_output_If_Statement5_a" type="wire"><src block="counter" port="output"/><dst block="If_Statement5" port="a"/></signal><signal name="Constant11_output_If_Statement5_b" type="wire"><src block="Constant11" port="output"/><dst block="If_Statement5" port="b"/></signal><signal name="If_Statement3_true_Logical_Bit_Operator12_data0" type="wire"><src block="If_Statement3" port="true"/><dst block="Logical_Bit_Operator12" port="data0"/></signal><signal name="data_en_output_Logical_Bit_Operator12_data1" type="wire"><src block="data_en" port="output"/><dst block="Logical_Bit_Operator12" port="data1"/></signal><signal name="ctrl_en_output_Logical_Bit_Operator7_data0" type="wire"><src block="ctrl_en" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Logical_Bit_Operator12_result_Logical_Bit_Operator7_data1" type="wire"><src block="Logical_Bit_Operator12" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Logical_Bit_Operator7_result_Counter1_sload" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="Counter1" port="sload"/></signal><signal name="data_en_output_Logical_Bit_Operator8_data0" type="wire"><src block="data_en" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="If_Statement5_true_Logical_Bit_Operator8_data1" type="wire"><src block="If_Statement5" port="true"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter1_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter1" port="cnt_ena"/></signal><signal name="Divider_quotient_Multiplier_dataa" type="wire"><src block="Divider" port="quotient"/><dst block="Multiplier" port="dataa"/></signal><signal name="Constant6_output_Multiplier_datab" type="wire"><src block="Constant6" port="output"/><dst block="Multiplier" port="datab"/></signal><signal name="Multiplier_result_If_Statement1_c" type="wire"><src block="Multiplier" port="result"/><dst block="If_Statement1" port="c"/></signal><signal name="Multiplier_result_If_Statement2_b" type="wire"><src block="Multiplier" port="result"/><dst block="If_Statement2" port="b"/></signal><signal name="col_output_Pipelined_Adder3_dataa" type="wire"><src block="col" port="output"/><dst block="Pipelined_Adder3" port="dataa"/></signal><signal name="Constant13_output_Pipelined_Adder3_datab" type="wire"><src block="Constant13" port="output"/><dst block="Pipelined_Adder3" port="datab"/></signal><signal name="Pipelined_Adder3_result_If_Statement2_c" type="wire"><src block="Pipelined_Adder3" port="result"/><dst block="If_Statement2" port="c"/></signal><signal name="Single_Pulse1_result_State_Machine_Editor1_reset" type="wire"><src block="Single_Pulse1" port="result"/><dst block="State_Machine_Editor1" port="reset"/></signal><signal name="Bus_Builder_output_State_Machine_Editor1_col_select" type="wire"><src block="Bus_Builder" port="output"/><dst block="State_Machine_Editor1" port="col_select"/></signal><signal name="data_en_output_State_Machine_Editor1_data_en" type="wire"><src block="data_en" port="output"/><dst block="State_Machine_Editor1" port="data_en"/></signal><signal name="State_Machine_Editor1_data_colorbar_input" type="wire"><src block="State_Machine_Editor1" port="data"/><dst block="colorbar" port="input"/></signal></system></block><block><libraryBlock fullName="Test_Pattern_Generator/Decoder" name="Decoder" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="01"/><generic name="pipeline" value="1"/><generic name="width" value="2"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Decoder1" name="Decoder1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="10"/><generic name="pipeline" value="1"/><generic name="width" value="2"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="32"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="00000000000000000000000000100000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="32"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="00000000000000000000000000100000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="32"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="00000000000000000000000000100000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="32"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="00000000000000000000000000100000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltOR"/></libraryBlock></block><block><system fullName="Test_Pattern_Generator/MAIN_CTRL" name="Test_Pattern_Generator_MAIN_CTRL" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="col" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="row" index="1" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ready" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_pak1" index="3" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_pak2" index="4" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_pak3" index="5" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="colorbar" index="6" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data" index="0" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="ctrl_en" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="data_en" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sop" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eop" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="counter_1" index="5" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="check_en" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/col" name="col" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/row" name="row" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/ready" name="ready" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/ctrl_pak1" name="ctrl_pak1" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/ctrl_pak2" name="ctrl_pak2" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/ctrl_pak3" name="ctrl_pak3" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/colorbar" name="colorbar" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><system fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP" name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="counter" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_num" index="1" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ready" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_en" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="data_en" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="check_en" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/counter" name="counter" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/pixel_num" name="pixel_num" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="48"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/ready" name="ready" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/Case Statement" name="Case_Statement" subtype="com.altera.dspbuilder.blockset.gatecontrol.Case" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_case_statement"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="r0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="r1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="r2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="r3" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="r4" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="CASE_BLOCK" value="000,001,010,100"/><generic name="hasDefault" value="1"/><generic name="pipeline" value="0"/><generic name="width" value="3"/><generic name="number_outputs" value="5"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/Constant15" name="Constant15" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000100"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/If Statement6" name="If_Statement6" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="a=b"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="1"/><generic name="pipeline" value="2"/><generic name="width" value="24"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/Single Pulse" name="Single_Pulse" subtype="com.altera.dspbuilder.blockset.gatecontrol.SinglePulse" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_single_pulse"><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="impulse_width" value="1"/><generic name="delay" value="1"/><generic name="signal_type" value="Step Down"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/State Machine Editor" name="State_Machine_Editor" subtype="com.altera.dspbuilder.blockset.statemachinefunctions.StateMachineEditor" synthesizable="true" type="LibraryBlock" entityName="StateMachineEditor_import"><connectionPoint name="reset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="ready" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="counter" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data_end" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="state" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/ctrl_en" name="ctrl_en" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/data_en" name="data_en" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/CTRL_TOP/check_en" name="check_en" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="counter_output_If_Statement6_a" type="wire"><src block="counter" port="output"/><dst block="If_Statement6" port="a"/></signal><signal name="pixel_num_output_Pipelined_Adder1_dataa" type="wire"><src block="pixel_num" port="output"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Constant15_output_Pipelined_Adder1_datab" type="wire"><src block="Constant15" port="output"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="Pipelined_Adder1_result_If_Statement6_b" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="If_Statement6" port="b"/></signal><signal name="Single_Pulse_result_State_Machine_Editor_reset" type="wire"><src block="Single_Pulse" port="result"/><dst block="State_Machine_Editor" port="reset"/></signal><signal name="ready_output_State_Machine_Editor_ready" type="wire"><src block="ready" port="output"/><dst block="State_Machine_Editor" port="ready"/></signal><signal name="counter_output_State_Machine_Editor_counter" type="wire"><src block="counter" port="output"/><dst block="State_Machine_Editor" port="counter"/></signal><signal name="If_Statement6_true_State_Machine_Editor_data_end" type="wire"><src block="If_Statement6" port="true"/><dst block="State_Machine_Editor" port="data_end"/></signal><signal name="State_Machine_Editor_state_Case_Statement_input" type="wire"><src block="State_Machine_Editor" port="state"/><dst block="Case_Statement" port="input"/></signal><signal name="Case_Statement_r1_ctrl_en_input" type="wire"><src block="Case_Statement" port="r1"/><dst block="ctrl_en" port="input"/></signal><signal name="Case_Statement_r2_data_en_input" type="wire"><src block="Case_Statement" port="r2"/><dst block="data_en" port="input"/></signal><signal name="Case_Statement_r3_check_en_input" type="wire"><src block="Case_Statement" port="r3"/><dst block="check_en" port="input"/></signal></system></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000100"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="ndirection" value="1"/><generic name="use_sload" value="0"/><generic name="svalue" value="1"/><generic name="width" value="24"/><generic name="use_cnt_ena" value="1"/><generic name="use_sclr" value="1"/><generic name="modulus" value="8388608"/><generic name="use_ena" value="0"/><generic name="use_sset" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/If Statement4" name="If_Statement4" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="a=b"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltOR"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/Logical Bit Operator11" name="Logical_Bit_Operator11" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="bWidth" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="pipeline" value="0"/><generic name="OutputMsb" value="47"/><generic name="OutputLsb" value="0"/><generic name="aWidth" value="24"/><generic name="Signed" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/Pipelined Adder5" name="Pipelined_Adder5" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="1"/><generic name="pipeline" value="0"/><generic name="width" value="24"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><system fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT" name="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="counter" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_en" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_en" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_num" index="3" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_pak1" index="4" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_pak2" index="5" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_pak3" index="6" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="colorbar" index="7" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="sop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eop" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="data" index="2" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/counter" name="counter" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/ctrl_en" name="ctrl_en" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/data_en" name="data_en" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/pixel_num" name="pixel_num" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="48"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/ctrl_pak1" name="ctrl_pak1" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/ctrl_pak2" name="ctrl_pak2" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/ctrl_pak3" name="ctrl_pak3" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/colorbar" name="colorbar" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Bus Concatenation" name="Bus_Concatenation" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="1"/><generic name="widtha" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="1"/><generic name="widtha" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Bus Conversion1" name="Bus_Conversion1" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="2"/><generic name="width_inl" value="24"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Case Statement1" name="Case_Statement1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Case" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_case_statement"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="r0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="r1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="CASE_BLOCK" value="0000000000000100"/><generic name="hasDefault" value="1"/><generic name="pipeline" value="0"/><generic name="width" value="16"/><generic name="number_outputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Case Statement2" name="Case_Statement2" subtype="com.altera.dspbuilder.blockset.gatecontrol.Case" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_case_statement"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="r0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="r1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="CASE_BLOCK" value="0000000000000000,0000000000000100"/><generic name="hasDefault" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="16"/><generic name="number_outputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000001111"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Constant16" name="Constant16" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000000000000011"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Constant18" name="Constant18" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000100"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000001111"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000000010"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000000010"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000000010"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/If Statement7" name="If_Statement7" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="c" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(a=b) or (a=c)"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Logical Bit Operator10" name="Logical_Bit_Operator10" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Logical Bit Operator4" name="Logical_Bit_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltOR"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltOR"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Logical Bit Operator9" name="Logical_Bit_Operator9" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in2" index="3" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in3" index="4" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="use_one_hot_select_bus" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="4"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Multiplexer1" name="Multiplexer1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in2" index="3" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="use_one_hot_select_bus" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="25"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Multiplexer2" name="Multiplexer2" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="use_one_hot_select_bus" value="1"/><generic name="pipeline" value="0"/><generic name="width" value="25"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/Pipelined Adder2" name="Pipelined_Adder2" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="1"/><generic name="pipeline" value="2"/><generic name="width" value="24"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/sop" name="sop" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/eop" name="eop" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/SIGNAL_OUT/data" name="data" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="25"/></libraryBlock></block><signal name="counter_output_Bus_Conversion1_input" type="wire"><src block="counter" port="output"/><dst block="Bus_Conversion1" port="input"/></signal><signal name="counter_output_Case_Statement1_input" type="wire"><src block="counter" port="output"/><dst block="Case_Statement1" port="input"/></signal><signal name="Case_Statement1_r0_Bus_Concatenation1_a" type="wire"><src block="Case_Statement1" port="r0"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Case_Statement1_r1_Bus_Concatenation1_b" type="wire"><src block="Case_Statement1" port="r1"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="counter_output_Case_Statement2_input" type="wire"><src block="counter" port="output"/><dst block="Case_Statement2" port="input"/></signal><signal name="Constant1_output_Delay_input" type="wire"><src block="Constant1" port="output"/><dst block="Delay" port="input"/></signal><signal name="ctrl_pak1_output_Delay1_input" type="wire"><src block="ctrl_pak1" port="output"/><dst block="Delay1" port="input"/></signal><signal name="ctrl_pak2_output_Delay2_input" type="wire"><src block="ctrl_pak2" port="output"/><dst block="Delay2" port="input"/></signal><signal name="ctrl_pak3_output_Delay3_input" type="wire"><src block="ctrl_pak3" port="output"/><dst block="Delay3" port="input"/></signal><signal name="Constant7_output_Delay5_input" type="wire"><src block="Constant7" port="output"/><dst block="Delay5" port="input"/></signal><signal name="ctrl_en_output_Bus_Concatenation_a" type="wire"><src block="ctrl_en" port="output"/><dst block="Bus_Concatenation" port="a"/></signal><signal name="data_en_output_Bus_Concatenation_b" type="wire"><src block="data_en" port="output"/><dst block="Bus_Concatenation" port="b"/></signal><signal name="counter_output_If_Statement7_a" type="wire"><src block="counter" port="output"/><dst block="If_Statement7" port="a"/></signal><signal name="Constant16_output_If_Statement7_b" type="wire"><src block="Constant16" port="output"/><dst block="If_Statement7" port="b"/></signal><signal name="If_Statement7_true_Logical_Bit_Operator10_data0" type="wire"><src block="If_Statement7" port="true"/><dst block="Logical_Bit_Operator10" port="data0"/></signal><signal name="data_en_output_Logical_Bit_Operator10_data1" type="wire"><src block="data_en" port="output"/><dst block="Logical_Bit_Operator10" port="data1"/></signal><signal name="Case_Statement2_r1_Logical_Bit_Operator3_data0" type="wire"><src block="Case_Statement2" port="r1"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="data_en_output_Logical_Bit_Operator3_data1" type="wire"><src block="data_en" port="output"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="ctrl_en_output_Logical_Bit_Operator4_data0" type="wire"><src block="ctrl_en" port="output"/><dst block="Logical_Bit_Operator4" port="data0"/></signal><signal name="Case_Statement2_r0_Logical_Bit_Operator4_data1" type="wire"><src block="Case_Statement2" port="r0"/><dst block="Logical_Bit_Operator4" port="data1"/></signal><signal name="Logical_Bit_Operator4_result_Logical_Bit_Operator5_data0" type="wire"><src block="Logical_Bit_Operator4" port="result"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator3_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="Logical_Bit_Operator10_result_Logical_Bit_Operator6_data1" type="wire"><src block="Logical_Bit_Operator10" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="ctrl_en_output_Logical_Bit_Operator9_data0" type="wire"><src block="ctrl_en" port="output"/><dst block="Logical_Bit_Operator9" port="data0"/></signal><signal name="If_Statement7_true_Logical_Bit_Operator9_data1" type="wire"><src block="If_Statement7" port="true"/><dst block="Logical_Bit_Operator9" port="data1"/></signal><signal name="Logical_Bit_Operator9_result_Logical_Bit_Operator6_data0" type="wire"><src block="Logical_Bit_Operator9" port="result"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Bus_Conversion1_output_Multiplexer_sel" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="Multiplexer" port="sel"/></signal><signal name="Delay_output_Multiplexer_in0" type="wire"><src block="Delay" port="output"/><dst block="Multiplexer" port="in0"/></signal><signal name="Delay1_output_Multiplexer_in1" type="wire"><src block="Delay1" port="output"/><dst block="Multiplexer" port="in1"/></signal><signal name="Delay2_output_Multiplexer_in2" type="wire"><src block="Delay2" port="output"/><dst block="Multiplexer" port="in2"/></signal><signal name="Delay3_output_Multiplexer_in3" type="wire"><src block="Delay3" port="output"/><dst block="Multiplexer" port="in3"/></signal><signal name="Bus_Concatenation_output_Multiplexer1_sel" type="wire"><src block="Bus_Concatenation" port="output"/><dst block="Multiplexer1" port="sel"/></signal><signal name="Constant5_output_Multiplexer1_in0" type="wire"><src block="Constant5" port="output"/><dst block="Multiplexer1" port="in0"/></signal><signal name="Multiplexer_result_Multiplexer1_in2" type="wire"><src block="Multiplexer" port="result"/><dst block="Multiplexer1" port="in2"/></signal><signal name="Bus_Concatenation1_output_Multiplexer2_sel" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Multiplexer2" port="sel"/></signal><signal name="colorbar_output_Multiplexer2_in0" type="wire"><src block="colorbar" port="output"/><dst block="Multiplexer2" port="in0"/></signal><signal name="Delay5_output_Multiplexer2_in1" type="wire"><src block="Delay5" port="output"/><dst block="Multiplexer2" port="in1"/></signal><signal name="Multiplexer2_result_Multiplexer1_in1" type="wire"><src block="Multiplexer2" port="result"/><dst block="Multiplexer1" port="in1"/></signal><signal name="pixel_num_output_Pipelined_Adder2_dataa" type="wire"><src block="pixel_num" port="output"/><dst block="Pipelined_Adder2" port="dataa"/></signal><signal name="Constant18_output_Pipelined_Adder2_datab" type="wire"><src block="Constant18" port="output"/><dst block="Pipelined_Adder2" port="datab"/></signal><signal name="Pipelined_Adder2_result_If_Statement7_c" type="wire"><src block="Pipelined_Adder2" port="result"/><dst block="If_Statement7" port="c"/></signal><signal name="Logical_Bit_Operator5_result_sop_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="sop" port="input"/></signal><signal name="Logical_Bit_Operator6_result_eop_input" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="eop" port="input"/></signal><signal name="Multiplexer1_result_data_input" type="wire"><src block="Multiplexer1" port="result"/><dst block="data" port="input"/></signal></system></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/data" name="data" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="25" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="25"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/ctrl_en" name="ctrl_en" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/data_en" name="data_en" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/sop" name="sop" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/eop" name="eop" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/counter" name="counter_1" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Test_Pattern_Generator/MAIN_CTRL/check_en" name="check_en" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="ready_output_Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_ready" type="wire"><src block="ready" port="output"/><dst block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="ready"/></signal><signal name="Counter_q_Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_counter" type="wire"><src block="Counter" port="q"/><dst block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="counter"/></signal><signal name="Counter_q_If_Statement4_a" type="wire"><src block="Counter" port="q"/><dst block="If_Statement4" port="a"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_ctrl_en_Logical_Bit_Operator1_data0" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="ctrl_en"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_data_en_Logical_Bit_Operator1_data1" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="data_en"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_data_en_Logical_Bit_Operator11_data0" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="data_en"/><dst block="Logical_Bit_Operator11" port="data0"/></signal><signal name="If_Statement4_true_Logical_Bit_Operator11_data1" type="wire"><src block="If_Statement4" port="true"/><dst block="Logical_Bit_Operator11" port="data1"/></signal><signal name="Logical_Bit_Operator11_result_Counter_sclr" type="wire"><src block="Logical_Bit_Operator11" port="result"/><dst block="Counter" port="sclr"/></signal><signal name="col_output_Multiplier1_dataa" type="wire"><src block="col" port="output"/><dst block="Multiplier1" port="dataa"/></signal><signal name="row_output_Multiplier1_datab" type="wire"><src block="row" port="output"/><dst block="Multiplier1" port="datab"/></signal><signal name="Multiplier1_result_Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_pixel_num" type="wire"><src block="Multiplier1" port="result"/><dst block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="pixel_num"/></signal><signal name="Multiplier1_result_Pipelined_Adder5_dataa" type="wire"><src block="Multiplier1" port="result"/><dst block="Pipelined_Adder5" port="dataa"/></signal><signal name="Constant4_output_Pipelined_Adder5_datab" type="wire"><src block="Constant4" port="output"/><dst block="Pipelined_Adder5" port="datab"/></signal><signal name="Pipelined_Adder5_result_If_Statement4_b" type="wire"><src block="Pipelined_Adder5" port="result"/><dst block="If_Statement4" port="b"/></signal><signal name="Counter_q_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_counter" type="wire"><src block="Counter" port="q"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="counter"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_ctrl_en_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_ctrl_en" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="ctrl_en"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="ctrl_en"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_data_en_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_data_en" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="data_en"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="data_en"/></signal><signal name="Multiplier1_result_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_pixel_num" type="wire"><src block="Multiplier1" port="result"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="pixel_num"/></signal><signal name="ctrl_pak1_output_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_ctrl_pak1" type="wire"><src block="ctrl_pak1" port="output"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="ctrl_pak1"/></signal><signal name="ctrl_pak2_output_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_ctrl_pak2" type="wire"><src block="ctrl_pak2" port="output"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="ctrl_pak2"/></signal><signal name="ctrl_pak3_output_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_ctrl_pak3" type="wire"><src block="ctrl_pak3" port="output"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="ctrl_pak3"/></signal><signal name="colorbar_output_Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_colorbar" type="wire"><src block="colorbar" port="output"/><dst block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="colorbar"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_data_data_input" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="data"/><dst block="data" port="input"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_ctrl_en_ctrl_en_input" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="ctrl_en"/><dst block="ctrl_en" port="input"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_data_en_data_en_input" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="data_en"/><dst block="data_en" port="input"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_sop_sop_input" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="sop"/><dst block="sop" port="input"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT_eop_eop_input" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_SIGNAL_OUT" port="eop"/><dst block="eop" port="input"/></signal><signal name="Counter_q_counter_1_input" type="wire"><src block="Counter" port="q"/><dst block="counter_1" port="input"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP_check_en_check_en_input" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL_CTRL_TOP" port="check_en"/><dst block="check_en" port="input"/></signal></system></block><block><simulinkBlock fullName="Test_Pattern_Generator/Repeating&#xa;Sequence&#xa;Stair" name="Repeating_Sequence_Stair" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[0 1 1 1 1 1 1].'"/></simulinkBlock></block><block><simulinkBlock fullName="Test_Pattern_Generator/Repeating&#xa;Sequence&#xa;Stair1" name="Repeating_Sequence_Stair1" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[1].'"/></simulinkBlock></block><block><simulinkBlock fullName="Test_Pattern_Generator/Repeating&#xa;Sequence&#xa;Stair2" name="Repeating_Sequence_Stair2" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[1].'"/></simulinkBlock></block><block><simulinkBlock fullName="Test_Pattern_Generator/Repeating&#xa;Sequence&#xa;Stair3" name="Repeating_Sequence_Stair3" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[255].'"/></simulinkBlock></block><block><simulinkBlock fullName="Test_Pattern_Generator/Scope" name="Scope" subtype="Scope" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Open" value="off"/><generic name="DataFormat" value="StructureWithTime"/><generic name="MaxDataPoints" value="5000"/><generic name="Location" value="1    48  1921  1039"/><generic name="SaveToWorkspace" value="off"/><generic name="TimeRange" value="auto"/><generic name="AxesTitles" value="Unsupported parameter type : struct"/><generic name="TickLabels" value="OneTimeTick"/><generic name="Decimation" value="1"/><generic name="SaveName" value="ScopeData"/><generic name="ZoomMode" value="on"/><generic name="Grid" value="on"/><generic name="NumInputPorts" value="1"/><generic name="YMin" value="-5"/><generic name="SampleInput" value="off"/><generic name="LimitDataPoints" value="on"/><generic name="SampleTime" value="0"/><generic name="YMax" value="5"/></simulinkBlock></block><block><simulinkBlock fullName="Test_Pattern_Generator/Signal Compiler" name="Signal_Compiler" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="DeviceName" value="AUTO"/><generic name="ExportDir" value="E:\FPGA\SOC\Quartus\quartus\dsp_builder"/><generic name="DeviceFamily" value="Cyclone V"/><generic name="EnableSignalTap" value="off"/><generic name="StpClock" value="Clock"/><generic name="UseBoardBlock" value="off"/><generic name="SignalTapDepth" value="128"/><generic name="StpUseDefaultClock" value="on"/><generic name="DisableEarlyHDLGeneration" value="off"/></simulinkBlock></block><block><simulinkBlock fullName="Test_Pattern_Generator/TestBench" name="TestBench" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><annotation name="knownblock" value="testbench"/><generic name="advancedMode" value="on"/><generic name="simdatafile" value="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Test_Pattern_Generator\tb_Test_Pattern_Generator\Test_Pattern_Generator.simdata.tcl"/><generic name="mismatchErrorLevel" value="Error"/><generic name="enable" value="on"/><generic name="maxDisplayErrors" value="10"/><generic name="modelSimGui" value="off"/></simulinkBlock></block><signal name="Avalon_MM_Slave_Avalon_MM_Slave_address_Decoder_data" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_address"/><dst block="Decoder" port="data"/></signal><signal name="Avalon_MM_Slave_Avalon_MM_Slave_address_Decoder1_data" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_address"/><dst block="Decoder1" port="data"/></signal><signal name="Delay_output_Delay2_input" type="wire"><src block="Delay" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay1_output_Delay3_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay3" port="input"/></signal><signal name="Constant3_output_Test_Pattern_Generator_CTRL_PAK_TRANSLATE_dil" type="wire"><src block="Constant3" port="output"/><dst block="Test_Pattern_Generator_CTRL_PAK_TRANSLATE" port="dil"/></signal><signal name="Delay2_output_Test_Pattern_Generator_DATA_GENERATE_col" type="wire"><src block="Delay2" port="output"/><dst block="Test_Pattern_Generator_DATA_GENERATE" port="col"/></signal><signal name="Delay2_output_Test_Pattern_Generator_CTRL_PAK_TRANSLATE_col" type="wire"><src block="Delay2" port="output"/><dst block="Test_Pattern_Generator_CTRL_PAK_TRANSLATE" port="col"/></signal><signal name="Delay3_output_Test_Pattern_Generator_CTRL_PAK_TRANSLATE_row" type="wire"><src block="Delay3" port="output"/><dst block="Test_Pattern_Generator_CTRL_PAK_TRANSLATE" port="row"/></signal><signal name="Avalon_MM_Slave_Avalon_MM_Slave_writedata_Delay_input" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_writedata"/><dst block="Delay" port="input"/></signal><signal name="Avalon_MM_Slave_Avalon_MM_Slave_writedata_Delay1_input" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_writedata"/><dst block="Delay1" port="input"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_check_en_Delay2_ena" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="check_en"/><dst block="Delay2" port="ena"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_check_en_Delay3_ena" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="check_en"/><dst block="Delay3" port="ena"/></signal><signal name="Decoder_dec_Logical_Bit_Operator_data0" type="wire"><src block="Decoder" port="dec"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Avalon_MM_Slave_Avalon_MM_Slave_write_Logical_Bit_Operator_data1" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_write"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Delay_ena" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Delay" port="ena"/></signal><signal name="Avalon_MM_Slave_Avalon_MM_Slave_write_Logical_Bit_Operator1_data0" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_write"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Decoder1_dec_Logical_Bit_Operator1_data1" type="wire"><src block="Decoder1" port="dec"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Delay1_ena" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Delay1" port="ena"/></signal><signal name="Logical_Bit_Operator2_result_Avalon_ST_Source_Avalon_ST_Source_valid" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_valid"/></signal><signal name="Delay2_output_Test_Pattern_Generator_MAIN_CTRL_col" type="wire"><src block="Delay2" port="output"/><dst block="Test_Pattern_Generator_MAIN_CTRL" port="col"/></signal><signal name="Delay3_output_Test_Pattern_Generator_MAIN_CTRL_row" type="wire"><src block="Delay3" port="output"/><dst block="Test_Pattern_Generator_MAIN_CTRL" port="row"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_ready_Test_Pattern_Generator_MAIN_CTRL_ready" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_ready"/><dst block="Test_Pattern_Generator_MAIN_CTRL" port="ready"/></signal><signal name="Test_Pattern_Generator_CTRL_PAK_TRANSLATE_ctrl_pak1_Test_Pattern_Generator_MAIN_CTRL_ctrl_pak1" type="wire"><src block="Test_Pattern_Generator_CTRL_PAK_TRANSLATE" port="ctrl_pak1"/><dst block="Test_Pattern_Generator_MAIN_CTRL" port="ctrl_pak1"/></signal><signal name="Test_Pattern_Generator_CTRL_PAK_TRANSLATE_ctrl_pak2_Test_Pattern_Generator_MAIN_CTRL_ctrl_pak2" type="wire"><src block="Test_Pattern_Generator_CTRL_PAK_TRANSLATE" port="ctrl_pak2"/><dst block="Test_Pattern_Generator_MAIN_CTRL" port="ctrl_pak2"/></signal><signal name="Test_Pattern_Generator_CTRL_PAK_TRANSLATE_ctrl_pak3_Test_Pattern_Generator_MAIN_CTRL_ctrl_pak3" type="wire"><src block="Test_Pattern_Generator_CTRL_PAK_TRANSLATE" port="ctrl_pak3"/><dst block="Test_Pattern_Generator_MAIN_CTRL" port="ctrl_pak3"/></signal><signal name="Test_Pattern_Generator_DATA_GENERATE_colorbar_Test_Pattern_Generator_MAIN_CTRL_colorbar" type="wire"><src block="Test_Pattern_Generator_DATA_GENERATE" port="colorbar"/><dst block="Test_Pattern_Generator_MAIN_CTRL" port="colorbar"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_data_Avalon_ST_Source_Avalon_ST_Source_data" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="data"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_data"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_ctrl_en_Logical_Bit_Operator2_data0" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="ctrl_en"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_ctrl_en_Test_Pattern_Generator_DATA_GENERATE_ctrl_en" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="ctrl_en"/><dst block="Test_Pattern_Generator_DATA_GENERATE" port="ctrl_en"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_data_en_Logical_Bit_Operator2_data1" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="data_en"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_data_en_Test_Pattern_Generator_DATA_GENERATE_data_en" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="data_en"/><dst block="Test_Pattern_Generator_DATA_GENERATE" port="data_en"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_sop_Avalon_ST_Source_Avalon_ST_Source_startofpacket" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="sop"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_startofpacket"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_eop_Avalon_ST_Source_Avalon_ST_Source_endofpacket" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="eop"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_endofpacket"/></signal><signal name="Test_Pattern_Generator_MAIN_CTRL_counter_1_Test_Pattern_Generator_DATA_GENERATE_counter" type="wire"><src block="Test_Pattern_Generator_MAIN_CTRL" port="counter_1"/><dst block="Test_Pattern_Generator_DATA_GENERATE" port="counter"/></signal><signal name="Repeating_Sequence_Stair_out0_Avalon_ST_Source_Avalon_ST_Source_ready_simulink" type="wire"><src block="Repeating_Sequence_Stair" port="out0"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_ready_simulink"/></signal><signal name="Repeating_Sequence_Stair1_out0_Avalon_MM_Slave_Avalon_MM_Slave_address_simulink" type="wire"><src block="Repeating_Sequence_Stair1" port="out0"/><dst block="Avalon_MM_Slave" port="Avalon_MM_Slave_address_simulink"/></signal><signal name="Repeating_Sequence_Stair2_out0_Avalon_MM_Slave_Avalon_MM_Slave_write_simulink" type="wire"><src block="Repeating_Sequence_Stair2" port="out0"/><dst block="Avalon_MM_Slave" port="Avalon_MM_Slave_write_simulink"/></signal><signal name="Repeating_Sequence_Stair3_out0_Avalon_MM_Slave_Avalon_MM_Slave_writedata_simulink" type="wire"><src block="Repeating_Sequence_Stair3" port="out0"/><dst block="Avalon_MM_Slave" port="Avalon_MM_Slave_writedata_simulink"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_data_simulink_Scope_in0" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_data_simulink"/><dst block="Scope" port="in0"/></signal><version numbers="13 1" longstring="13.1 Build 162 10/23/2013" shortstring="13.1" date="2015-02-27"/></model>