

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      2.27136MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
77b2d49316c53bbeec8a503b72063f71  /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_17mhYt
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0naMA0"
Running: cat _ptx_0naMA0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_eOVhdx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_eOVhdx --output-file  /dev/null 2> _ptx_0naMA0info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0naMA0 _ptx2_eOVhdx _ptx_0naMA0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 11808
gpu_sim_insn = 1245376
gpu_ipc =     105.4688
gpu_tot_sim_cycle = 234212
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       5.3173
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2408
partiton_reqs_in_parallel = 259776
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1091
partiton_reqs_in_parallel_util = 259776
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 11808
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =      17.8202 GB/Sec
L2_BW_total  =       0.8984 GB/Sec
gpu_total_sim_rate=155672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 322
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16035	W0_Idle:27332	W0_Scoreboard:73732	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 1791 
averagemflatency = 1001 
max_icnt2mem_latency = 1550 
max_icnt2sh_latency = 234211 
mrq_lat_table:140 	31 	41 	66 	126 	143 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76 	258 	517 	1284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	131 	32 	28 	1 	210 	17 	513 	466 	822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	498 	1093 	526 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	7 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:      2209      2212         0         0      5636         0         0         0         0         0         0         0         0         0      1493      1497 
dram[1]:      2213      2219     11707         0      7725         0         0         0         0         0         0     11179         0         0      1493      1496 
dram[2]:      2209      2212         0         0         0         0         0         0         0         0         0         0         0         0      1493      1497 
dram[3]:      2213      2219         0      7490         0         0      2440      6460         0         0         0         0         0         0      1493      1496 
dram[4]:      2210      2214     10307         0     11275         0         0         0         0         0         0         0         0         0      1265      6816 
dram[5]:      2219      2225      8595     10953         0         0     11795         0         0         0         0         0         0         0      1493      1497 
dram[6]:      2204      2209         0         0         0         0         0      6349         0         0         0         0         0         0      1493      1496 
dram[7]:      2211      2218      9451         0      9773         0         0         0     10355         0         0         0         0         0      1493      1494 
dram[8]:      2214      2216         0         0         0      7205      8061         0         0     10356         0         0         0         0      1493      1494 
dram[9]:      2218      2220         0         0      4690         0         0         0         0         0         0         0         0         0      1493      1494 
dram[10]:      2213      2214         0         0      8917         0         0         0         0         0         0         0         0         0      7088      1496 
average row accesses per activate:
dram[0]: 10.000000  9.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]:  9.000000  9.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]:  9.000000  9.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]:  9.000000 11.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[7]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[9]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 560/73 = 7.671233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         9         0         0         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:         9         9         1         0         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:         9         9         0         1         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:         9         9         1         0         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:         9        10         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        10         9         0         0         0         0         0         1         0         0         0         0         0         0        15        15 
dram[7]:         9         9         1         0         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:         8         8         0         0         0         2         1         0         0         1         0         0         0         0        15        15 
dram[9]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 544
min_bank_accesses = 0!
chip skew: 54/46 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4199      3954    none      none        1843    none      none      none      none      none      none      none      none      none        4121      4181
dram[1]:       3863      3944       119    none         170    none      none      none      none      none      none         239    none      none        4115      4197
dram[2]:       3863      3919    none      none      none      none      none      none      none      none      none      none      none      none        4104      4175
dram[3]:       3884      3928    none         473    none      none        2338       394    none      none      none      none      none      none        4297      4388
dram[4]:       3901      3982       170    none         250    none      none      none      none      none      none      none      none      none        4033      3734
dram[5]:       3836      3225       170       119    none      none         170    none      none      none      none      none      none      none        3982      4056
dram[6]:       3294      3942    none      none      none      none      none         352    none      none      none      none      none      none        4210      4302
dram[7]:       3948      3986       170    none         352    none      none      none         201    none      none      none      none      none        4195      4296
dram[8]:       4254      4251    none      none      none         298       352    none      none         630    none      none      none      none        4197      4292
dram[9]:       3714      3729    none      none        1144    none      none      none      none      none      none      none      none      none        4191      4285
dram[10]:       3733      3758    none      none         352    none      none      none      none      none      none      none      none      none        3727      4282
maximum mf latency per bank:
dram[0]:       1370      1379         0         0       933         0         0         0         0         0         0         0         0         0      1366      1381
dram[1]:       1368      1384       239         0       341         0         0         0         0         0         0       478         0         0      1367      1393
dram[2]:       1362      1373         0         0         0         0         0         0         0         0         0         0         0         0      1362      1382
dram[3]:       1372      1388         0       947         0         0       904       788         0         0         0         0         0         0      1366      1396
dram[4]:       1400      1405       341         0       250         0         0         0         0         0         0         0         0         0      1374      1791
dram[5]:       1411      1410       341       239         0         0       341         0         0         0         0         0         0         0      1392      1407
dram[6]:       1435      1455         0         0         0         0         0       352         0         0         0         0         0         0      1383      1412
dram[7]:       1426      1454       341         0       352         0         0         0       402         0         0         0         0         0      1363      1401
dram[8]:       1389      1381         0         0         0       352       352         0         0      1260         0         0         0         0      1372      1406
dram[9]:       1374      1390         0         0      1144         0         0         0         0         0         0         0         0         0      1368      1399
dram[10]:       1381      1392         0         0       352         0         0         0         0         0         0         0         0         0      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21725 n_act=6 n_pre=1 n_req=48 n_rd=192 n_write=0 bw_util=0.01752
n_activity=480 dram_eff=0.8
bk0: 40a 21755i bk1: 36a 21713i bk2: 0a 21923i bk3: 0a 21925i bk4: 4a 21905i bk5: 0a 21923i bk6: 0a 21923i bk7: 0a 21923i bk8: 0a 21923i bk9: 0a 21924i bk10: 0a 21924i bk11: 0a 21924i bk12: 0a 21925i bk13: 0a 21925i bk14: 56a 21797i bk15: 56a 21704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0793651
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21718 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.01815
n_activity=520 dram_eff=0.7654
bk0: 36a 21787i bk1: 36a 21727i bk2: 4a 21898i bk3: 0a 21922i bk4: 4a 21898i bk5: 0a 21922i bk6: 0a 21922i bk7: 0a 21923i bk8: 0a 21925i bk9: 0a 21925i bk10: 0a 21925i bk11: 4a 21899i bk12: 0a 21923i bk13: 0a 21924i bk14: 56a 21794i bk15: 56a 21699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0799124
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21736 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.01679
n_activity=400 dram_eff=0.92
bk0: 36a 21771i bk1: 36a 21713i bk2: 0a 21923i bk3: 0a 21924i bk4: 0a 21924i bk5: 0a 21924i bk6: 0a 21924i bk7: 0a 21924i bk8: 0a 21924i bk9: 0a 21924i bk10: 0a 21924i bk11: 0a 21924i bk12: 0a 21924i bk13: 0a 21925i bk14: 56a 21796i bk15: 56a 21704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0858876
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21713 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.01843
n_activity=572 dram_eff=0.7063
bk0: 36a 21764i bk1: 36a 21711i bk2: 0a 21924i bk3: 4a 21898i bk4: 0a 21924i bk5: 0a 21924i bk6: 8a 21873i bk7: 4a 21896i bk8: 0a 21922i bk9: 0a 21922i bk10: 0a 21924i bk11: 0a 21924i bk12: 0a 21924i bk13: 0a 21925i bk14: 56a 21795i bk15: 56a 21698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0989783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21706 n_act=9 n_pre=3 n_req=53 n_rd=204 n_write=2 bw_util=0.01879
n_activity=624 dram_eff=0.6603
bk0: 36a 21754i bk1: 36a 21700i bk2: 4a 21897i bk3: 0a 21922i bk4: 4a 21904i bk5: 0a 21924i bk6: 0a 21924i bk7: 0a 21924i bk8: 0a 21924i bk9: 0a 21924i bk10: 0a 21924i bk11: 0a 21925i bk12: 0a 21925i bk13: 0a 21927i bk14: 60a 21773i bk15: 64a 21629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0982941
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8050a400, atomic=0 1 entries : 0x7fcb03752c10 :  mf: uid= 50823, sid01:w00, part=5, addr=0x8050a440, load , size=32, unknown  status = IN_PARTITION_DRAM (234211), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21692 n_act=10 n_pre=3 n_req=58 n_rd=215 n_write=4 bw_util=0.01998
n_activity=672 dram_eff=0.6518
bk0: 36a 21780i bk1: 40a 21709i bk2: 4a 21895i bk3: 4a 21895i bk4: 0a 21921i bk5: 0a 21923i bk6: 3a 21900i bk7: 0a 21923i bk8: 0a 21924i bk9: 0a 21924i bk10: 0a 21925i bk11: 0a 21927i bk12: 0a 21927i bk13: 0a 21928i bk14: 64a 21766i bk15: 64a 21653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.079137
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21718 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.01834
n_activity=505 dram_eff=0.796
bk0: 40a 21730i bk1: 36a 21699i bk2: 0a 21922i bk3: 0a 21924i bk4: 0a 21925i bk5: 0a 21925i bk6: 0a 21925i bk7: 4a 21905i bk8: 0a 21923i bk9: 0a 21923i bk10: 0a 21923i bk11: 0a 21923i bk12: 0a 21924i bk13: 0a 21925i bk14: 60a 21786i bk15: 60a 21682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0820106
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21711 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.01879
n_activity=536 dram_eff=0.7687
bk0: 36a 21760i bk1: 36a 21709i bk2: 4a 21897i bk3: 0a 21922i bk4: 4a 21904i bk5: 0a 21923i bk6: 0a 21924i bk7: 0a 21924i bk8: 4a 21898i bk9: 0a 21922i bk10: 0a 21922i bk11: 0a 21924i bk12: 0a 21925i bk13: 0a 21926i bk14: 60a 21788i bk15: 60a 21684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.102536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21716 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.01834
n_activity=538 dram_eff=0.7472
bk0: 32a 21773i bk1: 32a 21720i bk2: 0a 21922i bk3: 0a 21924i bk4: 0a 21925i bk5: 8a 21898i bk6: 4a 21904i bk7: 0a 21923i bk8: 0a 21924i bk9: 4a 21899i bk10: 0a 21923i bk11: 0a 21923i bk12: 0a 21924i bk13: 0a 21925i bk14: 60a 21790i bk15: 60a 21680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0896278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21731 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01715
n_activity=460 dram_eff=0.8174
bk0: 32a 21790i bk1: 32a 21737i bk2: 0a 21923i bk3: 0a 21924i bk4: 4a 21904i bk5: 0a 21923i bk6: 0a 21923i bk7: 0a 21923i bk8: 0a 21924i bk9: 0a 21924i bk10: 0a 21924i bk11: 0a 21924i bk12: 0a 21924i bk13: 0a 21926i bk14: 60a 21788i bk15: 60a 21682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0790458
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21924 n_nop=21724 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.01761
n_activity=512 dram_eff=0.7539
bk0: 32a 21778i bk1: 32a 21727i bk2: 0a 21922i bk3: 0a 21923i bk4: 4a 21904i bk5: 0a 21923i bk6: 0a 21923i bk7: 0a 21923i bk8: 0a 21923i bk9: 0a 21925i bk10: 0a 21925i bk11: 0a 21925i bk12: 0a 21925i bk13: 0a 21926i bk14: 64a 21749i bk15: 60a 21682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.067141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 25, Miss_rate = 0.195, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 122, Miss = 26, Miss_rate = 0.213, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 27, Miss_rate = 0.270, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[16]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.4095
	minimum = 6
	maximum = 96
Network latency average = 18.8957
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.7096
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00376032
	minimum = 0.00287953 (at node 0)
	maximum = 0.00542028 (at node 1)
Accepted packet rate average = 0.00376032
	minimum = 0.00287953 (at node 0)
	maximum = 0.00542028 (at node 1)
Injected flit rate average = 0.00588016
	minimum = 0.00287953 (at node 0)
	maximum = 0.0141436 (at node 39)
Accepted flit rate average= 0.00588016
	minimum = 0.00389583 (at node 29)
	maximum = 0.0106712 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4095 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.8957 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.7096 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00376032 (1 samples)
	minimum = 0.00287953 (1 samples)
	maximum = 0.00542028 (1 samples)
Accepted packet rate average = 0.00376032 (1 samples)
	minimum = 0.00287953 (1 samples)
	maximum = 0.00542028 (1 samples)
Injected flit rate average = 0.00588016 (1 samples)
	minimum = 0.00287953 (1 samples)
	maximum = 0.0141436 (1 samples)
Accepted flit rate average = 0.00588016 (1 samples)
	minimum = 0.00389583 (1 samples)
	maximum = 0.0106712 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 155672 (inst/sec)
gpgpu_simulation_rate = 29276 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2085
gpu_sim_insn = 1114192
gpu_ipc =     534.3846
gpu_tot_sim_cycle = 458447
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       5.1469
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 6956
partiton_reqs_in_parallel = 45692
partiton_reqs_in_parallel_total    = 259776
partiton_level_parallism =      21.9146
partiton_level_parallism_total  =       0.6663
partiton_reqs_in_parallel_util = 45692
partiton_reqs_in_parallel_util_total    = 259776
gpu_sim_cycle_parition_util = 2085
gpu_tot_sim_cycle_parition_util    = 11808
partiton_level_parallism_util =      21.9146
partiton_level_parallism_util_total  =      21.9872
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      97.1025 GB/Sec
L2_BW_total  =       0.9006 GB/Sec
gpu_total_sim_rate=181505

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.1265
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37695
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
65, 65, 64, 65, 64, 65, 64, 65, 80, 65, 65, 65, 65, 65, 65, 65, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 59, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5219
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 330
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20375	W0_Idle:50568	W0_Scoreboard:102156	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 1791 
averagemflatency = 679 
max_icnt2mem_latency = 1550 
max_icnt2sh_latency = 458446 
mrq_lat_table:381 	47 	74 	99 	161 	203 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	287 	2112 	532 	1284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	477 	165 	94 	2 	1770 	47 	513 	466 	822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	881 	1663 	1518 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	9 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:      2209      2212       967       969      5636         0         0         0         0         0         0         0         0         0      1493      1497 
dram[1]:      2213      2219     11707      1002      7725         0         0         0         0         0         0     11179         0         0      1493      1496 
dram[2]:      2209      2212      1002      1007         0         0         0         0         0         0         0         0         0         0      1493      1497 
dram[3]:      2213      2219      1010      7490         0         0      2440      6460         0         0         0         0         0         0      1493      1496 
dram[4]:      2210      2214     10307      1010     11275         0         0         0         0         0         0         0         0         0      1265      6816 
dram[5]:      2219      2225      8595     10953         0         0     11795         0         0         0         0         0         0         0      1493      1497 
dram[6]:      2204      2209      1028      1023         0         0         0      6349         0         0         0         0         0         0      1493      1496 
dram[7]:      2211      2218      9451       988      9773         0         0         0     10355         0         0         0         0         0      1493      1494 
dram[8]:      2214      2216       993       996         0      7205      8061         0         0     10356         0         0      1541         0      1493      1494 
dram[9]:      2218      2220      1003       945      4690         0         0         0         0         0         0         0         0         0      1493      1494 
dram[10]:      2213      2214       984       987      8917         0         0         0         0         0         0         0         0         0      7088      1496 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]: 16.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]: 16.000000 16.000000 16.000000 17.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 17.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan  7.000000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:        16        16        16        16         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:        16        16        16        16         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:        16        16        16        16         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:        16        16        16        16         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        16        16        16        16         0         0         0         1         0         0         0         0         0         0        16        16 
dram[7]:        16        16        16        16         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         0         2         1         0         0         1         0         0         1         0        15        15 
dram[9]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 1051
min_bank_accesses = 0!
chip skew: 99/92 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3005      2797      1324      1574      1843    none      none      none      none      none      none      none      none      none        4121      4181
dram[1]:       2745      2756      1240      1500       170    none      none      none      none      none      none         239    none      none        4131      4197
dram[2]:       2765      2752      1422      1509    none      none      none      none      none      none      none      none      none      none        4104      4208
dram[3]:       2814      2763      1425      1456    none      none        2338       394    none      none      none      none      none      none        4314      4388
dram[4]:       2804      2825      1245      1490       482    none      none      none      none      none      none      none      none      none        4049      3734
dram[5]:       2790      2630      1230      1373    none      none         170    none      none      none      none      none      none      none        3982      4056
dram[6]:       2696      2812      1452      1680    none      none      none         584    none      none      none      none      none      none        3947      4033
dram[7]:       2793      2810      1328      1529       584    none      none      none         201    none      none      none      none      none        4195      4296
dram[8]:       2804      2784      1386      1544    none         530       584    none      none         630    none      none         239    none        4197      4292
dram[9]:       2538      2515      1492      1517      1376    none      none      none      none      none      none      none      none      none        4206      4285
dram[10]:       2535      2509      1350      1462       584    none      none      none      none      none      none      none      none      none        3727      4282
maximum mf latency per bank:
dram[0]:       1370      1379       425       486       933         0         0         0         0         0         0         0         0         0      1366      1381
dram[1]:       1368      1384       420       475       341         0         0         0         0         0         0       478         0         0      1367      1393
dram[2]:       1362      1373       447       479         0         0         0         0         0         0         0         0         0         0      1362      1382
dram[3]:       1372      1388       440       947         0         0       904       788         0         0         0         0         0         0      1366      1396
dram[4]:       1400      1405       443       483       250         0         0         0         0         0         0         0         0         0      1374      1791
dram[5]:       1411      1410       437       472         0         0       341         0         0         0         0         0         0         0      1392      1407
dram[6]:       1435      1455       485       552         0         0         0       352         0         0         0         0         0         0      1383      1412
dram[7]:       1426      1454       462       498       352         0         0         0       402         0         0         0         0         0      1363      1401
dram[8]:       1389      1381       472       489         0       352       352         0         0      1260         0         0       239         0      1372      1406
dram[9]:       1374      1390       479       484      1144         0         0         0         0         0         0         0         0         0      1368      1399
dram[10]:       1381      1392       457       467       352         0         0         0         0         0         0         0         0         0      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25409 n_act=8 n_pre=1 n_req=94 n_rd=376 n_write=0 bw_util=0.02915
n_activity=920 dram_eff=0.8174
bk0: 68a 25570i bk1: 64a 25502i bk2: 64a 25562i bk3: 64a 25449i bk4: 4a 25774i bk5: 0a 25792i bk6: 0a 25793i bk7: 0a 25793i bk8: 0a 25793i bk9: 0a 25794i bk10: 0a 25794i bk11: 0a 25794i bk12: 0a 25795i bk13: 0a 25795i bk14: 56a 25667i bk15: 56a 25574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.134334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25407 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.02939
n_activity=938 dram_eff=0.8081
bk0: 64a 25593i bk1: 64a 25520i bk2: 64a 25571i bk3: 64a 25463i bk4: 4a 25767i bk5: 0a 25791i bk6: 0a 25791i bk7: 0a 25792i bk8: 0a 25795i bk9: 0a 25795i bk10: 0a 25795i bk11: 4a 25769i bk12: 0a 25793i bk13: 0a 25794i bk14: 56a 25664i bk15: 56a 25569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.143561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25420 n_act=6 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.02853
n_activity=825 dram_eff=0.8921
bk0: 64a 25589i bk1: 64a 25508i bk2: 64a 25573i bk3: 64a 25473i bk4: 0a 25792i bk5: 0a 25792i bk6: 0a 25793i bk7: 0a 25793i bk8: 0a 25793i bk9: 0a 25794i bk10: 0a 25794i bk11: 0a 25794i bk12: 0a 25794i bk13: 0a 25796i bk14: 56a 25667i bk15: 56a 25575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25402 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.02962
n_activity=982 dram_eff=0.778
bk0: 64a 25572i bk1: 64a 25498i bk2: 64a 25584i bk3: 64a 25471i bk4: 0a 25793i bk5: 0a 25793i bk6: 8a 25742i bk7: 4a 25765i bk8: 0a 25791i bk9: 0a 25791i bk10: 0a 25794i bk11: 0a 25794i bk12: 0a 25795i bk13: 0a 25796i bk14: 56a 25666i bk15: 56a 25569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.153873
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25395 n_act=10 n_pre=3 n_req=98 n_rd=384 n_write=2 bw_util=0.02993
n_activity=1032 dram_eff=0.7481
bk0: 64a 25564i bk1: 64a 25469i bk2: 64a 25580i bk3: 64a 25472i bk4: 4a 25773i bk5: 0a 25793i bk6: 0a 25793i bk7: 0a 25793i bk8: 0a 25793i bk9: 0a 25793i bk10: 0a 25793i bk11: 0a 25795i bk12: 0a 25795i bk13: 0a 25798i bk14: 60a 25644i bk15: 64a 25500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.138133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25389 n_act=10 n_pre=3 n_req=101 n_rd=388 n_write=4 bw_util=0.03039
n_activity=1076 dram_eff=0.7286
bk0: 64a 25575i bk1: 64a 25502i bk2: 64a 25542i bk3: 64a 25466i bk4: 0a 25791i bk5: 0a 25793i bk6: 4a 25768i bk7: 0a 25793i bk8: 0a 25794i bk9: 0a 25794i bk10: 0a 25795i bk11: 0a 25797i bk12: 0a 25797i bk13: 0a 25798i bk14: 64a 25636i bk15: 64a 25523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.119718
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25394 n_act=9 n_pre=2 n_req=98 n_rd=388 n_write=1 bw_util=0.03016
n_activity=983 dram_eff=0.7915
bk0: 64a 25532i bk1: 64a 25493i bk2: 64a 25554i bk3: 64a 25444i bk4: 0a 25793i bk5: 0a 25793i bk6: 0a 25794i bk7: 4a 25774i bk8: 0a 25793i bk9: 0a 25793i bk10: 0a 25793i bk11: 0a 25794i bk12: 0a 25795i bk13: 0a 25797i bk14: 64a 25626i bk15: 64a 25503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.189153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25400 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.02993
n_activity=979 dram_eff=0.7886
bk0: 64a 25578i bk1: 64a 25506i bk2: 64a 25554i bk3: 64a 25474i bk4: 4a 25773i bk5: 0a 25792i bk6: 0a 25793i bk7: 0a 25793i bk8: 4a 25767i bk9: 0a 25791i bk10: 0a 25791i bk11: 0a 25793i bk12: 0a 25796i bk13: 0a 25797i bk14: 60a 25659i bk15: 60a 25555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.16593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25381 n_act=10 n_pre=0 n_req=106 n_rd=396 n_write=7 bw_util=0.03125
n_activity=1034 dram_eff=0.7795
bk0: 64a 25573i bk1: 64a 25497i bk2: 64a 25557i bk3: 64a 25435i bk4: 0a 25793i bk5: 8a 25767i bk6: 4a 25773i bk7: 0a 25792i bk8: 0a 25794i bk9: 4a 25769i bk10: 0a 25793i bk11: 0a 25794i bk12: 4a 25763i bk13: 0a 25794i bk14: 60a 25660i bk15: 60a 25551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.180119
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25407 n_act=7 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.02946
n_activity=941 dram_eff=0.8077
bk0: 64a 25598i bk1: 64a 25508i bk2: 64a 25546i bk3: 64a 25444i bk4: 4a 25772i bk5: 0a 25791i bk6: 0a 25792i bk7: 0a 25792i bk8: 0a 25794i bk9: 0a 25794i bk10: 0a 25794i bk11: 0a 25794i bk12: 0a 25794i bk13: 0a 25796i bk14: 60a 25659i bk15: 60a 25553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.171319
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25794 n_nop=25400 n_act=8 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.02985
n_activity=937 dram_eff=0.8218
bk0: 64a 25589i bk1: 64a 25492i bk2: 64a 25534i bk3: 64a 25438i bk4: 4a 25772i bk5: 0a 25792i bk6: 0a 25792i bk7: 0a 25793i bk8: 0a 25793i bk9: 0a 25795i bk10: 0a 25795i bk11: 0a 25795i bk12: 0a 25795i bk13: 0a 25796i bk14: 64a 25619i bk15: 60a 25553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.141777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 217, Miss = 48, Miss_rate = 0.221, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 198, Miss = 49, Miss_rate = 0.247, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3169
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.9223
	minimum = 6
	maximum = 88
Network latency average = 15.8659
	minimum = 6
	maximum = 71
Slowest packet = 4441
Flit latency average = 16.2955
	minimum = 6
	maximum = 70
Slowest flit = 13257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.020499
	minimum = 0.0158349 (at node 2)
	maximum = 0.0290307 (at node 40)
Accepted packet rate average = 0.020499
	minimum = 0.0158349 (at node 2)
	maximum = 0.0290307 (at node 40)
Injected flit rate average = 0.0315547
	minimum = 0.0158349 (at node 2)
	maximum = 0.077975 (at node 40)
Accepted flit rate average= 0.0315547
	minimum = 0.0220729 (at node 28)
	maximum = 0.0571017 (at node 15)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6659 (2 samples)
	minimum = 6 (2 samples)
	maximum = 92 (2 samples)
Network latency average = 17.3808 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 16.5026 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0121297 (2 samples)
	minimum = 0.00935723 (2 samples)
	maximum = 0.0172255 (2 samples)
Accepted packet rate average = 0.0121297 (2 samples)
	minimum = 0.00935723 (2 samples)
	maximum = 0.0172255 (2 samples)
Injected flit rate average = 0.0187174 (2 samples)
	minimum = 0.00935723 (2 samples)
	maximum = 0.0460593 (2 samples)
Accepted flit rate average = 0.0187174 (2 samples)
	minimum = 0.0129844 (2 samples)
	maximum = 0.0338865 (2 samples)
Injected packet size average = 1.54311 (2 samples)
Accepted packet size average = 1.54311 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 181505 (inst/sec)
gpgpu_simulation_rate = 35265 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 26135
gpu_sim_insn = 1246472
gpu_ipc =      47.6936
gpu_tot_sim_cycle = 707240
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       5.0988
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 6956
partiton_reqs_in_parallel = 574970
partiton_reqs_in_parallel_total    = 305468
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2449
partiton_reqs_in_parallel_util = 574970
partiton_reqs_in_parallel_util_total    = 305468
gpu_sim_cycle_parition_util = 26135
gpu_tot_sim_cycle_parition_util    = 13893
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9956
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       8.8202 GB/Sec
L2_BW_total  =       0.9097 GB/Sec
gpu_total_sim_rate=156784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5465
	L1I_total_cache_miss_rate = 0.0823
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5465
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 103, 285, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5219
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 330
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26416	W0_Idle:204056	W0_Scoreboard:256934	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 14782 
averagemflatency = 501 
max_icnt2mem_latency = 14536 
max_icnt2sh_latency = 707239 
mrq_lat_table:498 	53 	87 	117 	163 	203 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2608 	2199 	533 	1286 	3 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2528 	185 	94 	2 	2115 	47 	514 	466 	824 	3 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3158 	1706 	1518 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	104 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	10 	5 	8 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:      2209      2212       967       969      5636         0     23027     16442     19662     13516         0         0         0     13764     22053      1497 
dram[1]:      2213      2219     11707      1002      7725     24733     20989     21675         0         0         0     11179      6830     10224      1493      1496 
dram[2]:     10664      2212      1002      1007         0         0         0     13244         0         0     14374         0         0         0      1493     14582 
dram[3]:      2213      2219      1010      7490     10417      9458      2440      9233         0         0         0     17817     24376     19143      1493     16315 
dram[4]:      2210      2214     10307      6599     11931     20205      8601     11208         0         0         0         0     16219         0     20016      6816 
dram[5]:      2219      2225      8595     10953     10351      8758     11795         0         0     11798     14917     24397         0         0     19778     11695 
dram[6]:      2204      2209      3012      1023     21727     11208     14366      6349     20876         0         0         0         0         0      1493     12000 
dram[7]:      2211      2218      9451       988      9773     18484     20031     12134     10355         0         0         0         0         0      1493      1494 
dram[8]:      2214      2216       993       996     14836     13621      8061     14726         0     10356         0         0     11113         0      1493      1494 
dram[9]:      2218      2220      1003      3095      4690     18559         0     21960         0         0     25113     19402         0         0      8522      1494 
dram[10]:      2213      2214       984       987      8917     15256         0      9495     12057         0     12603     21557         0         0      7088     11717 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/170 = 7.229412
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:       3305      3162      1347      1588      1759    none         250       313     13298       186    none      none      none         169      4114      4737
dram[1]:       3072      3089      1303      1500       481       352       352       170    none      none      none        1532      3893      8826      4694      4749
dram[2]:       3508      3104      1459      1531    none      none      none         352    none      none         900    none      none      none        4672      3806
dram[3]:       3171      3130      1434      1456       352       413      1674       676    none      none      none         170       170     15302      4870      4334
dram[4]:       3153      3144      1258      1835       292       352       304       169    none      none      none      none         170    none        4046      4232
dram[5]:       3109      2930      1273      1373       379      2111       871    none      none         169       924       170    none      none        3637      4085
dram[6]:       3023      3144      1643      1711       170       349       233       584       170    none      none      none      none      none        4466      3694
dram[7]:       3127      3129      1328      1543       425       233       352       352       447    none      none      none      none      none        4761      4854
dram[8]:       3116      3083      1394      1575       348       351       530       170    none         619    none      none         224    none        4770      4850
dram[9]:       2850      2829      1536      1720       689       261    none         250    none      none         170     12782    none      none        4234      4837
dram[10]:       2809      2782      1350      1477       464       170    none         352       170    none         242      1114    none      none        4276      4286
maximum mf latency per bank:
dram[0]:       1370      1379       425       486       933         0       250       352     12518       341         0         0         0       341      1366      1381
dram[1]:       1368      1384       420       475       358       352       352       341         0         0         0      8945      5845      7526      1367      1393
dram[2]:       8987      1373       447       479         0         0         0       352         0         0       250         0         0         0      1362      1866
dram[3]:       1372      1388       440       947       352       345       904       788         0         0         0       341       341     14782      1366      1396
dram[4]:       1400      1405       443      6116       359       352       358       341         0         0         0         0       341         0      1374      1791
dram[5]:       1411      1410       437       472       352      6618       341         0         0       341       734       341         0         0      1392      1407
dram[6]:       1435      1455      3294       552       341       352       359       352       341         0         0         0         0         0      1383      2957
dram[7]:       1426      1454       462       498       352       352       352       352       402         0         0         0         0         0      1363      1401
dram[8]:       1389      1381       472       489       352       352       352       341         0      1260         0         0       347         0      1372      1406
dram[9]:       1374      1390       479      3283      1144       359         0       250         0         0       341     12262         0         0      1368      1399
dram[10]:       1381      1392       457       467       352       341         0       352       341         0       341      1306         0         0      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73873 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.01154
n_activity=1352 dram_eff=0.6346
bk0: 68a 74096i bk1: 64a 74030i bk2: 64a 74092i bk3: 64a 73980i bk4: 8a 74273i bk5: 0a 74321i bk6: 4a 74304i bk7: 12a 74289i bk8: 4a 74302i bk9: 12a 74247i bk10: 0a 74318i bk11: 0a 74319i bk12: 0a 74322i bk13: 8a 74279i bk14: 60a 74156i bk15: 56a 74099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0470251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73870 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.0116
n_activity=1393 dram_eff=0.6188
bk0: 64a 74121i bk1: 64a 74049i bk2: 64a 74101i bk3: 64a 73993i bk4: 12a 74259i bk5: 4a 74300i bk6: 4a 74299i bk7: 4a 74293i bk8: 0a 74321i bk9: 0a 74323i bk10: 0a 74324i bk11: 16a 74212i bk12: 12a 74254i bk13: 4a 74299i bk14: 56a 74188i bk15: 56a 74097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0506176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73914 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.0106
n_activity=1086 dram_eff=0.7256
bk0: 68a 74084i bk1: 64a 74034i bk2: 64a 74100i bk3: 64a 74001i bk4: 0a 74321i bk5: 0a 74321i bk6: 0a 74322i bk7: 4a 74302i bk8: 0a 74320i bk9: 0a 74322i bk10: 4a 74302i bk11: 0a 74320i bk12: 0a 74321i bk13: 0a 74325i bk14: 56a 74197i bk15: 68a 74006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0536584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73882 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.01133
n_activity=1291 dram_eff=0.6522
bk0: 64a 74097i bk1: 64a 74024i bk2: 64a 74110i bk3: 64a 73999i bk4: 4a 74302i bk5: 8a 74293i bk6: 12a 74260i bk7: 8a 74262i bk8: 0a 74319i bk9: 0a 74321i bk10: 0a 74324i bk11: 4a 74293i bk12: 4a 74300i bk13: 4a 74305i bk14: 56a 74193i bk15: 60a 74046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0538737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73850 n_act=19 n_pre=8 n_req=118 n_rd=436 n_write=9 bw_util=0.01197
n_activity=1546 dram_eff=0.5757
bk0: 64a 74093i bk1: 64a 74001i bk2: 64a 74112i bk3: 68a 73972i bk4: 16a 74216i bk5: 4a 74300i bk6: 16a 74246i bk7: 8a 74274i bk8: 0a 74315i bk9: 0a 74320i bk10: 0a 74320i bk11: 0a 74322i bk12: 4a 74298i bk13: 0a 74326i bk14: 64a 74135i bk15: 64a 74028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0486801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x80530c00, atomic=0 1 entries : 0x7fcb00d48d70 :  mf: uid=132781, sid24:w08, part=5, addr=0x80530c60, load , size=32, unknown  status = IN_PARTITION_DRAM (707239), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73834 n_act=19 n_pre=7 n_req=124 n_rd=451 n_write=11 bw_util=0.01243
n_activity=1619 dram_eff=0.5707
bk0: 64a 74101i bk1: 64a 74028i bk2: 64a 74069i bk3: 64a 73997i bk4: 16a 74282i bk5: 16a 74258i bk6: 4a 74295i bk7: 0a 74322i bk8: 0a 74325i bk9: 8a 74282i bk10: 8a 74266i bk11: 4a 74296i bk12: 0a 74322i bk13: 0a 74324i bk14: 71a 74110i bk15: 68a 74011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.042437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73865 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.01168
n_activity=1398 dram_eff=0.6209
bk0: 64a 74059i bk1: 64a 74022i bk2: 68a 74051i bk3: 64a 73971i bk4: 4a 74296i bk5: 8a 74294i bk6: 8a 74264i bk7: 4a 74300i bk8: 4a 74295i bk9: 0a 74320i bk10: 0a 74320i bk11: 0a 74322i bk12: 0a 74323i bk13: 0a 74325i bk14: 64a 74155i bk15: 76a 73947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0661446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73898 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.01106
n_activity=1187 dram_eff=0.6925
bk0: 64a 74107i bk1: 64a 74035i bk2: 64a 74084i bk3: 64a 74005i bk4: 12a 74290i bk5: 8a 74265i bk6: 4a 74301i bk7: 4a 74300i bk8: 4a 74292i bk9: 0a 74317i bk10: 0a 74318i bk11: 0a 74320i bk12: 0a 74323i bk13: 0a 74324i bk14: 60a 74186i bk15: 60a 74082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0578294
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73871 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.01171
n_activity=1283 dram_eff=0.6781
bk0: 64a 74102i bk1: 64a 74027i bk2: 64a 74087i bk3: 64a 73965i bk4: 8a 74297i bk5: 12a 74258i bk6: 8a 74293i bk7: 4a 74293i bk8: 0a 74320i bk9: 8a 74278i bk10: 0a 74321i bk11: 0a 74322i bk12: 8a 74253i bk13: 0a 74320i bk14: 60a 74186i bk15: 60a 74078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0630769
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73882 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.01138
n_activity=1311 dram_eff=0.6453
bk0: 64a 74127i bk1: 64a 74037i bk2: 64a 74076i bk3: 68a 73942i bk4: 12a 74286i bk5: 12a 74254i bk6: 0a 74317i bk7: 4a 74298i bk8: 0a 74320i bk9: 0a 74322i bk10: 4a 74298i bk11: 4a 74302i bk12: 0a 74321i bk13: 0a 74324i bk14: 64a 74149i bk15: 60a 74081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0598611
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74322 n_nop=73876 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.01146
n_activity=1311 dram_eff=0.6499
bk0: 64a 74115i bk1: 64a 74019i bk2: 64a 74061i bk3: 64a 73967i bk4: 8a 74294i bk5: 4a 74297i bk6: 0a 74321i bk7: 4a 74303i bk8: 4a 74297i bk9: 0a 74325i bk10: 8a 74267i bk11: 8a 74264i bk12: 0a 74318i bk13: 0a 74322i bk14: 64a 74146i bk15: 64a 74042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0499314

========= L2 cache stats =========
L2_cache_bank[0]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 48, Miss_rate = 0.164, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 324, Miss = 57, Miss_rate = 0.176, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 323, Miss = 52, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 333, Miss = 57, Miss_rate = 0.171, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 330, Miss = 56, Miss_rate = 0.170, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[12]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 296, Miss = 53, Miss_rate = 0.179, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3169
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.28454
	minimum = 6
	maximum = 18
Network latency average = 7.28372
	minimum = 6
	maximum = 17
Slowest packet = 8803
Flit latency average = 6.85369
	minimum = 6
	maximum = 16
Slowest flit = 13610
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00186118
	minimum = 0.00122446 (at node 3)
	maximum = 0.0026785 (at node 14)
Accepted packet rate average = 0.00186118
	minimum = 0.00122446 (at node 3)
	maximum = 0.0026785 (at node 14)
Injected flit rate average = 0.00280095
	minimum = 0.00122446 (at node 3)
	maximum = 0.00568225 (at node 38)
Accepted flit rate average= 0.00280095
	minimum = 0.00191322 (at node 34)
	maximum = 0.00501263 (at node 14)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8721 (3 samples)
	minimum = 6 (3 samples)
	maximum = 67.3333 (3 samples)
Network latency average = 14.0151 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49.3333 (3 samples)
Flit latency average = 13.2863 (3 samples)
	minimum = 6 (3 samples)
	maximum = 48.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00870685 (3 samples)
	minimum = 0.00664631 (3 samples)
	maximum = 0.0123765 (3 samples)
Accepted packet rate average = 0.00870685 (3 samples)
	minimum = 0.00664631 (3 samples)
	maximum = 0.0123765 (3 samples)
Injected flit rate average = 0.0134119 (3 samples)
	minimum = 0.00664631 (3 samples)
	maximum = 0.0326003 (3 samples)
Accepted flit rate average = 0.0134119 (3 samples)
	minimum = 0.00929399 (3 samples)
	maximum = 0.0242618 (3 samples)
Injected packet size average = 1.54039 (3 samples)
Accepted packet size average = 1.54039 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 156784 (inst/sec)
gpgpu_simulation_rate = 30749 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1311
gpu_sim_insn = 1114592
gpu_ipc =     850.1846
gpu_tot_sim_cycle = 930701
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       5.0721
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 7101
partiton_reqs_in_parallel = 28842
partiton_reqs_in_parallel_total    = 880438
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.9770
partiton_reqs_in_parallel_util = 28842
partiton_reqs_in_parallel_util_total    = 880438
gpu_sim_cycle_parition_util = 1311
gpu_tot_sim_cycle_parition_util    = 40028
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9957
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.3714 GB/Sec
L2_BW_total  =       0.9186 GB/Sec
gpu_total_sim_rate=174838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5465
	L1I_total_cache_miss_rate = 0.0627
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5465
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 139, 306, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 103, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5219
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 330
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31097	W0_Idle:211719	W0_Scoreboard:270674	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 14782 
averagemflatency = 423 
max_icnt2mem_latency = 14536 
max_icnt2sh_latency = 930700 
mrq_lat_table:498 	53 	87 	117 	163 	203 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4831 	2208 	533 	1286 	3 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3568 	287 	94 	2 	3205 	47 	514 	466 	824 	3 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4644 	2192 	1594 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	11 	5 	8 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:      2209      2212       967       969      5636         0     23027     16442     19662     13516         0         0         0     13764     22053      1497 
dram[1]:      2213      2219     11707      1002      7725     24733     20989     21675         0         0         0     11179      6830     10224      1493      1496 
dram[2]:     10664      2212      1002      1007         0         0         0     13244         0         0     14374         0         0         0      1493     14582 
dram[3]:      2213      2219      1010      7490     10417      9458      2440      9233         0         0         0     17817     24376     19143      1493     16315 
dram[4]:      2210      2214     10307      6599     11931     20205      8601     11208         0         0         0         0     16219         0     20016      6816 
dram[5]:      2219      2225      8595     10953     10351      8758     11795         0         0     11798     14917     24397         0         0     19778     11695 
dram[6]:      2204      2209      3012      1023     21727     11208     14366      6349     20876         0         0         0         0         0      1493     12000 
dram[7]:      2211      2218      9451       988      9773     18484     20031     12134     10355         0         0         0         0         0      1493      1494 
dram[8]:      2214      2216       993       996     14836     13621      8061     14726         0     10356         0         0     11113         0      1493      1494 
dram[9]:      2218      2220      1003      3095      4690     18559         0     21960         0         0     25113     19402         0         0      8522      1494 
dram[10]:      2213      2214       984       987      8917     15256         0      9495     12057         0     12603     21557         0         0      7088     11717 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/170 = 7.229412
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:       3624      3503      2148      2349      1759    none         482       545     13298       186    none      none      none         169      4114      4755
dram[1]:       3419      3432      2065      2240       597       584       584       170    none      none      none        1532      3893      8826      4713      4758
dram[2]:       3847      3438      2255      2300    none      none      none         584    none      none         900    none      none      none        4690      3806
dram[3]:       3497      3472      2218      2164       584       646      1751       719    none      none      none         170       170     15302      4879      4342
dram[4]:       3482      3469      1962      2528       332       584       443       169    none      none      none      none         170    none        4054      4232
dram[5]:       3438      3258      1975      1997       669      2286       871    none      none         169       924       170    none      none        3637      4085
dram[6]:       3345      3455      2331      2432       170       581       311       584       170    none      none      none      none      none        4475      3701
dram[7]:       3474      3458      2068      2316       545       310       584       584       447    none      none      none      none      none        4761      4854
dram[8]:       3501      3479      2175      2339       581       351       711       170    none         619    none      none         891    none        4779      4874
dram[9]:       3269      3196      2300      2408       844       377    none         482    none      none         170     12782    none      none        4241      4846
dram[10]:       3190      3141      2110      2226       580       170    none         584       170    none         242      1114    none      none        4299      4315
maximum mf latency per bank:
dram[0]:       1370      1379       425       486       933         0       250       352     12518       341         0         0         0       341      1366      1381
dram[1]:       1368      1384       420       475       358       352       352       341         0         0         0      8945      5845      7526      1367      1393
dram[2]:       8987      1373       447       479         0         0         0       352         0         0       250         0         0         0      1362      1866
dram[3]:       1372      1388       440       947       352       345       904       788         0         0         0       341       341     14782      1366      1396
dram[4]:       1400      1405       443      6116       359       352       358       341         0         0         0         0       341         0      1374      1791
dram[5]:       1411      1410       437       472       352      6618       341         0         0       341       734       341         0         0      1392      1407
dram[6]:       1435      1455      3294       552       341       352       359       352       341         0         0         0         0         0      1383      2957
dram[7]:       1426      1454       462       498       352       352       352       352       402         0         0         0         0         0      1363      1401
dram[8]:       1389      1381       472       489       352       352       352       341         0      1260         0         0       347         0      1372      1406
dram[9]:       1374      1390       479      3283      1144       359         0       250         0         0       341     12262         0         0      1368      1399
dram[10]:       1381      1392       457       467       352       341         0       352       341         0       341      1306         0         0      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76306 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.01118
n_activity=1352 dram_eff=0.6346
bk0: 68a 76529i bk1: 64a 76463i bk2: 64a 76525i bk3: 64a 76413i bk4: 8a 76706i bk5: 0a 76754i bk6: 4a 76737i bk7: 12a 76722i bk8: 4a 76735i bk9: 12a 76680i bk10: 0a 76751i bk11: 0a 76752i bk12: 0a 76755i bk13: 8a 76712i bk14: 60a 76589i bk15: 56a 76532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0455345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76303 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.01123
n_activity=1393 dram_eff=0.6188
bk0: 64a 76554i bk1: 64a 76482i bk2: 64a 76534i bk3: 64a 76426i bk4: 12a 76692i bk5: 4a 76733i bk6: 4a 76732i bk7: 4a 76726i bk8: 0a 76754i bk9: 0a 76756i bk10: 0a 76757i bk11: 16a 76645i bk12: 12a 76687i bk13: 4a 76732i bk14: 56a 76621i bk15: 56a 76530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0490131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76347 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.01027
n_activity=1086 dram_eff=0.7256
bk0: 68a 76517i bk1: 64a 76467i bk2: 64a 76533i bk3: 64a 76434i bk4: 0a 76754i bk5: 0a 76754i bk6: 0a 76755i bk7: 4a 76735i bk8: 0a 76753i bk9: 0a 76755i bk10: 4a 76735i bk11: 0a 76753i bk12: 0a 76754i bk13: 0a 76758i bk14: 56a 76630i bk15: 68a 76439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0519575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76315 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.01097
n_activity=1291 dram_eff=0.6522
bk0: 64a 76530i bk1: 64a 76457i bk2: 64a 76543i bk3: 64a 76432i bk4: 4a 76735i bk5: 8a 76726i bk6: 12a 76693i bk7: 8a 76695i bk8: 0a 76752i bk9: 0a 76754i bk10: 0a 76757i bk11: 4a 76726i bk12: 4a 76733i bk13: 4a 76738i bk14: 56a 76626i bk15: 60a 76479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.052166
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76283 n_act=19 n_pre=8 n_req=118 n_rd=436 n_write=9 bw_util=0.0116
n_activity=1546 dram_eff=0.5757
bk0: 64a 76526i bk1: 64a 76434i bk2: 64a 76545i bk3: 68a 76405i bk4: 16a 76649i bk5: 4a 76733i bk6: 16a 76679i bk7: 8a 76707i bk8: 0a 76748i bk9: 0a 76753i bk10: 0a 76753i bk11: 0a 76755i bk12: 4a 76731i bk13: 0a 76759i bk14: 64a 76568i bk15: 64a 76461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.047137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76266 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.01206
n_activity=1632 dram_eff=0.5674
bk0: 64a 76534i bk1: 64a 76461i bk2: 64a 76502i bk3: 64a 76430i bk4: 16a 76715i bk5: 16a 76691i bk6: 4a 76728i bk7: 0a 76755i bk8: 0a 76758i bk9: 8a 76715i bk10: 8a 76699i bk11: 4a 76729i bk12: 0a 76755i bk13: 0a 76757i bk14: 72a 76541i bk15: 68a 76444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0410918
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76298 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.01131
n_activity=1398 dram_eff=0.6209
bk0: 64a 76492i bk1: 64a 76455i bk2: 68a 76484i bk3: 64a 76404i bk4: 4a 76729i bk5: 8a 76727i bk6: 8a 76697i bk7: 4a 76733i bk8: 4a 76728i bk9: 0a 76753i bk10: 0a 76753i bk11: 0a 76755i bk12: 0a 76756i bk13: 0a 76758i bk14: 64a 76588i bk15: 76a 76380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0640479
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76331 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.01071
n_activity=1187 dram_eff=0.6925
bk0: 64a 76540i bk1: 64a 76468i bk2: 64a 76517i bk3: 64a 76438i bk4: 12a 76723i bk5: 8a 76698i bk6: 4a 76734i bk7: 4a 76733i bk8: 4a 76725i bk9: 0a 76750i bk10: 0a 76751i bk11: 0a 76753i bk12: 0a 76756i bk13: 0a 76757i bk14: 60a 76619i bk15: 60a 76515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0559964
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76304 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.01133
n_activity=1283 dram_eff=0.6781
bk0: 64a 76535i bk1: 64a 76460i bk2: 64a 76520i bk3: 64a 76398i bk4: 8a 76730i bk5: 12a 76691i bk6: 8a 76726i bk7: 4a 76726i bk8: 0a 76753i bk9: 8a 76711i bk10: 0a 76754i bk11: 0a 76755i bk12: 8a 76686i bk13: 0a 76753i bk14: 60a 76619i bk15: 60a 76511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0610775
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76315 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.01102
n_activity=1311 dram_eff=0.6453
bk0: 64a 76560i bk1: 64a 76470i bk2: 64a 76509i bk3: 68a 76375i bk4: 12a 76719i bk5: 12a 76687i bk6: 0a 76750i bk7: 4a 76731i bk8: 0a 76753i bk9: 0a 76755i bk10: 4a 76731i bk11: 4a 76735i bk12: 0a 76754i bk13: 0a 76757i bk14: 64a 76582i bk15: 60a 76514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0579637
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76755 n_nop=76309 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.0111
n_activity=1311 dram_eff=0.6499
bk0: 64a 76548i bk1: 64a 76452i bk2: 64a 76494i bk3: 64a 76400i bk4: 8a 76727i bk5: 4a 76730i bk6: 0a 76754i bk7: 4a 76736i bk8: 4a 76730i bk9: 0a 76758i bk10: 8a 76700i bk11: 8a 76697i bk12: 0a 76751i bk13: 0a 76755i bk14: 64a 76579i bk15: 64a 76475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0483486

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 394, Miss = 48, Miss_rate = 0.122, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 57, Miss_rate = 0.134, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 419, Miss = 52, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 435, Miss = 57, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 56, Miss_rate = 0.131, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 445, Miss = 53, Miss_rate = 0.119, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3169
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.67272
	minimum = 6
	maximum = 47
Network latency average = 9.14606
	minimum = 6
	maximum = 32
Slowest packet = 13744
Flit latency average = 8.96789
	minimum = 6
	maximum = 32
Slowest flit = 21007
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0340763
	minimum = 0.0244275 (at node 13)
	maximum = 0.0568702 (at node 44)
Accepted packet rate average = 0.0340763
	minimum = 0.0244275 (at node 13)
	maximum = 0.0568702 (at node 44)
Injected flit rate average = 0.0511145
	minimum = 0.0244275 (at node 13)
	maximum = 0.0935115 (at node 44)
Accepted flit rate average= 0.0511145
	minimum = 0.0381679 (at node 28)
	maximum = 0.0770992 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5722 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.25 (4 samples)
Network latency average = 12.7978 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45 (4 samples)
Flit latency average = 12.2067 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0150492 (4 samples)
	minimum = 0.0110916 (4 samples)
	maximum = 0.0234999 (4 samples)
Accepted packet rate average = 0.0150492 (4 samples)
	minimum = 0.0110916 (4 samples)
	maximum = 0.0234999 (4 samples)
Injected flit rate average = 0.0228376 (4 samples)
	minimum = 0.0110916 (4 samples)
	maximum = 0.0478281 (4 samples)
Accepted flit rate average = 0.0228376 (4 samples)
	minimum = 0.0165125 (4 samples)
	maximum = 0.0374712 (4 samples)
Injected packet size average = 1.51753 (4 samples)
Accepted packet size average = 1.51753 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 174838 (inst/sec)
gpgpu_simulation_rate = 34470 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 15459
gpu_sim_insn = 1253132
gpu_ipc =      81.0616
gpu_tot_sim_cycle = 1168818
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       5.1109
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 7101
partiton_reqs_in_parallel = 340098
partiton_reqs_in_parallel_total    = 909280
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0689
partiton_reqs_in_parallel_util = 340098
partiton_reqs_in_parallel_util_total    = 909280
gpu_sim_cycle_parition_util = 15459
gpu_tot_sim_cycle_parition_util    = 41339
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9969
partiton_replys_in_parallel = 4376
partiton_replys_in_parallel_total    = 9020
L2_BW  =      26.8306 GB/Sec
L2_BW_total  =       1.0863 GB/Sec
gpu_total_sim_rate=157204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5488
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108378
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5488
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 154, 155, 185, 679, 155, 155, 155, 155, 155, 155, 111, 111, 386, 111, 111, 111, 111, 111, 111, 111, 111, 360, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 126, 111, 126, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5253
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 330
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37122	W0_Idle:374597	W0_Scoreboard:512522	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 14782 
averagemflatency = 344 
max_icnt2mem_latency = 14536 
max_icnt2sh_latency = 1168817 
mrq_lat_table:1193 	58 	101 	223 	169 	203 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8737 	2642 	535 	1292 	13 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6629 	293 	94 	2 	4493 	47 	515 	468 	830 	14 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8273 	2282 	1594 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	642 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	12 	5 	8 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         6         2         4         1         1         1         4        14        14 
dram[1]:        16         0         0         0         5         4         2         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         2         3         2         3         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         4         7         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         4         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         8         4         6         2         1         0         2         2         1         1        15         9 
dram[6]:        17         0        16         0         4         6         2         0         2         1         0         1         1         0        15        15 
dram[7]:        16         0         0        16         6         4         3         6         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         5         4         2         2         6         1         0         7         1         0        15 
dram[9]:         0         0         0        16         6         3         2         4         1         0         0         1         1         1        15        15 
dram[10]:         0         0        16        16         3         2         4         2         0         0         2         1         2         0        15        15 
maximum service time to same row:
dram[0]:      2209      2212       967       969      5636      2618     23027     16442     19662     13516      5318      4418      2799     13764     22053      2531 
dram[1]:      2213      2219     11707      1002      7725     24733     20989     21675      1566         0      4280     11179      6830     10224      3968      1496 
dram[2]:     10664      2212      1002      1007      3040      7423      3127     13244      3572      4888     14374      1750      3814      2046      8820     14582 
dram[3]:      2213      2219      1010      7490     10417      9458      2727      9233      5454      5608      6059     17817     24376     19143      3206     16315 
dram[4]:      2210      2214     10307      6599     11931     20205      8601     11208      1892         0      2414      1672     16219         0     20016      7292 
dram[5]:      2219      2225      8595     10953     10351      8758     11795      3610      1937     11798     14917     24397      4939      2977     19778     11695 
dram[6]:      2204      2209      3744      1023     21727     11208     14366      6349     20876      6072      5815      2458      3403      2449      6393     12000 
dram[7]:      2211      2218      9451       988      9773     18484     20031     12134     10355      4290      2794      2656      4799      2540      1605      2851 
dram[8]:      2214      2216      4584       996     14836     13621      8061     14726      2196     10356      3214      6830     11113      3537      1493      7871 
dram[9]:      2218      2220      1003      3095      4690     18559      3379     21960      3014      6841     25113     19402      3505      3132      8522      1712 
dram[10]:      2213      2214      2253      4916      8917     15256      6474      9495     12057      2308     12603     21557      2675      3442      7088     11717 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  3.500000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  3.750000  3.750000  1.500000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.600000  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.200000  3.000000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  2.166667  2.142857  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.333333  1.250000  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.666667  2.000000  2.000000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  2.166667  2.571429  2.250000  2.200000  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  2.333333  6.000000  1.600000  2.500000  3.666667  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.285714  2.000000  2.000000  1.500000  2.000000  7.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  1.666667  2.000000 11.000000 11.500000 
average row locality = 2055/448 = 4.587054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         3         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         4         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         4         4 
total reads: 335
min_bank_accesses = 0!
chip skew: 43/19 = 2.26
average mf latency per bank:
dram[0]:       3995      3894      2185      2450      1092       332       409       389      3602      1034      1482      1183       434      1186      3907      3857
dram[1]:       3570      3874      2162      2349       419       279       317       583       400    none         227      1480      1716      1753      4757      3509
dram[2]:       4264      3691      2349      2282       960       304       346       949       382       216      1412       419       808       515      4738      3990
dram[3]:       3621      3859      2297      2263       440       323       552       449       146       286       997       260       250      5216      3932      4281
dram[4]:       3689      3873      2061      2638       493       462       704       299      1142    none         696       389       425    none        4341      3885
dram[5]:       3856      3491      2079      1987       435       961       514      1140       363       402       758       971       528       565      3863      3585
dram[6]:       3457      3883      2365      2480       549       652       437       709       417       372       170       513       492       194      4566      3884
dram[7]:       3738      3850      2178      2289      1137       350       274       354       282       312       170       169       169       148      4595      4388
dram[8]:       3844      3822      2388      2424       311       564       425       553       567       504       349       173       628       454      5447      4772
dram[9]:       3680      3548      2378      2540       588       358       513       278       884       287       267      1957       938      1434      3266      3988
dram[10]:       3571      3440      2199      2233       542       510       237       410       397       169       952       450       298       170      3876      3765
maximum mf latency per bank:
dram[0]:       1370      1379       425       486       933       359       250       352     12518       362      3710      3716       352       359      1366      1381
dram[1]:       1368      1384       420       475       359       359       355       359       352         0       341      8945      5845      7526      1367      1393
dram[2]:       8987      1373       447       479      2976       352       359       359       613       347      3220       352       352       359      1362      1866
dram[3]:       1372      1388       440       947       359       347       904       788       349       341       352       341       341     14782      1366      1396
dram[4]:       1400      1405       443      6116       361       352       360       359      2343         0       352       352       344         0      1374      1791
dram[5]:       1411      1410       437       472       359      6618      2090      4461       865       341      1365       358       354      1754      1392      1407
dram[6]:       1435      1455      3294       552       359      4203       359       352       359       347       341      1359       355       345      1383      2957
dram[7]:       1426      1454       462       498      4204       352       352       358       402       352       344       341       341       342      1363      1401
dram[8]:       1389      1381      3965       489       358       359       352       360      2757      1260       352       347       347       352      1372      1568
dram[9]:       1374      1390       479      3283      1144       359       359       350       352       342       341     12262       348      3477      1368      1399
dram[10]:       1381      1392      1888       467       359       358       347       358       341       341       358      1306       341       341      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104820 n_act=34 n_pre=18 n_req=161 n_rd=568 n_write=19 bw_util=0.01113
n_activity=2524 dram_eff=0.4651
bk0: 68a 105232i bk1: 64a 105167i bk2: 68a 105200i bk3: 64a 105118i bk4: 16a 105399i bk5: 20a 105383i bk6: 12a 105426i bk7: 32a 105338i bk8: 16a 105364i bk9: 20a 105315i bk10: 8a 105396i bk11: 16a 105349i bk12: 16a 105363i bk13: 12a 105377i bk14: 68a 105254i bk15: 68a 105162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0344589
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104747 n_act=38 n_pre=23 n_req=186 n_rd=620 n_write=31 bw_util=0.01235
n_activity=3013 dram_eff=0.4321
bk0: 72a 105195i bk1: 64a 105184i bk2: 64a 105238i bk3: 64a 105134i bk4: 48a 105273i bk5: 44a 105264i bk6: 16a 105314i bk7: 28a 105326i bk8: 16a 105362i bk9: 0a 105456i bk10: 8a 105417i bk11: 20a 105332i bk12: 28a 105288i bk13: 16a 105348i bk14: 60a 105285i bk15: 72a 105147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0377493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104777 n_act=42 n_pre=26 n_req=170 n_rd=592 n_write=22 bw_util=0.01164
n_activity=2991 dram_eff=0.4106
bk0: 68a 105224i bk1: 68a 105144i bk2: 64a 105241i bk3: 68a 105114i bk4: 24a 105361i bk5: 16a 105393i bk6: 24a 105328i bk7: 28a 105292i bk8: 16a 105360i bk9: 16a 105343i bk10: 16a 105331i bk11: 16a 105356i bk12: 20a 105353i bk13: 16a 105349i bk14: 60a 105289i bk15: 72a 105125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0395888
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104741 n_act=38 n_pre=22 n_req=190 n_rd=624 n_write=34 bw_util=0.01248
n_activity=3102 dram_eff=0.4242
bk0: 72a 105171i bk1: 64a 105162i bk2: 64a 105251i bk3: 64a 105141i bk4: 36a 105261i bk5: 48a 105239i bk6: 40a 105229i bk7: 24a 105333i bk8: 8a 105391i bk9: 4a 105428i bk10: 20a 105360i bk11: 12a 105392i bk12: 24a 105349i bk13: 8a 105407i bk14: 68a 105260i bk15: 68a 105116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.040063
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104696 n_act=47 n_pre=33 n_req=194 n_rd=652 n_write=31 bw_util=0.01295
n_activity=3407 dram_eff=0.4009
bk0: 68a 105195i bk1: 64a 105141i bk2: 64a 105255i bk3: 68a 105117i bk4: 52a 105188i bk5: 28a 105400i bk6: 40a 105232i bk7: 40a 105190i bk8: 24a 105277i bk9: 0a 105446i bk10: 12a 105377i bk11: 28a 105309i bk12: 12a 105379i bk13: 0a 105460i bk14: 72a 105209i bk15: 80a 105040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0360614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104690 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.01318
n_activity=3521 dram_eff=0.3948
bk0: 64a 105242i bk1: 68a 105139i bk2: 64a 105214i bk3: 72a 105106i bk4: 48a 105260i bk5: 44a 105293i bk6: 36a 105219i bk7: 16a 105331i bk8: 20a 105335i bk9: 16a 105375i bk10: 20a 105312i bk11: 12a 105391i bk12: 12a 105384i bk13: 12a 105383i bk14: 76a 105225i bk15: 80a 105097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0316426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104714 n_act=46 n_pre=30 n_req=189 n_rd=640 n_write=29 bw_util=0.01269
n_activity=3325 dram_eff=0.4024
bk0: 72a 105138i bk1: 64a 105161i bk2: 72a 105163i bk3: 64a 105119i bk4: 52a 105212i bk5: 56a 105115i bk6: 24a 105308i bk7: 16a 105408i bk8: 12a 105360i bk9: 8a 105397i bk10: 4a 105428i bk11: 12a 105368i bk12: 20a 105341i bk13: 16a 105341i bk14: 68a 105254i bk15: 80a 105069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0486729
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104728 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.01265
n_activity=3174 dram_eff=0.4203
bk0: 68a 105211i bk1: 64a 105171i bk2: 64a 105225i bk3: 68a 105120i bk4: 48a 105243i bk5: 56a 105173i bk6: 28a 105304i bk7: 32a 105240i bk8: 8a 105404i bk9: 16a 105360i bk10: 8a 105407i bk11: 12a 105393i bk12: 8a 105418i bk13: 20a 105365i bk14: 68a 105253i bk15: 68a 105163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0429835
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104684 n_act=44 n_pre=28 n_req=208 n_rd=660 n_write=43 bw_util=0.01333
n_activity=3394 dram_eff=0.4143
bk0: 64a 105241i bk1: 64a 105170i bk2: 68a 105199i bk3: 64a 105110i bk4: 60a 105139i bk5: 44a 105226i bk6: 32a 105320i bk7: 24a 105270i bk8: 24a 105286i bk9: 24a 105292i bk10: 20a 105341i bk11: 4a 105420i bk12: 20a 105340i bk13: 20a 105350i bk14: 60a 105323i bk15: 68a 105147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0471463
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104754 n_act=38 n_pre=22 n_req=183 n_rd=616 n_write=29 bw_util=0.01223
n_activity=3035 dram_eff=0.425
bk0: 64a 105266i bk1: 64a 105178i bk2: 64a 105221i bk3: 72a 105081i bk4: 60a 105244i bk5: 44a 105196i bk6: 20a 105330i bk7: 16a 105318i bk8: 8a 105394i bk9: 4a 105426i bk10: 12a 105395i bk11: 16a 105363i bk12: 8a 105397i bk13: 12a 105367i bk14: 80a 105212i bk15: 72a 105145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0443774
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105459 n_nop=104758 n_act=37 n_pre=21 n_req=184 n_rd=612 n_write=31 bw_util=0.01219
n_activity=2955 dram_eff=0.4352
bk0: 64a 105256i bk1: 64a 105161i bk2: 68a 105174i bk3: 68a 105080i bk4: 44a 105238i bk5: 20a 105382i bk6: 24a 105364i bk7: 28a 105260i bk8: 8a 105410i bk9: 20a 105363i bk10: 16a 105360i bk11: 24a 105328i bk12: 12a 105357i bk13: 4a 105427i bk14: 72a 105235i bk15: 76a 105127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0363838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 73, Miss_rate = 0.120, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 713, Miss = 86, Miss_rate = 0.121, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 77, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 644, Miss = 85, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 80, Miss_rate = 0.127, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[12]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 632, Miss = 87, Miss_rate = 0.138, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 13396
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3177
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=26362
icnt_total_pkts_simt_to_mem=14375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.01862
	minimum = 6
	maximum = 27
Network latency average = 7.01314
	minimum = 6
	maximum = 26
Slowest packet = 19131
Flit latency average = 6.55757
	minimum = 6
	maximum = 25
Slowest flit = 28947
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00566179
	minimum = 0.00207013 (at node 5)
	maximum = 0.0094126 (at node 0)
Accepted packet rate average = 0.00566179
	minimum = 0.00207013 (at node 5)
	maximum = 0.0094126 (at node 0)
Injected flit rate average = 0.00854056
	minimum = 0.00207013 (at node 5)
	maximum = 0.0180489 (at node 36)
Accepted flit rate average= 0.00854056
	minimum = 0.00414025 (at node 5)
	maximum = 0.0169168 (at node 0)
Injected packet length average = 1.50846
Accepted packet length average = 1.50846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6615 (5 samples)
	minimum = 6 (5 samples)
	maximum = 55.2 (5 samples)
Network latency average = 11.6409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Flit latency average = 11.0769 (5 samples)
	minimum = 6 (5 samples)
	maximum = 40.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0131717 (5 samples)
	minimum = 0.0092873 (5 samples)
	maximum = 0.0206825 (5 samples)
Accepted packet rate average = 0.0131717 (5 samples)
	minimum = 0.0092873 (5 samples)
	maximum = 0.0206825 (5 samples)
Injected flit rate average = 0.0199782 (5 samples)
	minimum = 0.0092873 (5 samples)
	maximum = 0.0418722 (5 samples)
Accepted flit rate average = 0.0199782 (5 samples)
	minimum = 0.014038 (5 samples)
	maximum = 0.0333603 (5 samples)
Injected packet size average = 1.51675 (5 samples)
Accepted packet size average = 1.51675 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 157204 (inst/sec)
gpgpu_simulation_rate = 30758 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1423
gpu_sim_insn = 1117092
gpu_ipc =     785.0260
gpu_tot_sim_cycle = 1392391
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       5.0926
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 7101
partiton_reqs_in_parallel = 31306
partiton_reqs_in_parallel_total    = 1249378
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.9198
partiton_reqs_in_parallel_util = 31306
partiton_reqs_in_parallel_util_total    = 1249378
gpu_sim_cycle_parition_util = 1423
gpu_tot_sim_cycle_parition_util    = 56798
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9969
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13396
L2_BW  =     207.8187 GB/Sec
L2_BW_total  =       1.1243 GB/Sec
gpu_total_sim_rate=168829

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5488
	L1I_total_cache_miss_rate = 0.0404
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130198
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5488
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
197, 197, 196, 212, 196, 197, 196, 197, 227, 721, 197, 197, 197, 197, 227, 197, 153, 153, 428, 153, 153, 168, 153, 153, 153, 153, 168, 402, 153, 153, 153, 153, 132, 132, 147, 132, 132, 132, 132, 132, 132, 162, 132, 147, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 597
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43028	W0_Idle:386112	W0_Scoreboard:526771	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 14782 
averagemflatency = 312 
max_icnt2mem_latency = 14536 
max_icnt2sh_latency = 1392390 
mrq_lat_table:1193 	58 	101 	223 	169 	203 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11739 	2760 	535 	1292 	13 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8378 	439 	284 	332 	5078 	144 	538 	468 	830 	14 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10084 	2516 	1597 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	1714 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	12 	5 	8 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         6         2         4         1         1         1         4        14        14 
dram[1]:        16         0         0         0         5         4         2         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         2         3         2         3         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         4         7         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         4         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         8         4         6         2         1         0         2         2         1         1        15         9 
dram[6]:        17         0        16         0         4         6         2         0         2         1         0         1         1         0        15        15 
dram[7]:        16         0         0        16         6         4         3         6         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         5         4         2         2         6         1         0         7         1         0        15 
dram[9]:         0         0         0        16         6         3         2         4         1         0         0         1         1         1        15        15 
dram[10]:         0         0        16        16         3         2         4         2         0         0         2         1         2         0        15        15 
maximum service time to same row:
dram[0]:      2209      2212       967       969      5636      2618     23027     16442     19662     13516      5318      4418      2799     13764     22053      2531 
dram[1]:      2213      2219     11707      1002      7725     24733     20989     21675      1566         0      4280     11179      6830     10224      3968      1496 
dram[2]:     10664      2212      1002      1007      3040      7423      3127     13244      3572      4888     14374      1750      3814      2046      8820     14582 
dram[3]:      2213      2219      1010      7490     10417      9458      2727      9233      5454      5608      6059     17817     24376     19143      3206     16315 
dram[4]:      2210      2214     10307      6599     11931     20205      8601     11208      1892         0      2414      1672     16219         0     20016      7292 
dram[5]:      2219      2225      8595     10953     10351      8758     11795      3610      1937     11798     14917     24397      4939      2977     19778     11695 
dram[6]:      2204      2209      3744      1023     21727     11208     14366      6349     20876      6072      5815      2458      3403      2449      6393     12000 
dram[7]:      2211      2218      9451       988      9773     18484     20031     12134     10355      4290      2794      2656      4799      2540      1605      2851 
dram[8]:      2214      2216      4584       996     14836     13621      8061     14726      2196     10356      3214      6830     11113      3537      1493      7871 
dram[9]:      2218      2220      1003      3095      4690     18559      3379     21960      3014      6841     25113     19402      3505      3132      8522      1712 
dram[10]:      2213      2214      2253      4916      8917     15256      6474      9495     12057      2308     12603     21557      2675      3442      7088     11717 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  3.500000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  3.750000  3.750000  1.500000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.600000  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.200000  3.000000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  2.166667  2.142857  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.333333  1.250000  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.666667  2.000000  2.000000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  2.166667  2.571429  2.250000  2.200000  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  2.333333  6.000000  1.600000  2.500000  3.666667  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.285714  2.000000  2.000000  1.500000  2.000000  7.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  1.666667  2.000000 11.000000 11.500000 
average row locality = 2055/448 = 4.587054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         3         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         4         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         4         4 
total reads: 335
min_bank_accesses = 0!
chip skew: 43/19 = 2.26
average mf latency per bank:
dram[0]:       4320      4249      2902      3182      1197       491       654       498      3602      1034      1482      1183       434      1186      3971      3914
dram[1]:       3883      4266      2816      3051       547       362       397       715       400    none         227      1480      1716      1753      4826      3585
dram[2]:       4601      4015      3020      2887      1333       515       469      1089       382       216      1412       419       808       515      4844      4051
dram[3]:       3923      4175      3075      2953       548       448       617       561       146       286       997       260       250      5216      4029      4372
dram[4]:       4043      4248      2793      3381       549       893       801       381      1142    none         696       389       425    none        4423      3910
dram[5]:       4214      3810      2794      2611       562      1066       561      1219       363       402       758       971       528       565      3894      3617
dram[6]:       3733      4244      2994      3146       680       786       545       916       417       372       170       513       492       194      4666      3943
dram[7]:       4038      4150      2867      2916      1325       509       369       402       282       312       170       169       169       148      4696      4431
dram[8]:       4207      4183      3022      3110       418       707       486       650       567       504       349       173      3606       454      5527      4830
dram[9]:       4105      3933      3081      3151       717       460       597       325       884       287       267      1957       938      1434      3289      4062
dram[10]:       3960      3763      2897      2929       685       628       361       468       397       169       952       450       298       170      3936      3809
maximum mf latency per bank:
dram[0]:       1370      1379       425       486       933       359       250       352     12518       362      3710      3716       352       359      1366      1381
dram[1]:       1368      1384       420       475       359       359       355       359       352         0       341      8945      5845      7526      1367      1393
dram[2]:       8987      1373       447       479      2976       352       359       359       613       347      3220       352       352       359      1362      1866
dram[3]:       1372      1388       440       947       359       347       904       788       349       341       352       341       341     14782      1366      1396
dram[4]:       1400      1405       443      6116       365       378       360       359      2343         0       352       352       344         0      1374      1791
dram[5]:       1411      1410       437       472       372      6618      2090      4461       865       341      1365       358       354      1754      1392      1407
dram[6]:       1435      1455      3294       552       430      4203       359       352       359       347       341      1359       355       345      1383      2957
dram[7]:       1426      1454       462       498      4204       480       352       358       402       352       344       341       341       342      1363      1401
dram[8]:       1389      1381      3965       489       459       359       352       360      2757      1260       352       347       347       352      1372      1568
dram[9]:       1374      1390       479      3283      1144       359       359       350       352       342       341     12262       348      3477      1368      1399
dram[10]:       1381      1392      1888       467       382       358       347       358       341       341       358      1306       341       341      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107461 n_act=34 n_pre=18 n_req=161 n_rd=568 n_write=19 bw_util=0.01086
n_activity=2524 dram_eff=0.4651
bk0: 68a 107873i bk1: 64a 107808i bk2: 68a 107841i bk3: 64a 107759i bk4: 16a 108040i bk5: 20a 108024i bk6: 12a 108067i bk7: 32a 107979i bk8: 16a 108005i bk9: 20a 107956i bk10: 8a 108037i bk11: 16a 107990i bk12: 16a 108004i bk13: 12a 108018i bk14: 68a 107895i bk15: 68a 107803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.033617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107388 n_act=38 n_pre=23 n_req=186 n_rd=620 n_write=31 bw_util=0.01204
n_activity=3013 dram_eff=0.4321
bk0: 72a 107836i bk1: 64a 107825i bk2: 64a 107879i bk3: 64a 107775i bk4: 48a 107914i bk5: 44a 107905i bk6: 16a 107955i bk7: 28a 107967i bk8: 16a 108003i bk9: 0a 108097i bk10: 8a 108058i bk11: 20a 107973i bk12: 28a 107929i bk13: 16a 107989i bk14: 60a 107926i bk15: 72a 107788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.036827
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107418 n_act=42 n_pre=26 n_req=170 n_rd=592 n_write=22 bw_util=0.01136
n_activity=2991 dram_eff=0.4106
bk0: 68a 107865i bk1: 68a 107785i bk2: 64a 107882i bk3: 68a 107755i bk4: 24a 108002i bk5: 16a 108034i bk6: 24a 107969i bk7: 28a 107933i bk8: 16a 108001i bk9: 16a 107984i bk10: 16a 107972i bk11: 16a 107997i bk12: 20a 107994i bk13: 16a 107990i bk14: 60a 107930i bk15: 72a 107766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0386216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107382 n_act=38 n_pre=22 n_req=190 n_rd=624 n_write=34 bw_util=0.01217
n_activity=3102 dram_eff=0.4242
bk0: 72a 107812i bk1: 64a 107803i bk2: 64a 107892i bk3: 64a 107782i bk4: 36a 107902i bk5: 48a 107880i bk6: 40a 107870i bk7: 24a 107974i bk8: 8a 108032i bk9: 4a 108069i bk10: 20a 108001i bk11: 12a 108033i bk12: 24a 107990i bk13: 8a 108048i bk14: 68a 107901i bk15: 68a 107757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0390842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107337 n_act=47 n_pre=33 n_req=194 n_rd=652 n_write=31 bw_util=0.01264
n_activity=3407 dram_eff=0.4009
bk0: 68a 107836i bk1: 64a 107782i bk2: 64a 107896i bk3: 68a 107758i bk4: 52a 107829i bk5: 28a 108041i bk6: 40a 107873i bk7: 40a 107831i bk8: 24a 107918i bk9: 0a 108087i bk10: 12a 108018i bk11: 28a 107950i bk12: 12a 108020i bk13: 0a 108101i bk14: 72a 107850i bk15: 80a 107681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0351804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107331 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.01286
n_activity=3521 dram_eff=0.3948
bk0: 64a 107883i bk1: 68a 107780i bk2: 64a 107855i bk3: 72a 107747i bk4: 48a 107901i bk5: 44a 107934i bk6: 36a 107860i bk7: 16a 107972i bk8: 20a 107976i bk9: 16a 108016i bk10: 20a 107953i bk11: 12a 108032i bk12: 12a 108025i bk13: 12a 108024i bk14: 76a 107866i bk15: 80a 107738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0308696
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107355 n_act=46 n_pre=30 n_req=189 n_rd=640 n_write=29 bw_util=0.01238
n_activity=3325 dram_eff=0.4024
bk0: 72a 107779i bk1: 64a 107802i bk2: 72a 107804i bk3: 64a 107760i bk4: 52a 107853i bk5: 56a 107756i bk6: 24a 107949i bk7: 16a 108049i bk8: 12a 108001i bk9: 8a 108038i bk10: 4a 108069i bk11: 12a 108009i bk12: 20a 107982i bk13: 16a 107982i bk14: 68a 107895i bk15: 80a 107710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0474838
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107369 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.01234
n_activity=3174 dram_eff=0.4203
bk0: 68a 107852i bk1: 64a 107812i bk2: 64a 107866i bk3: 68a 107761i bk4: 48a 107884i bk5: 56a 107814i bk6: 28a 107945i bk7: 32a 107881i bk8: 8a 108045i bk9: 16a 108001i bk10: 8a 108048i bk11: 12a 108034i bk12: 8a 108059i bk13: 20a 108006i bk14: 68a 107894i bk15: 68a 107804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0419334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107325 n_act=44 n_pre=28 n_req=208 n_rd=660 n_write=43 bw_util=0.01301
n_activity=3394 dram_eff=0.4143
bk0: 64a 107882i bk1: 64a 107811i bk2: 68a 107840i bk3: 64a 107751i bk4: 60a 107780i bk5: 44a 107867i bk6: 32a 107961i bk7: 24a 107911i bk8: 24a 107927i bk9: 24a 107933i bk10: 20a 107982i bk11: 4a 108061i bk12: 20a 107981i bk13: 20a 107991i bk14: 60a 107964i bk15: 68a 107788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0459944
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107395 n_act=38 n_pre=22 n_req=183 n_rd=616 n_write=29 bw_util=0.01193
n_activity=3035 dram_eff=0.425
bk0: 64a 107907i bk1: 64a 107819i bk2: 64a 107862i bk3: 72a 107722i bk4: 60a 107885i bk5: 44a 107837i bk6: 20a 107971i bk7: 16a 107959i bk8: 8a 108035i bk9: 4a 108067i bk10: 12a 108036i bk11: 16a 108004i bk12: 8a 108038i bk13: 12a 108008i bk14: 80a 107853i bk15: 72a 107786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0432932
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108100 n_nop=107399 n_act=37 n_pre=21 n_req=184 n_rd=612 n_write=31 bw_util=0.0119
n_activity=2955 dram_eff=0.4352
bk0: 64a 107897i bk1: 64a 107802i bk2: 68a 107815i bk3: 68a 107721i bk4: 44a 107879i bk5: 20a 108023i bk6: 24a 108005i bk7: 28a 107901i bk8: 8a 108051i bk9: 20a 108004i bk10: 16a 108001i bk11: 24a 107969i bk12: 12a 107998i bk13: 4a 108068i bk14: 72a 107876i bk15: 76a 107768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0354949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 739, Miss = 73, Miss_rate = 0.099, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 844, Miss = 86, Miss_rate = 0.102, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[9]: Access = 742, Miss = 77, Miss_rate = 0.104, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 770, Miss = 85, Miss_rate = 0.110, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 759, Miss = 80, Miss_rate = 0.105, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[12]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 1028, Miss = 87, Miss_rate = 0.085, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 16516
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3177
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=31530
icnt_total_pkts_simt_to_mem=18567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.5274
	minimum = 6
	maximum = 300
Network latency average = 15.7348
	minimum = 6
	maximum = 193
Slowest packet = 29221
Flit latency average = 16.3962
	minimum = 6
	maximum = 192
Slowest flit = 45162
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0438819
	minimum = 0.0323488 (at node 18)
	maximum = 0.139241 (at node 44)
Accepted packet rate average = 0.0438819
	minimum = 0.0323488 (at node 18)
	maximum = 0.139241 (at node 44)
Injected flit rate average = 0.0658228
	minimum = 0.0421941 (at node 18)
	maximum = 0.172996 (at node 44)
Accepted flit rate average= 0.0658228
	minimum = 0.0520394 (at node 49)
	maximum = 0.244726 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8058 (6 samples)
	minimum = 6 (6 samples)
	maximum = 96 (6 samples)
Network latency average = 12.3232 (6 samples)
	minimum = 6 (6 samples)
	maximum = 66.5 (6 samples)
Flit latency average = 11.9634 (6 samples)
	minimum = 6 (6 samples)
	maximum = 65.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0182901 (6 samples)
	minimum = 0.0131309 (6 samples)
	maximum = 0.0404421 (6 samples)
Accepted packet rate average = 0.0182901 (6 samples)
	minimum = 0.0131309 (6 samples)
	maximum = 0.0404421 (6 samples)
Injected flit rate average = 0.0276189 (6 samples)
	minimum = 0.0147718 (6 samples)
	maximum = 0.0637262 (6 samples)
Accepted flit rate average = 0.0276189 (6 samples)
	minimum = 0.0203716 (6 samples)
	maximum = 0.0685879 (6 samples)
Injected packet size average = 1.51005 (6 samples)
Accepted packet size average = 1.51005 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 168829 (inst/sec)
gpgpu_simulation_rate = 33152 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 20687
gpu_sim_insn = 1294722
gpu_ipc =      62.5863
gpu_tot_sim_cycle = 1635736
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       5.1265
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 7101
partiton_reqs_in_parallel = 455114
partiton_reqs_in_parallel_total    = 1280684
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0612
partiton_reqs_in_parallel_util = 455114
partiton_reqs_in_parallel_util_total    = 1280684
gpu_sim_cycle_parition_util = 20687
gpu_tot_sim_cycle_parition_util    = 58221
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9977
partiton_replys_in_parallel = 16222
partiton_replys_in_parallel_total    = 16516
L2_BW  =      74.3262 GB/Sec
L2_BW_total  =       1.8970 GB/Sec
gpu_total_sim_rate=144578

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177815
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 235, 219, 220, 219, 220, 250, 1071, 220, 220, 220, 220, 250, 220, 176, 176, 451, 176, 373, 191, 176, 176, 176, 176, 191, 425, 425, 294, 176, 176, 178, 178, 193, 178, 178, 178, 178, 178, 178, 208, 178, 193, 178, 193, 178, 178, 155, 155, 482, 155, 170, 155, 155, 300, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8458
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2975
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 597
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49384	W0_Idle:493296	W0_Scoreboard:1109409	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 14782 
averagemflatency = 248 
max_icnt2mem_latency = 14536 
max_icnt2sh_latency = 1635735 
mrq_lat_table:3659 	85 	182 	524 	221 	204 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26694 	3947 	539 	1300 	21 	30 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	22738 	488 	284 	332 	6812 	144 	540 	472 	837 	22 	28 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22232 	2612 	1597 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	5688 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	108 	25 	5 	8 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11         6        12        22        20         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        12         6        10         6         6        24         4         8         6         4        14        14 
dram[2]:        16        16        16        16         6         8         6         6        12         2        10         6        16         4        14        14 
dram[3]:        16        16        16        17         9         7         6        10         8         2         8        17        12         2        14        14 
dram[4]:        16        16        17        16         8         7         4        10         4         2         4        15         6        12        14        14 
dram[5]:        16        17        17        17        18         7         6         6         8        10        10         4         4         4        15         9 
dram[6]:        17        16        16        16         7         6         4        12        16        18        19         9         8        10        15        15 
dram[7]:        16        16        17        16         6         4         4        12         4        18        14         6         4        10        15        15 
dram[8]:        16        16        16        16         8         6        15         3         8        14         8        13        14         8        15        15 
dram[9]:        16        16        16        16         7         6        14         8        12         3         7         6         3        16        15        15 
dram[10]:         0        16        16        16         6         6         4         8         4        20         2        10        10         3        15        15 
maximum service time to same row:
dram[0]:      2209      5838       967       969      5636      2618     23027     16442     19662     13516      5318     10698      8856     15584     22053      2531 
dram[1]:      2213      8790     11707      1002      7725     24733     20989     21675      1566      6078      4280     11179      6830     10224      3968      1496 
dram[2]:     10664      2212      1358      5729      3040      7423      3127     13244      3946      4888     14374     10811      3814      2046      8820     14582 
dram[3]:      2213      2219      7034      7490     10417      9458      2727      9233      5454      5608      6059     17817     24376     19143      3206     16315 
dram[4]:      2210      2214     10307      6599     11931     20205      8601     11208      1892      1276      2414      8236     16219      3277     20016      7292 
dram[5]:      2219      2225      8595     10953     12957      8758     11795      3610      1937     11798     14917     24397      4939      2977     19778     11695 
dram[6]:      2204      2209      3744      1023     21727     11208     14366      7328     20876      6876      7394     13146      3403      5646      6393     12000 
dram[7]:      9318      2218      9451       988      9773     18484     20031     12134     10355     10692      6998      2656      4799      2540      1605      2851 
dram[8]:      2214      2216      7050      3921     14836     13621      8061     14726     10604     11830      6532      6830     11113      3537      6057      7871 
dram[9]:      2218      2334      1003      3095      5512     18559      3379     21960      6019      6841     25113     19402      3505      7466      9766      1712 
dram[10]:      2213      7945      2253      4916      8917     15256      6474      9495     12057     12033     12603     21557      2675      3442      7088     11717 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.692308  2.769231  5.142857  4.250000  3.555556  6.750000  3.666667  4.000000  3.000000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  2.923077  2.916667  2.666667  4.500000  5.333333  4.000000  3.333333  4.142857  4.571429  4.714286  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.692308  3.000000  2.500000  2.153846  4.666667  7.666667  2.750000  1.916667  5.000000  4.500000  6.600000  7.800000 
dram[3]:  4.750000  3.666667  4.000000  4.200000  3.545455  2.714286  3.083333  3.000000  4.000000  3.800000  4.142857  4.833333  5.400000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  2.588235  6.285714  2.818182  2.785714  3.000000  9.000000  4.600000  5.166667  4.250000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  3.307692  2.666667  2.357143  2.187500  5.400000  3.571429  2.700000  2.400000  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  3.166667  3.083333  2.181818  3.666667  3.833333  3.875000  3.714286  2.700000  2.888889  4.000000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.187500  3.230769  1.928571  2.466667  5.500000  5.800000  3.250000  4.600000  4.714286  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.833333  5.000000  2.411765  2.500000  3.454545  2.833333  2.666667  3.875000  3.125000  4.200000  4.875000  5.000000  5.166667  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  2.866667  3.875000  2.333333  2.777778  5.800000  2.400000  6.000000  4.833333  3.125000  5.111111  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.437500  2.769231  3.285714  2.125000  6.000000  8.000000  4.000000  4.428571  2.555556  5.000000  9.750000  6.800000 
average row locality = 4983/1289 = 3.865788
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        15         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         8        10 
dram[2]:         0         0         0         0         7        13         7         9        12        11        11         8        14        11         7        12 
dram[3]:         0         0         0         1        10        10        13         9         8         7        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        10        12        10        14         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         9        10         5        13        10        11        11        11        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        14         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        11         9         8        12        10        13        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        13         9         8        12         8 
total reads: 1377
min_bank_accesses = 0!
chip skew: 134/116 = 1.16
average mf latency per bank:
dram[0]:       4528      4291      3366      3481       749       629      1011       798      1588       650       491      1096       929       863      2531      2387
dram[1]:       3776      4887      2941      2924       807       820       445       955       586       539       683      1310      1189       757      2827      2700
dram[2]:       4427      4162      3363      3399       616       727       649       780       558       362      1109       893       695       618      2941      2525
dram[3]:       4258      3781      3423      3230       682       952       718       573       788       466       715      1124       651      1495      3029      2997
dram[4]:       3914      4663      3031      3417       756       542       926       642       691       434       458       930       799       853      2760      2571
dram[5]:       4369      3992      3237      3434       663       940      1180       744       450      1155      1123       832       472       540      2526      2768
dram[6]:       4003      4050      3576      3415       736       842      1424       740       313      1230       863       630       904       640      2966      2606
dram[7]:       4710      4173      3110      3007       917       758      1214       522       325       858       956       777       479       663      2790      2935
dram[8]:       4211      3990      3383      3375       802       837       976       621      1228       788      1393       509      1680       441      3327      2860
dram[9]:       3941      4082      3314      3162       839       580       531       749      1020       503       850       928       638       557      2560      2515
dram[10]:       4489      4694      3042      3150       572       790       567      1130       576       867       623       602       449       598      2606      3139
maximum mf latency per bank:
dram[0]:       1370      8751       425       486       933       362     10116     10611     12518       364      3710     11351     13245       379      6372      1381
dram[1]:       1368      8764       420       475      9626       359       359      9371       358      7105      1358      8945      5845      7526      1367      1393
dram[2]:       8987      1373       447      6115      2976      8957       359       360       613       347     13046      3612      3361       366      1362      1866
dram[3]:       1372      1388      7355      7592       367      9886       904       788      5150       359      1821     12342       359     14782      1366      1396
dram[4]:       1400      1405       443      6116       365       378       360       360      2343       359       365     11383       363      4381      1374      1791
dram[5]:       1411      1410       437      8287       372      6618     10097      4461       865      7827     11377      3868       360      1754      1392      1407
dram[6]:       1435      1455      5857       552       430      4203     10359     10585       359     11617     13494      1801      4382       360      1383      2957
dram[7]:       8765      1454       462       498      4204       480     10145       364       402     11849     12844      1856       362      2614      1363      1401
dram[8]:       1389      1381      7357      6625       459       366      9321       360     12104      1260     13045      4641       373       363      1372      1568
dram[9]:       1374      1390       479      3283      1144       359       359       365      8063       359      5390     12262       362      3477      6371      1399
dram[10]:       1381      8764      1888       467       382       359       359      9358       359     12590       360      1306       367       360      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144749 n_act=120 n_pre=104 n_req=485 n_rd=1404 n_write=134 bw_util=0.021
n_activity=8487 dram_eff=0.3624
bk0: 76a 146213i bk1: 96a 146004i bk2: 68a 146246i bk3: 68a 146140i bk4: 112a 146023i bk5: 108a 145901i bk6: 96a 145878i bk7: 92a 146014i bk8: 88a 145996i bk9: 80a 146003i bk10: 56a 146198i bk11: 80a 145972i bk12: 84a 145980i bk13: 56a 146128i bk14: 124a 145948i bk15: 120a 145844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0308305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144865 n_act=115 n_pre=99 n_req=454 n_rd=1304 n_write=128 bw_util=0.01955
n_activity=7962 dram_eff=0.3597
bk0: 88a 146171i bk1: 72a 146188i bk2: 76a 146231i bk3: 84a 146074i bk4: 124a 145831i bk5: 116a 145897i bk6: 88a 145820i bk7: 88a 145926i bk8: 40a 146242i bk9: 72a 146041i bk10: 56a 146112i bk11: 48a 146173i bk12: 72a 146063i bk13: 76a 145986i bk14: 100a 146051i bk15: 104a 145976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0333286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144819 n_act=123 n_pre=107 n_req=457 n_rd=1340 n_write=122 bw_util=0.01996
n_activity=8404 dram_eff=0.3479
bk0: 84a 146185i bk1: 80a 146141i bk2: 76a 146233i bk3: 92a 146061i bk4: 112a 145951i bk5: 128a 145729i bk6: 72a 146075i bk7: 76a 145950i bk8: 64a 146082i bk9: 48a 146232i bk10: 88a 145935i bk11: 60a 146028i bk12: 84a 146021i bk13: 64a 146047i bk14: 104a 146075i bk15: 108a 145958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0342159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144941 n_act=111 n_pre=95 n_req=428 n_rd=1248 n_write=116 bw_util=0.01862
n_activity=7608 dram_eff=0.3586
bk0: 76a 146181i bk1: 88a 146037i bk2: 80a 146180i bk3: 80a 146062i bk4: 116a 145928i bk5: 112a 145870i bk6: 96a 145912i bk7: 72a 146072i bk8: 48a 146207i bk9: 48a 146195i bk10: 68a 146063i bk11: 64a 146043i bk12: 64a 146148i bk13: 40a 146227i bk14: 96a 146127i bk15: 100a 145956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0330965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144869 n_act=110 n_pre=94 n_req=457 n_rd=1308 n_write=130 bw_util=0.01963
n_activity=8284 dram_eff=0.3472
bk0: 80a 146173i bk1: 68a 146168i bk2: 68a 146290i bk3: 84a 146064i bk4: 128a 145792i bk5: 124a 145977i bk6: 84a 145974i bk7: 100a 145803i bk8: 68a 146055i bk9: 60a 146178i bk10: 52a 146145i bk11: 68a 146066i bk12: 40a 146247i bk13: 60a 146142i bk14: 108a 146073i bk15: 116a 145861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0301138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144830 n_act=125 n_pre=109 n_req=454 n_rd=1324 n_write=123 bw_util=0.01975
n_activity=8584 dram_eff=0.3371
bk0: 72a 146223i bk1: 80a 146120i bk2: 72a 146211i bk3: 88a 146068i bk4: 124a 145884i bk5: 100a 145973i bk6: 92a 145918i bk7: 100a 145806i bk8: 60a 146099i bk9: 64a 146118i bk10: 68a 146033i bk11: 64a 146064i bk12: 56a 146167i bk13: 60a 146109i bk14: 116a 145997i bk15: 108a 145991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0279023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144881 n_act=118 n_pre=102 n_req=444 n_rd=1288 n_write=122 bw_util=0.01925
n_activity=8335 dram_eff=0.3383
bk0: 76a 146154i bk1: 80a 146091i bk2: 76a 146183i bk3: 72a 146146i bk4: 116a 145944i bk5: 108a 145928i bk6: 76a 146072i bk7: 80a 146035i bk8: 52a 146178i bk9: 80a 146036i bk10: 60a 146116i bk11: 64a 145988i bk12: 64a 146075i bk13: 64a 146053i bk14: 100a 146085i bk15: 120a 145850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0401199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0x80514b00, atomic=0 1 entries : 0x7fcb0b4dec00 :  mf: uid=326098, sid02:w57, part=7, addr=0x80514b60, load , size=32, unknown  status = IN_PARTITION_DRAM (1635735), 

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144878 n_act=119 n_pre=103 n_req=444 n_rd=1290 n_write=121 bw_util=0.01926
n_activity=8134 dram_eff=0.3469
bk0: 76a 146200i bk1: 80a 146124i bk2: 68a 146252i bk3: 84a 146108i bk4: 108a 145882i bk5: 120a 145841i bk6: 84a 145963i bk7: 96a 145826i bk8: 46a 146200i bk9: 68a 146122i bk10: 64a 146073i bk11: 56a 146173i bk12: 76a 146056i bk13: 48a 146191i bk14: 104a 146059i bk15: 112a 145953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0357652
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144805 n_act=125 n_pre=109 n_req=464 n_rd=1344 n_write=128 bw_util=0.02009
n_activity=8503 dram_eff=0.3462
bk0: 80a 146179i bk1: 84a 146055i bk2: 92a 146116i bk3: 80a 146070i bk4: 124a 145798i bk5: 108a 145909i bk6: 100a 145872i bk7: 92a 145906i bk8: 60a 146072i bk9: 76a 145995i bk10: 64a 146085i bk11: 44a 146186i bk12: 72a 146010i bk13: 56a 146149i bk14: 104a 146093i bk15: 108a 145994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0387548
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144825 n_act=118 n_pre=102 n_req=464 n_rd=1336 n_write=130 bw_util=0.02001
n_activity=8182 dram_eff=0.3583
bk0: 84a 146177i bk1: 76a 146130i bk2: 72a 146207i bk3: 88a 146086i bk4: 100a 146022i bk5: 120a 145801i bk6: 80a 145958i bk7: 76a 145890i bk8: 68a 146093i bk9: 68a 146081i bk10: 56a 146101i bk11: 68a 146094i bk12: 68a 146039i bk13: 60a 146093i bk14: 136a 145898i bk15: 116a 145870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0383316
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146511 n_nop=144956 n_act=106 n_pre=90 n_req=432 n_rd=1236 n_write=123 bw_util=0.01855
n_activity=7611 dram_eff=0.3571
bk0: 64a 146301i bk1: 68a 146185i bk2: 76a 146200i bk3: 84a 146049i bk4: 112a 145840i bk5: 108a 145887i bk6: 60a 146156i bk7: 96a 145831i bk8: 56a 146194i bk9: 68a 146144i bk10: 56a 146159i bk11: 72a 146065i bk12: 56a 146092i bk13: 48a 146219i bk14: 108a 146084i bk15: 104a 145991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0312605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 1488, Miss = 171, Miss_rate = 0.115, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1477, Miss = 157, Miss_rate = 0.106, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 170, Miss_rate = 0.115, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1568, Miss = 166, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 1992, Miss = 174, Miss_rate = 0.087, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[20]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3224
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.03982
	minimum = 6
	maximum = 20
Network latency average = 7.03471
	minimum = 6
	maximum = 18
Slowest packet = 33108
Flit latency average = 6.51734
	minimum = 6
	maximum = 18
Slowest flit = 95793
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.015684
	minimum = 0.0105627 (at node 4)
	maximum = 0.0233008 (at node 44)
Accepted packet rate average = 0.015684
	minimum = 0.0105627 (at node 4)
	maximum = 0.0233008 (at node 44)
Injected flit rate average = 0.0237905
	minimum = 0.0129315 (at node 4)
	maximum = 0.0426375 (at node 44)
Accepted flit rate average= 0.0237905
	minimum = 0.0175964 (at node 48)
	maximum = 0.0387944 (at node 27)
Injected packet length average = 1.51686
Accepted packet length average = 1.51686
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5535 (7 samples)
	minimum = 6 (7 samples)
	maximum = 85.1429 (7 samples)
Network latency average = 11.5677 (7 samples)
	minimum = 6 (7 samples)
	maximum = 59.5714 (7 samples)
Flit latency average = 11.1854 (7 samples)
	minimum = 6 (7 samples)
	maximum = 59 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0179178 (7 samples)
	minimum = 0.012764 (7 samples)
	maximum = 0.0379934 (7 samples)
Accepted packet rate average = 0.0179178 (7 samples)
	minimum = 0.012764 (7 samples)
	maximum = 0.0379934 (7 samples)
Injected flit rate average = 0.027072 (7 samples)
	minimum = 0.0145089 (7 samples)
	maximum = 0.0607135 (7 samples)
Accepted flit rate average = 0.027072 (7 samples)
	minimum = 0.0199751 (7 samples)
	maximum = 0.0643317 (7 samples)
Injected packet size average = 1.5109 (7 samples)
Accepted packet size average = 1.5109 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 144578 (inst/sec)
gpgpu_simulation_rate = 28202 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2956
gpu_sim_insn = 1132352
gpu_ipc =     383.0690
gpu_tot_sim_cycle = 1860842
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       5.1149
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 7106
partiton_reqs_in_parallel = 65032
partiton_reqs_in_parallel_total    = 1735798
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.9678
partiton_reqs_in_parallel_util = 65032
partiton_reqs_in_parallel_util_total    = 1735798
gpu_sim_cycle_parition_util = 2956
gpu_tot_sim_cycle_parition_util    = 78908
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9978
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     218.8112 GB/Sec
L2_BW_total  =       2.0151 GB/Sec
gpu_total_sim_rate=148717

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204265
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
241, 241, 255, 271, 255, 256, 255, 256, 286, 1107, 256, 241, 256, 256, 286, 241, 197, 212, 487, 197, 409, 227, 197, 212, 197, 212, 212, 461, 461, 330, 212, 212, 214, 214, 229, 214, 214, 199, 214, 199, 214, 244, 214, 214, 199, 229, 199, 214, 176, 176, 518, 191, 191, 191, 191, 336, 176, 191, 191, 176, 176, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49997
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1031
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108277	W0_Idle:529863	W0_Scoreboard:1122057	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 14782 
averagemflatency = 240 
max_icnt2mem_latency = 14536 
max_icnt2sh_latency = 1860841 
mrq_lat_table:3659 	85 	182 	524 	221 	204 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32834 	4560 	567 	1343 	21 	30 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	24570 	805 	507 	1474 	9334 	846 	565 	497 	873 	22 	28 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23884 	3008 	1597 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	25 	5 	8 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11         6        12        22        20         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        12         6        10         6         6        24         4         8         6         4        14        14 
dram[2]:        16        16        16        16         6         8         6         6        12         2        10         6        16         4        14        14 
dram[3]:        16        16        16        17         9         7         6        10         8         2         8        17        12         2        14        14 
dram[4]:        16        16        17        16         8         7         4        10         4         2         4        15         6        12        14        14 
dram[5]:        16        17        17        17        18         7         6         6         8        10        10         4         4         4        15         9 
dram[6]:        17        16        16        16         7         6         4        12        16        18        19         9         8        10        15        15 
dram[7]:        16        16        17        16         6         4         4        12         4        18        14         6         4        10        15        15 
dram[8]:        16        16        16        16         8         6        15         3         8        14         8        13        14         8        15        15 
dram[9]:        16        16        16        16         7         6        14         8        12         3         7         6         3        16        15        15 
dram[10]:         0        16        16        16         6         6         4         8         4        20         2        10        10         3        15        15 
maximum service time to same row:
dram[0]:      2209      5838       967       969      5636      2618     23027     16442     19662     13516      5318     10698      8856     15584     22053      2531 
dram[1]:      2213      8790     11707      1002      7725     24733     20989     21675      1566      6078      4280     11179      6830     10224      3968      1496 
dram[2]:     10664      2212      1358      5729      3040      7423      3127     13244      3946      4888     14374     10811      3814      2046      8820     14582 
dram[3]:      2213      2219      7034      7490     10417      9458      2727      9233      5454      5608      6059     17817     24376     19143      3206     16315 
dram[4]:      2210      2214     10307      6599     11931     20205      8601     11208      1892      1276      2414      8236     16219      3277     20016      7292 
dram[5]:      2219      2225      8595     10953     12957      8758     11795      3610      1937     11798     14917     24397      4939      2977     19778     11695 
dram[6]:      2204      2209      3744      1023     21727     11208     14366      7328     20876      6876      7394     13146      3403      5646      6393     12000 
dram[7]:      9318      2218      9451       988      9773     18484     20031     12134     10355     10692      6998      2656      4799      2540      1605      2851 
dram[8]:      2214      2216      7050      3921     14836     13621      8061     14726     10604     11830      6532      6830     11113      3537      6057      7871 
dram[9]:      2218      2334      1003      3095      5512     18559      3379     21960      6019      6841     25113     19402      3505      7466      9766      1712 
dram[10]:      2213      7945      2253      4916      8917     15256      6474      9495     12057     12033     12603     21557      2675      3442      7088     11717 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.692308  2.769231  5.142857  4.250000  3.555556  6.750000  3.666667  4.000000  3.000000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  2.923077  2.916667  2.666667  4.500000  5.333333  4.000000  3.333333  4.142857  4.571429  4.714286  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.692308  3.000000  2.500000  2.153846  4.666667  7.666667  2.750000  1.916667  5.000000  4.500000  6.600000  7.800000 
dram[3]:  4.750000  3.666667  4.000000  4.200000  3.545455  2.714286  3.083333  3.000000  4.000000  3.800000  4.142857  4.833333  5.400000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  2.588235  6.285714  2.818182  2.785714  3.000000  9.000000  4.600000  5.166667  4.250000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  3.307692  2.666667  2.357143  2.187500  5.400000  3.571429  2.700000  2.400000  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  3.166667  3.083333  2.181818  3.666667  3.833333  3.875000  3.714286  2.700000  2.888889  4.000000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.187500  3.230769  1.928571  2.466667  5.500000  5.800000  3.250000  4.600000  4.714286  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.833333  5.000000  2.411765  2.500000  3.454545  2.833333  2.666667  3.875000  3.125000  4.200000  4.875000  5.000000  5.166667  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  2.866667  3.875000  2.333333  2.777778  5.800000  2.400000  6.000000  4.833333  3.125000  5.111111  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.437500  2.769231  3.285714  2.125000  6.000000  8.000000  4.000000  4.428571  2.555556  5.000000  9.750000  6.800000 
average row locality = 4983/1289 = 3.865788
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        15         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         8        10 
dram[2]:         0         0         0         0         7        13         7         9        12        11        11         8        14        11         7        12 
dram[3]:         0         0         0         1        10        10        13         9         8         7        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        10        12        10        14         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         9        10         5        13        10        11        11        11        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        14         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        11         9         8        12        10        13        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        13         9         8        12         8 
total reads: 1377
min_bank_accesses = 0!
chip skew: 134/116 = 1.16
average mf latency per bank:
dram[0]:       5185      4725      4407      4520      1108       956      1103       882      1588       650       491      1096       929       863      2766      2602
dram[1]:       4223      5484      3815      3747       996      1070       551      1064       586       539       683      1310      1189       757      3080      2903
dram[2]:       4940      4759      4365      4224       814       908       817       910       558       362      1109       893       695       618      3128      2762
dram[3]:       4904      4479      4307      3990       908      1163       813       679       788       466       715      1124       651      1495      3229      3220
dram[4]:       4446      5450      3924      4253       916       683      1013       735       691       434       458       930       799       853      2945      2784
dram[5]:       4990      4483      4218      4257       841      1199      1279       840       450      1155      1123       832       472       540      2798      2962
dram[6]:       4566      4622      4502      4370       950      1056      1569       804       313      1230       863       630       904       640      3242      2906
dram[7]:       5366      4751      4021      3873      1072       932      1321       599       325       858       956       777       479       663      3045      3318
dram[8]:       4930      4663      4250      4220      1001      1057      1056       747      1228       788      1393       509      8555       441      3624      3083
dram[9]:       4506      4788      4345      3983      1085       749       637       878      1020       503       850       928       638       557      2693      2669
dram[10]:       5291      5461      3944      3979       763      1080       694      1205       576       867       623       602       449       598      2820      3374
maximum mf latency per bank:
dram[0]:       1370      8751       425       486      1623      1622     10116     10611     12518       364      3710     11351     13245       379      6372      1671
dram[1]:       1368      8764       420       475      9626       359       359      9371       358      7105      1358      8945      5845      7526      1673      1510
dram[2]:       8987      1373       447      6115      2976      8957       359       360       613       347     13046      3612      3361       366      1362      1866
dram[3]:       1372      1388      7355      7592       367      9886       904       788      5150       359      1821     12342       359     14782      1366      1565
dram[4]:       1400      1405       443      6116       365       378       360       360      2343       359       365     11383       363      4381      1374      1791
dram[5]:       1411      1410       437      8287       372      6618     10097      4461       865      7827     11377      3868       360      1754      1392      1407
dram[6]:       1435      1455      5857       552       430      4203     10359     10585       359     11617     13494      1801      4382       360      1728      2957
dram[7]:       8765      1454       462       498      4204       480     10145       364       402     11849     12844      1856       362      2614      1923      1782
dram[8]:       1389      1381      7357      6625       459       366      9321       360     12104      1260     13045      4641       418       363      1690      1692
dram[9]:       1374      1390       479      3283      1144       359       376       365      8063       359      5390     12262       362      3477      6371      1399
dram[10]:       1381      8764      1888       467      1623      1623       359      9358       359     12590       360      1306       367       360      1368      1400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150237 n_act=120 n_pre=104 n_req=485 n_rd=1404 n_write=134 bw_util=0.02024
n_activity=8487 dram_eff=0.3624
bk0: 76a 151701i bk1: 96a 151492i bk2: 68a 151734i bk3: 68a 151628i bk4: 112a 151511i bk5: 108a 151389i bk6: 96a 151366i bk7: 92a 151502i bk8: 88a 151484i bk9: 80a 151491i bk10: 56a 151686i bk11: 80a 151460i bk12: 84a 151468i bk13: 56a 151616i bk14: 124a 151436i bk15: 120a 151332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0297173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150353 n_act=115 n_pre=99 n_req=454 n_rd=1304 n_write=128 bw_util=0.01884
n_activity=7962 dram_eff=0.3597
bk0: 88a 151659i bk1: 72a 151676i bk2: 76a 151719i bk3: 84a 151562i bk4: 124a 151319i bk5: 116a 151385i bk6: 88a 151308i bk7: 88a 151414i bk8: 40a 151730i bk9: 72a 151529i bk10: 56a 151600i bk11: 48a 151661i bk12: 72a 151551i bk13: 76a 151474i bk14: 100a 151539i bk15: 104a 151464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0321252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150307 n_act=123 n_pre=107 n_req=457 n_rd=1340 n_write=122 bw_util=0.01924
n_activity=8404 dram_eff=0.3479
bk0: 84a 151673i bk1: 80a 151629i bk2: 76a 151721i bk3: 92a 151549i bk4: 112a 151439i bk5: 128a 151217i bk6: 72a 151563i bk7: 76a 151438i bk8: 64a 151570i bk9: 48a 151720i bk10: 88a 151423i bk11: 60a 151516i bk12: 84a 151509i bk13: 64a 151535i bk14: 104a 151563i bk15: 108a 151446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0329805
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150429 n_act=111 n_pre=95 n_req=428 n_rd=1248 n_write=116 bw_util=0.01795
n_activity=7608 dram_eff=0.3586
bk0: 76a 151669i bk1: 88a 151525i bk2: 80a 151668i bk3: 80a 151550i bk4: 116a 151416i bk5: 112a 151358i bk6: 96a 151400i bk7: 72a 151560i bk8: 48a 151695i bk9: 48a 151683i bk10: 68a 151551i bk11: 64a 151531i bk12: 64a 151636i bk13: 40a 151715i bk14: 96a 151615i bk15: 100a 151444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0319015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150357 n_act=110 n_pre=94 n_req=457 n_rd=1308 n_write=130 bw_util=0.01892
n_activity=8284 dram_eff=0.3472
bk0: 80a 151661i bk1: 68a 151656i bk2: 68a 151778i bk3: 84a 151552i bk4: 128a 151280i bk5: 124a 151465i bk6: 84a 151462i bk7: 100a 151291i bk8: 68a 151543i bk9: 60a 151666i bk10: 52a 151633i bk11: 68a 151554i bk12: 40a 151735i bk13: 60a 151630i bk14: 108a 151561i bk15: 116a 151349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0290265
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150318 n_act=125 n_pre=109 n_req=454 n_rd=1324 n_write=123 bw_util=0.01904
n_activity=8584 dram_eff=0.3371
bk0: 72a 151711i bk1: 80a 151608i bk2: 72a 151699i bk3: 88a 151556i bk4: 124a 151372i bk5: 100a 151461i bk6: 92a 151406i bk7: 100a 151294i bk8: 60a 151587i bk9: 64a 151606i bk10: 68a 151521i bk11: 64a 151552i bk12: 56a 151655i bk13: 60a 151597i bk14: 116a 151485i bk15: 108a 151479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0268949
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150369 n_act=118 n_pre=102 n_req=444 n_rd=1288 n_write=122 bw_util=0.01855
n_activity=8335 dram_eff=0.3383
bk0: 76a 151642i bk1: 80a 151579i bk2: 76a 151671i bk3: 72a 151634i bk4: 116a 151432i bk5: 108a 151416i bk6: 76a 151560i bk7: 80a 151523i bk8: 52a 151666i bk9: 80a 151524i bk10: 60a 151604i bk11: 64a 151476i bk12: 64a 151563i bk13: 64a 151541i bk14: 100a 151573i bk15: 120a 151338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0386713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150364 n_act=119 n_pre=103 n_req=444 n_rd=1292 n_write=121 bw_util=0.01859
n_activity=8148 dram_eff=0.3468
bk0: 76a 151688i bk1: 80a 151612i bk2: 68a 151740i bk3: 84a 151596i bk4: 108a 151370i bk5: 120a 151329i bk6: 84a 151451i bk7: 96a 151314i bk8: 48a 151685i bk9: 68a 151610i bk10: 64a 151561i bk11: 56a 151661i bk12: 76a 151544i bk13: 48a 151679i bk14: 104a 151547i bk15: 112a 151441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0344739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150293 n_act=125 n_pre=109 n_req=464 n_rd=1344 n_write=128 bw_util=0.01937
n_activity=8503 dram_eff=0.3462
bk0: 80a 151667i bk1: 84a 151543i bk2: 92a 151604i bk3: 80a 151558i bk4: 124a 151286i bk5: 108a 151397i bk6: 100a 151360i bk7: 92a 151394i bk8: 60a 151560i bk9: 76a 151483i bk10: 64a 151573i bk11: 44a 151674i bk12: 72a 151498i bk13: 56a 151637i bk14: 104a 151581i bk15: 108a 151482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0373555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150313 n_act=118 n_pre=102 n_req=464 n_rd=1336 n_write=130 bw_util=0.01929
n_activity=8182 dram_eff=0.3583
bk0: 84a 151665i bk1: 76a 151618i bk2: 72a 151695i bk3: 88a 151574i bk4: 100a 151510i bk5: 120a 151289i bk6: 80a 151446i bk7: 76a 151378i bk8: 68a 151581i bk9: 68a 151569i bk10: 56a 151589i bk11: 68a 151582i bk12: 68a 151527i bk13: 60a 151581i bk14: 136a 151386i bk15: 116a 151358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0369476
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151999 n_nop=150444 n_act=106 n_pre=90 n_req=432 n_rd=1236 n_write=123 bw_util=0.01788
n_activity=7611 dram_eff=0.3571
bk0: 64a 151789i bk1: 68a 151673i bk2: 76a 151688i bk3: 84a 151537i bk4: 112a 151328i bk5: 108a 151375i bk6: 60a 151644i bk7: 96a 151319i bk8: 56a 151682i bk9: 68a 151632i bk10: 56a 151647i bk11: 72a 151553i bk12: 56a 151580i bk13: 48a 151707i bk14: 108a 151572i bk15: 104a 151479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0301318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 1741, Miss = 171, Miss_rate = 0.098, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1709, Miss = 157, Miss_rate = 0.092, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 1737, Miss = 170, Miss_rate = 0.098, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1831, Miss = 166, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 3446, Miss = 174, Miss_rate = 0.050, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[20]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3224
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.514
	minimum = 6
	maximum = 582
Network latency average = 35.5222
	minimum = 6
	maximum = 338
Slowest packet = 68219
Flit latency average = 43.3335
	minimum = 6
	maximum = 337
Slowest flit = 103300
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0461861
	minimum = 0.0338409 (at node 18)
	maximum = 0.246024 (at node 44)
Accepted packet rate average = 0.0461861
	minimum = 0.0338409 (at node 18)
	maximum = 0.246024 (at node 44)
Injected flit rate average = 0.0692792
	minimum = 0.0548223 (at node 36)
	maximum = 0.262267 (at node 44)
Accepted flit rate average= 0.0692792
	minimum = 0.0446701 (at node 18)
	maximum = 0.475804 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7986 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.25 (8 samples)
Network latency average = 14.562 (8 samples)
	minimum = 6 (8 samples)
	maximum = 94.375 (8 samples)
Flit latency average = 15.2039 (8 samples)
	minimum = 6 (8 samples)
	maximum = 93.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0214513 (8 samples)
	minimum = 0.0153986 (8 samples)
	maximum = 0.0639972 (8 samples)
Accepted packet rate average = 0.0214513 (8 samples)
	minimum = 0.0153986 (8 samples)
	maximum = 0.0639972 (8 samples)
Injected flit rate average = 0.0323479 (8 samples)
	minimum = 0.0195481 (8 samples)
	maximum = 0.0859077 (8 samples)
Accepted flit rate average = 0.0323479 (8 samples)
	minimum = 0.023062 (8 samples)
	maximum = 0.115766 (8 samples)
Injected packet size average = 1.50797 (8 samples)
Accepted packet size average = 1.50797 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 148717 (inst/sec)
gpgpu_simulation_rate = 29075 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 44011
gpu_sim_insn = 1536501
gpu_ipc =      34.9118
gpu_tot_sim_cycle = 2127511
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       5.1959
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 2225
gpu_stall_icnt2sh    = 45771
partiton_reqs_in_parallel = 966195
partiton_reqs_in_parallel_total    = 1800830
partiton_level_parallism =      21.9535
partiton_level_parallism_total  =       1.3006
partiton_reqs_in_parallel_util = 966195
partiton_reqs_in_parallel_util_total    = 1800830
gpu_sim_cycle_parition_util = 44011
gpu_tot_sim_cycle_parition_util    = 81864
partiton_level_parallism_util =      21.9535
partiton_level_parallism_util_total  =      21.9823
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     169.1342 GB/Sec
L2_BW_total  =       5.2614 GB/Sec
gpu_total_sim_rate=96968

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
435, 449, 460, 516, 527, 279, 512, 501, 572, 1414, 424, 264, 569, 516, 506, 487, 454, 235, 510, 466, 432, 456, 431, 430, 366, 235, 235, 484, 705, 560, 510, 381, 382, 406, 252, 485, 237, 222, 590, 417, 471, 514, 565, 237, 341, 456, 222, 380, 199, 485, 607, 214, 214, 411, 214, 567, 199, 214, 384, 199, 589, 199, 448, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 73457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 67350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1221
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124135	W0_Idle:633572	W0_Scoreboard:2516038	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 189 
maxdqlatency = 0 
maxmflatency = 19456 
averagemflatency = 263 
max_icnt2mem_latency = 19288 
max_icnt2sh_latency = 2127473 
mrq_lat_table:6993 	172 	270 	926 	523 	459 	383 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107090 	7958 	599 	1367 	57 	254 	465 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	83002 	8687 	6619 	2673 	13068 	1135 	599 	506 	892 	59 	274 	450 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	59620 	12923 	11601 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	5230 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	156 	57 	14 	12 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        12        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18         8        17        19        12        20        11         8        16        18        14        17 
dram[3]:        16        16        16        17        12        10        14        14        12        19        10        17        12        10        14        14 
dram[4]:        16        16        17        16         9        22        12        10        12        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18         7         8         9        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        10        12        10        15        16 
dram[7]:        16        16        17        16         8        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         6        14        12        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        10        12        15        12        16        20        17        15        11        14        16        15 
maximum service time to same row:
dram[0]:      2209     12121      4525     13480     17882     19827     23027     19759     20279     13516     16515     19353      8856     15584     23748      2531 
dram[1]:      2213      8790     11707      9165     11870     24733     20989     21675     11102     10663     18498     19464     10923     10224      4282     21986 
dram[2]:     15874     11616      8178      5839     26013     11749     12738     13244     16381     10662     15921     12612     13259      8240     16932     23406 
dram[3]:      2213      6575      8338     10201     20135     17166     12801     11915     16974     15858     11169     17817     24376     19143     21924     20969 
dram[4]:     11452      6605     10307     15862     11931     20205      8601     12141      9876      8421     11444     10921     16219      3277     20016      7292 
dram[5]:     10696     15564      9156     10953     26084      8758     11795     13484     16644     11798     14917     24397     12993     10402     19778     13576 
dram[6]:      2204      7986      7020     13614     22915     20811     14366      8320     20876      8318     11686     13146     13511      8719     12056     14890 
dram[7]:     10737      7001      9451      6791     12744     18484     22365     19768     10396     10692     12472     16914     10108     17598     16015      2851 
dram[8]:     10759      7346     14955      7022     26452     21808     11282     14726     10604     23745     13715     15410     11113     15863      6057      7871 
dram[9]:      8029      6668      1003      3231     12742     22108      6760     21960     16899     21358     25113     19402     10086     13247      9766      2572 
dram[10]:     14736      7945      2253      4916     17157     21478      7538     11046     20352     14816     12603     21557     10441     12474      7088     11717 
average row accesses per activate:
dram[0]:  3.800000  2.800000  3.500000  3.625000  3.833333  3.368421  2.884615  3.647059  4.000000  3.045455  4.692307  3.733333  3.050000  3.052632  3.941176  3.812500 
dram[1]:  3.300000  3.500000  2.923077  3.300000  2.782609  3.045455  2.666667  3.000000  4.312500  3.095238  3.500000  4.076923  3.437500  2.850000  3.350000  4.307693 
dram[2]:  2.727273  5.285714  3.700000  3.636364  3.380952  2.533333  3.350000  3.192308  3.222222  4.000000  2.869565  2.142857  3.444444  2.772727  5.363636  3.812500 
dram[3]:  3.400000  2.235294  3.000000  3.090909  3.473684  2.869565  2.666667  3.368421  3.294118  3.388889  3.250000  4.071429  3.733333  2.608696  3.687500  3.529412 
dram[4]:  2.615385  2.916667  2.769231  3.600000  2.875000  5.250000  3.043478  2.275862  3.052632  3.562500  3.705882  3.823529  3.235294  4.076923  3.823529  3.866667 
dram[5]:  3.818182  3.555556  3.555556  3.545455  3.250000  3.588235  2.680000  2.266667  3.857143  3.705882  2.952381  2.583333  2.952381  3.352941  4.071429  3.529412 
dram[6]:  3.400000  2.923077  2.142857  4.222222  3.380952  3.136364  2.925926  2.708333  3.777778  3.944444  2.608696  2.500000  2.761905  3.111111  4.000000  3.625000 
dram[7]:  4.000000  3.076923  2.916667  3.625000  2.555556  2.833333  2.560000  2.538461  4.538462  4.000000  3.000000  3.095238  3.277778  3.687500  4.357143  4.200000 
dram[8]:  4.222222  3.363636  2.692308  3.100000  2.592592  2.904762  3.684211  2.653846  3.050000  3.277778  3.526316  3.352941  2.904762  3.733333  4.066667  3.866667 
dram[9]:  2.583333  2.916667  3.000000  3.166667  3.631579  2.875000  3.666667  3.285714  3.588235  3.533333  2.700000  3.352941  3.095238  3.047619  3.750000  4.384615 
dram[10]:  3.857143  3.750000  2.818182  2.785714  2.875000  3.227273  3.368421  2.333333  4.727273  4.615385  3.277778  3.095238  2.434783  2.818182  4.416667  3.733333 
average row locality = 9782/3014 = 3.245521
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        15        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        16        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        12        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        17        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        15        14        13 
total reads: 2218
min_bank_accesses = 0!
chip skew: 214/193 = 1.11
average mf latency per bank:
dram[0]:       4170      4636      5232      5258      2353      2300      6074      4056      2539      3419      2588      2567      3124      2284      2982      2634
dram[1]:       4424      5958      4307      4975      3016      2362      3924      5366      1763      2101      2361      2831      3352      2928      2450      3133
dram[2]:       5449      5831      4547      4458      1881      2770      3928      5384      2037      2393      2028      2144      3068      3397      2981      3003
dram[3]:       4392      4273      5484      4837      2182      2654      3259      2897      1942      1730      2529      1944      2865      3730      3098      2990
dram[4]:       5011      4638      4713      5137      2241      2144      4095      3662      2335      2347      2571      2789      2120      2771      2747      2776
dram[5]:       4615      5090      5114      4465      2274      2196      2837      2561      2105      2519      2561      1810      2895      2970      3519      3189
dram[6]:       4820      5418      5977      4867      2176      2395      3316      3290      2150      2896      2283      2332      2888      3242      3483      3192
dram[7]:       5636      5833      4300      5368      2633      2715      2878      3207      2018      2136      2756      2442      3261      3102      3008      3010
dram[8]:       4142      4841      5507      5477      2182      2258      4086      3221      2005      1839      2123      1858      7081      2687      2700      2933
dram[9]:       5403      4904      4316      4923      2464      2640      4023      5369      1833      1442      1802      2251      2959      3434      3018      2875
dram[10]:       5477      4790      4474      4165      2334      2264      5133      4780      1211      2781      2232      2198      2561      3115      3380      3127
maximum mf latency per bank:
dram[0]:       1370     15668     19099     15191      7085      6044     19260     19262     15362     16296     14468     14481     17024     17290     16037      1671
dram[1]:       1368     12715      8489      9665     19311      6289     19216     19387     15578     15853     14518     14528     18077     15784      2881     16085
dram[2]:      18349     18340      8436      6115      6302     12895     19204     19456     13947     15853     14569     16485     15439     18843     17583     16122
dram[3]:       1372     12199     15999     16030      6555      9886     19267     16136     15331     14233     14300     14515     18605     18592     16101     16108
dram[4]:      18350     15777     13219     16049      6564       528     19255     19414     14997     16251     14388     16472     15457     15908     17842      1791
dram[5]:      12581     15720      9658      8510      6322      6618     15515     16965     14743     15597     14517     14299     17058     17072     17815     17817
dram[6]:      15779     18311     15189     15197      6564      6801     19047     19357     14988     15350     14434     14455     15889     18847     17804     17807
dram[7]:      15720     15016      9659      8640     12968     16806     19397     19353     15854     11849     16563     14499     18087     15770     17803      1782
dram[8]:       1389     15668     15202     13207      6837      5794     19357     19268     15855     13932     14214     14136     18074     15719      1690      9919
dram[9]:      14996     12155       479     15263     12928      7074     17970     19081     14253     10177     14268     14427     18060     18069      6371      1399
dram[10]:      15681      8764      1888       467      8802      6808     19334     18993      1105     14994     14411     14204     17080     18805     17516      9744
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230206 n_act=261 n_pre=245 n_req=905 n_rd=2804 n_write=204 bw_util=0.02574
n_activity=14827 dram_eff=0.4057
bk0: 152a 232754i bk1: 168a 232564i bk2: 140a 232764i bk3: 116a 232754i bk4: 212a 232308i bk5: 188a 232393i bk6: 200a 232179i bk7: 180a 232248i bk8: 172a 232529i bk9: 204a 232224i bk10: 172a 232483i bk11: 160a 232611i bk12: 180a 232579i bk13: 168a 232442i bk14: 212a 232421i bk15: 180a 232396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0601917
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230294 n_act=268 n_pre=252 n_req=875 n_rd=2708 n_write=198 bw_util=0.02487
n_activity=14920 dram_eff=0.3895
bk0: 132a 232742i bk1: 112a 232841i bk2: 148a 232676i bk3: 132a 232695i bk4: 192a 232163i bk5: 200a 232218i bk6: 188a 232156i bk7: 172a 232322i bk8: 208a 232340i bk9: 196a 232116i bk10: 180a 232131i bk11: 148a 232403i bk12: 156a 232695i bk13: 168a 232419i bk14: 204a 232303i bk15: 172a 232445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0725483
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230101 n_act=286 n_pre=270 n_req=924 n_rd=2852 n_write=211 bw_util=0.02621
n_activity=15442 dram_eff=0.3967
bk0: 120a 232996i bk1: 148a 232701i bk2: 148a 232772i bk3: 160a 232621i bk4: 220a 232232i bk5: 240a 231970i bk6: 188a 232103i bk7: 204a 232149i bk8: 168a 232462i bk9: 156a 232566i bk10: 192a 232242i bk11: 176a 232068i bk12: 184a 232423i bk13: 180a 232179i bk14: 180a 232530i bk15: 188a 232210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0650864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230293 n_act=274 n_pre=258 n_req=873 n_rd=2696 n_write=199 bw_util=0.02477
n_activity=14586 dram_eff=0.397
bk0: 136a 232511i bk1: 152a 232286i bk2: 132a 232880i bk3: 132a 232566i bk4: 192a 232328i bk5: 200a 232273i bk6: 192a 232204i bk7: 168a 232184i bk8: 160a 232465i bk9: 176a 232207i bk10: 196a 232153i bk11: 160a 232304i bk12: 160a 232532i bk13: 176a 232157i bk14: 180a 232321i bk15: 184a 232162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0690228
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230252 n_act=267 n_pre=251 n_req=883 n_rd=2756 n_write=194 bw_util=0.02524
n_activity=15063 dram_eff=0.3917
bk0: 136a 232656i bk1: 140a 232651i bk2: 140a 232678i bk3: 144a 232507i bk4: 208a 232205i bk5: 188a 232401i bk6: 216a 231951i bk7: 200a 231953i bk8: 168a 232446i bk9: 160a 232352i bk10: 184a 232072i bk11: 192a 232052i bk12: 152a 232630i bk13: 148a 232620i bk14: 208a 232271i bk15: 172a 232381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0617791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230247 n_act=277 n_pre=261 n_req=883 n_rd=2736 n_write=199 bw_util=0.02512
n_activity=15216 dram_eff=0.3858
bk0: 168a 232451i bk1: 124a 232598i bk2: 124a 232797i bk3: 152a 232591i bk4: 196a 232394i bk5: 180a 232265i bk6: 196a 232298i bk7: 192a 231954i bk8: 152a 232410i bk9: 188a 232222i bk10: 172a 231923i bk11: 184a 231888i bk12: 180a 232356i bk13: 164a 232399i bk14: 176a 232648i bk15: 188a 232405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0680729
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230102 n_act=293 n_pre=277 n_req=915 n_rd=2844 n_write=204 bw_util=0.02608
n_activity=16051 dram_eff=0.3798
bk0: 132a 232730i bk1: 152a 232657i bk2: 120a 232750i bk3: 152a 232623i bk4: 208a 232130i bk5: 208a 232295i bk6: 228a 231934i bk7: 184a 232178i bk8: 204a 232317i bk9: 216a 232231i bk10: 172a 232161i bk11: 172a 232095i bk12: 168a 232454i bk13: 156a 232584i bk14: 192a 232512i bk15: 180a 232408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.059721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230195 n_act=276 n_pre=260 n_req=892 n_rd=2796 n_write=193 bw_util=0.02558
n_activity=15202 dram_eff=0.3932
bk0: 144a 232717i bk1: 160a 232690i bk2: 136a 232806i bk3: 116a 232882i bk4: 212a 232046i bk5: 208a 232172i bk6: 188a 232168i bk7: 196a 232033i bk8: 172a 232456i bk9: 156a 232486i bk10: 188a 232159i bk11: 196a 231994i bk12: 164a 232610i bk13: 172a 232657i bk14: 188a 232328i bk15: 200a 232275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0648083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230226 n_act=276 n_pre=260 n_req=891 n_rd=2756 n_write=202 bw_util=0.02531
n_activity=15193 dram_eff=0.3894
bk0: 152a 232744i bk1: 148a 232648i bk2: 140a 232675i bk3: 124a 232719i bk4: 212a 232022i bk5: 176a 232434i bk6: 208a 232163i bk7: 208a 232085i bk8: 180a 232164i bk9: 168a 231995i bk10: 204a 231981i bk11: 160a 232198i bk12: 148a 232394i bk13: 156a 232500i bk14: 192a 232432i bk15: 180a 232339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0562767
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230302 n_act=270 n_pre=254 n_req=884 n_rd=2680 n_write=214 bw_util=0.02476
n_activity=14906 dram_eff=0.3883
bk0: 124a 232952i bk1: 140a 232800i bk2: 144a 232704i bk3: 152a 232705i bk4: 204a 232389i bk5: 208a 232129i bk6: 168a 232400i bk7: 172a 232315i bk8: 180a 232534i bk9: 140a 232588i bk10: 144a 232540i bk11: 160a 232441i bk12: 192a 232447i bk13: 192a 232360i bk14: 184a 232635i bk15: 176a 232581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0570212
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233720 n_nop=230374 n_act=267 n_pre=251 n_req=857 n_rd=2628 n_write=200 bw_util=0.0242
n_activity=14204 dram_eff=0.3982
bk0: 108a 232972i bk1: 120a 232876i bk2: 124a 232743i bk3: 156a 232526i bk4: 212a 232296i bk5: 200a 232327i bk6: 176a 232533i bk7: 188a 232123i bk8: 140a 232679i bk9: 176a 232454i bk10: 168a 232190i bk11: 188a 232224i bk12: 156a 232404i bk13: 188a 232423i bk14: 156a 232686i bk15: 172a 232470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0466969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 5314, Miss = 350, Miss_rate = 0.066, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[6]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[7]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 5293, Miss = 353, Miss_rate = 0.067, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 5289, Miss = 336, Miss_rate = 0.064, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5242, Miss = 343, Miss_rate = 0.065, Pending_hits = 167, Reservation_fails = 1
L2_cache_bank[12]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 7013, Miss = 359, Miss_rate = 0.051, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3371
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31077
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4833
	minimum = 6
	maximum = 332
Network latency average = 12.1539
	minimum = 6
	maximum = 332
Slowest packet = 130034
Flit latency average = 11.4814
	minimum = 6
	maximum = 332
Slowest flit = 199879
Fragmentation average = 0.00371813
	minimum = 0
	maximum = 239
Injected packet rate average = 0.0356892
	minimum = 0.0229152 (at node 7)
	maximum = 0.0445581 (at node 6)
Accepted packet rate average = 0.0356892
	minimum = 0.0229152 (at node 7)
	maximum = 0.0445581 (at node 6)
Injected flit rate average = 0.0560904
	minimum = 0.0293342 (at node 7)
	maximum = 0.0800727 (at node 43)
Accepted flit rate average= 0.0560904
	minimum = 0.0425585 (at node 11)
	maximum = 0.0837878 (at node 6)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.208 (9 samples)
	minimum = 6 (9 samples)
	maximum = 167.778 (9 samples)
Network latency average = 14.2945 (9 samples)
	minimum = 6 (9 samples)
	maximum = 120.778 (9 samples)
Flit latency average = 14.7903 (9 samples)
	minimum = 6 (9 samples)
	maximum = 120.222 (9 samples)
Fragmentation average = 0.000413126 (9 samples)
	minimum = 0 (9 samples)
	maximum = 26.5556 (9 samples)
Injected packet rate average = 0.0230333 (9 samples)
	minimum = 0.0162338 (9 samples)
	maximum = 0.0618373 (9 samples)
Accepted packet rate average = 0.0230333 (9 samples)
	minimum = 0.0162338 (9 samples)
	maximum = 0.0618373 (9 samples)
Injected flit rate average = 0.034986 (9 samples)
	minimum = 0.0206354 (9 samples)
	maximum = 0.0852594 (9 samples)
Accepted flit rate average = 0.034986 (9 samples)
	minimum = 0.0252283 (9 samples)
	maximum = 0.112213 (9 samples)
Injected packet size average = 1.51893 (9 samples)
Accepted packet size average = 1.51893 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 96968 (inst/sec)
gpgpu_simulation_rate = 18662 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4456
gpu_sim_insn = 1211812
gpu_ipc =     271.9506
gpu_tot_sim_cycle = 2354117
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       5.2105
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 2225
gpu_stall_icnt2sh    = 45787
partiton_reqs_in_parallel = 98032
partiton_reqs_in_parallel_total    = 2767025
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2170
partiton_reqs_in_parallel_util = 98032
partiton_reqs_in_parallel_util_total    = 2767025
gpu_sim_cycle_parition_util = 4456
gpu_tot_sim_cycle_parition_util    = 125875
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9829
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     216.2845 GB/Sec
L2_BW_total  =       5.1643 GB/Sec
gpu_total_sim_rate=97351

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373071
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
471, 485, 496, 552, 563, 315, 548, 537, 608, 1450, 460, 300, 605, 552, 542, 523, 490, 271, 546, 502, 468, 492, 467, 466, 402, 271, 271, 520, 741, 596, 546, 417, 418, 442, 288, 521, 273, 258, 626, 453, 507, 550, 601, 273, 377, 492, 258, 416, 235, 521, 643, 250, 250, 447, 250, 603, 235, 250, 420, 235, 625, 235, 484, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 150375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 140907
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4582
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:235884	W0_Idle:697930	W0_Scoreboard:2529727	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 189 
maxdqlatency = 0 
maxmflatency = 19456 
averagemflatency = 272 
max_icnt2mem_latency = 19288 
max_icnt2sh_latency = 2354116 
mrq_lat_table:6993 	172 	270 	926 	523 	459 	383 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114480 	9276 	911 	1904 	668 	254 	465 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	84649 	9077 	6916 	3722 	16887 	2596 	703 	841 	1417 	600 	274 	450 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	61211 	13351 	11630 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	13350 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	159 	61 	15 	12 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        12        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18         8        17        19        12        20        11         8        16        18        14        17 
dram[3]:        16        16        16        17        12        10        14        14        12        19        10        17        12        10        14        14 
dram[4]:        16        16        17        16         9        22        12        10        12        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18         7         8         9        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        10        12        10        15        16 
dram[7]:        16        16        17        16         8        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         6        14        12        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        10        12        15        12        16        20        17        15        11        14        16        15 
maximum service time to same row:
dram[0]:      2209     12121      4525     13480     17882     19827     23027     19759     20279     13516     16515     19353      8856     15584     23748      2531 
dram[1]:      2213      8790     11707      9165     11870     24733     20989     21675     11102     10663     18498     19464     10923     10224      4282     21986 
dram[2]:     15874     11616      8178      5839     26013     11749     12738     13244     16381     10662     15921     12612     13259      8240     16932     23406 
dram[3]:      2213      6575      8338     10201     20135     17166     12801     11915     16974     15858     11169     17817     24376     19143     21924     20969 
dram[4]:     11452      6605     10307     15862     11931     20205      8601     12141      9876      8421     11444     10921     16219      3277     20016      7292 
dram[5]:     10696     15564      9156     10953     26084      8758     11795     13484     16644     11798     14917     24397     12993     10402     19778     13576 
dram[6]:      2204      7986      7020     13614     22915     20811     14366      8320     20876      8318     11686     13146     13511      8719     12056     14890 
dram[7]:     10737      7001      9451      6791     12744     18484     22365     19768     10396     10692     12472     16914     10108     17598     16015      2851 
dram[8]:     10759      7346     14955      7022     26452     21808     11282     14726     10604     23745     13715     15410     11113     15863      6057      7871 
dram[9]:      8029      6668      1003      3231     12742     22108      6760     21960     16899     21358     25113     19402     10086     13247      9766      2572 
dram[10]:     14736      7945      2253      4916     17157     21478      7538     11046     20352     14816     12603     21557     10441     12474      7088     11717 
average row accesses per activate:
dram[0]:  3.800000  2.800000  3.500000  3.625000  3.833333  3.368421  2.884615  3.647059  4.000000  3.045455  4.692307  3.733333  3.050000  3.052632  3.941176  3.812500 
dram[1]:  3.300000  3.500000  2.923077  3.300000  2.782609  3.045455  2.666667  3.000000  4.312500  3.095238  3.500000  4.076923  3.437500  2.850000  3.350000  4.307693 
dram[2]:  2.727273  5.285714  3.700000  3.636364  3.380952  2.533333  3.350000  3.192308  3.222222  4.000000  2.869565  2.142857  3.444444  2.772727  5.363636  3.812500 
dram[3]:  3.400000  2.235294  3.000000  3.090909  3.473684  2.869565  2.666667  3.368421  3.294118  3.388889  3.250000  4.071429  3.733333  2.608696  3.687500  3.529412 
dram[4]:  2.615385  2.916667  2.769231  3.600000  2.875000  5.250000  3.043478  2.275862  3.052632  3.562500  3.705882  3.823529  3.235294  4.076923  3.823529  3.866667 
dram[5]:  3.818182  3.555556  3.555556  3.545455  3.250000  3.588235  2.680000  2.266667  3.857143  3.705882  2.952381  2.583333  2.952381  3.352941  4.071429  3.529412 
dram[6]:  3.400000  2.923077  2.142857  4.222222  3.380952  3.136364  2.925926  2.708333  3.777778  3.944444  2.608696  2.500000  2.761905  3.111111  4.000000  3.625000 
dram[7]:  4.000000  3.076923  2.916667  3.625000  2.555556  2.833333  2.560000  2.538461  4.538462  4.000000  3.000000  3.095238  3.277778  3.687500  4.357143  4.200000 
dram[8]:  4.222222  3.363636  2.692308  3.100000  2.592592  2.904762  3.684211  2.653846  3.050000  3.277778  3.526316  3.352941  2.904762  3.733333  4.066667  3.866667 
dram[9]:  2.583333  2.916667  3.000000  3.166667  3.631579  2.875000  3.666667  3.285714  3.588235  3.533333  2.700000  3.352941  3.095238  3.047619  3.750000  4.384615 
dram[10]:  3.857143  3.750000  2.818182  2.785714  2.875000  3.227273  3.368421  2.333333  4.727273  4.615385  3.277778  3.095238  2.434783  2.818182  4.416667  3.733333 
average row locality = 9782/3014 = 3.245521
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        15        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        16        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        12        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        17        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        15        14        13 
total reads: 2218
min_bank_accesses = 0!
chip skew: 214/193 = 1.11
average mf latency per bank:
dram[0]:       5567      5893      5899      6074      2568      2539      6157      4172      2539      3419      2588      2567      3124      2284      4259      3867
dram[1]:       6031      7783      4915      5678      3245      2568      4024      5460      1763      2101      2361      2831      3352      2928      3625      4531
dram[2]:       7204      7182      5174      5027      2071      2951      4016      5454      2037      2393      2028      2144      3068      3397      4566      4351
dram[3]:       5839      5470      6177      5515      2400      2871      3353      2982      1942      1730      2529      1944      2865      3730      4602      4328
dram[4]:       6351      5930      5352      5813      2432      2370      4169      3746      2335      2347      2571      2789      2120      2771      4061      4044
dram[5]:       5751      6416      5928      5095      2479      2418      2918      2639      2105      2519      2561      1810      2895      2970      5215      4601
dram[6]:       6160      6587      6742      5491      2377      2595      3382      3372      2150      2896      2283      2332      2888      3242      5093      4722
dram[7]:       7003      6965      4948      6168      2831      2913      2959      3292      2018      2136      2756      2442      3261      3102      4624      4395
dram[8]:       5458      6144      6289      6284      2421      2523      4178      3307      2005      1839      2123      1858     14999      2687      4232      4368
dram[9]:       6896      6204      4971      5539      2669      2837      4102      5447      1833      1442      1802      2251      2959      3434      4498      4371
dram[10]:       7196      6273      5198      4756      2537      2460      5218      4863      1211      2781      2232      2198      2561      3115      5102      4550
maximum mf latency per bank:
dram[0]:       3060     15668     19099     15191      7085      6044     19260     19262     15362     16296     14468     14481     17024     17290     16037      3054
dram[1]:       3088     12715      8489      9665     19311      6289     19216     19387     15578     15853     14518     14528     18077     15784      2881     16085
dram[2]:      18349     18340      8436      6115      6302     12895     19204     19456     13947     15853     14569     16485     15439     18843     17583     16122
dram[3]:       3099     12199     15999     16030      6555      9886     19267     16136     15331     14233     14300     14515     18605     18592     16101     16108
dram[4]:      18350     15777     13219     16049      6564       528     19255     19414     14997     16251     14388     16472     15457     15908     17842      2677
dram[5]:      12581     15720      9658      8510      6322      6618     15515     16965     14743     15597     14517     14299     17058     17072     17815     17817
dram[6]:      15779     18311     15189     15197      6564      6801     19047     19357     14988     15350     14434     14455     15889     18847     17804     17807
dram[7]:      15720     15016      9659      8640     12968     16806     19397     19353     15854     11849     16563     14499     18087     15770     17803      2732
dram[8]:       2871     15668     15202     13207      6837      5794     19357     19268     15855     13932     14214     14136     18074     15719      2945      9919
dram[9]:      14996     12155       479     15263     12928      7074     17970     19081     14253     10177     14268     14427     18060     18069      6371      2968
dram[10]:      15681      8764      1888       467      8802      6808     19334     18993      1105     14994     14411     14204     17080     18805     17516      9744
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238479 n_act=261 n_pre=245 n_req=905 n_rd=2804 n_write=204 bw_util=0.02486
n_activity=14827 dram_eff=0.4057
bk0: 152a 241027i bk1: 168a 240837i bk2: 140a 241037i bk3: 116a 241027i bk4: 212a 240581i bk5: 188a 240666i bk6: 200a 240452i bk7: 180a 240521i bk8: 172a 240802i bk9: 204a 240497i bk10: 172a 240756i bk11: 160a 240884i bk12: 180a 240852i bk13: 168a 240715i bk14: 212a 240694i bk15: 180a 240669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0581339
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238567 n_act=268 n_pre=252 n_req=875 n_rd=2708 n_write=198 bw_util=0.02402
n_activity=14920 dram_eff=0.3895
bk0: 132a 241015i bk1: 112a 241114i bk2: 148a 240949i bk3: 132a 240968i bk4: 192a 240436i bk5: 200a 240491i bk6: 188a 240429i bk7: 172a 240595i bk8: 208a 240613i bk9: 196a 240389i bk10: 180a 240404i bk11: 148a 240676i bk12: 156a 240968i bk13: 168a 240692i bk14: 204a 240576i bk15: 172a 240718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0700681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238374 n_act=286 n_pre=270 n_req=924 n_rd=2852 n_write=211 bw_util=0.02531
n_activity=15442 dram_eff=0.3967
bk0: 120a 241269i bk1: 148a 240974i bk2: 148a 241045i bk3: 160a 240894i bk4: 220a 240505i bk5: 240a 240243i bk6: 188a 240376i bk7: 204a 240422i bk8: 168a 240735i bk9: 156a 240839i bk10: 192a 240515i bk11: 176a 240341i bk12: 184a 240696i bk13: 180a 240452i bk14: 180a 240803i bk15: 188a 240483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0628613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238566 n_act=274 n_pre=258 n_req=873 n_rd=2696 n_write=199 bw_util=0.02393
n_activity=14586 dram_eff=0.397
bk0: 136a 240784i bk1: 152a 240559i bk2: 132a 241153i bk3: 132a 240839i bk4: 192a 240601i bk5: 200a 240546i bk6: 192a 240477i bk7: 168a 240457i bk8: 160a 240738i bk9: 176a 240480i bk10: 196a 240426i bk11: 160a 240577i bk12: 160a 240805i bk13: 176a 240430i bk14: 180a 240594i bk15: 184a 240435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0666631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238525 n_act=267 n_pre=251 n_req=883 n_rd=2756 n_write=194 bw_util=0.02438
n_activity=15063 dram_eff=0.3917
bk0: 136a 240929i bk1: 140a 240924i bk2: 140a 240951i bk3: 144a 240780i bk4: 208a 240478i bk5: 188a 240674i bk6: 216a 240224i bk7: 200a 240226i bk8: 168a 240719i bk9: 160a 240625i bk10: 184a 240345i bk11: 192a 240325i bk12: 152a 240903i bk13: 148a 240893i bk14: 208a 240544i bk15: 172a 240654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.059667
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238520 n_act=277 n_pre=261 n_req=883 n_rd=2736 n_write=199 bw_util=0.02426
n_activity=15216 dram_eff=0.3858
bk0: 168a 240724i bk1: 124a 240871i bk2: 124a 241070i bk3: 152a 240864i bk4: 196a 240667i bk5: 180a 240538i bk6: 196a 240571i bk7: 192a 240227i bk8: 152a 240683i bk9: 188a 240495i bk10: 172a 240196i bk11: 184a 240161i bk12: 180a 240629i bk13: 164a 240672i bk14: 176a 240921i bk15: 188a 240678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0657457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238375 n_act=293 n_pre=277 n_req=915 n_rd=2844 n_write=204 bw_util=0.02519
n_activity=16051 dram_eff=0.3798
bk0: 132a 241003i bk1: 152a 240930i bk2: 120a 241023i bk3: 152a 240896i bk4: 208a 240403i bk5: 208a 240568i bk6: 228a 240207i bk7: 184a 240451i bk8: 204a 240590i bk9: 216a 240504i bk10: 172a 240434i bk11: 172a 240368i bk12: 168a 240727i bk13: 156a 240857i bk14: 192a 240785i bk15: 180a 240681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0576794
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238468 n_act=276 n_pre=260 n_req=892 n_rd=2796 n_write=193 bw_util=0.0247
n_activity=15202 dram_eff=0.3932
bk0: 144a 240990i bk1: 160a 240963i bk2: 136a 241079i bk3: 116a 241155i bk4: 212a 240319i bk5: 208a 240445i bk6: 188a 240441i bk7: 196a 240306i bk8: 172a 240729i bk9: 156a 240759i bk10: 188a 240432i bk11: 196a 240267i bk12: 164a 240883i bk13: 172a 240930i bk14: 188a 240601i bk15: 200a 240548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0625927
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238499 n_act=276 n_pre=260 n_req=891 n_rd=2756 n_write=202 bw_util=0.02445
n_activity=15193 dram_eff=0.3894
bk0: 152a 241017i bk1: 148a 240921i bk2: 140a 240948i bk3: 124a 240992i bk4: 212a 240295i bk5: 176a 240707i bk6: 208a 240436i bk7: 208a 240358i bk8: 180a 240437i bk9: 168a 240268i bk10: 204a 240254i bk11: 160a 240471i bk12: 148a 240667i bk13: 156a 240773i bk14: 192a 240705i bk15: 180a 240612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0543528
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238575 n_act=270 n_pre=254 n_req=884 n_rd=2680 n_write=214 bw_util=0.02392
n_activity=14906 dram_eff=0.3883
bk0: 124a 241225i bk1: 140a 241073i bk2: 144a 240977i bk3: 152a 240978i bk4: 204a 240662i bk5: 208a 240402i bk6: 168a 240673i bk7: 172a 240588i bk8: 180a 240807i bk9: 140a 240861i bk10: 144a 240813i bk11: 160a 240714i bk12: 192a 240720i bk13: 192a 240633i bk14: 184a 240908i bk15: 176a 240854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0550718
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241993 n_nop=238647 n_act=267 n_pre=251 n_req=857 n_rd=2628 n_write=200 bw_util=0.02337
n_activity=14204 dram_eff=0.3982
bk0: 108a 241245i bk1: 120a 241149i bk2: 124a 241016i bk3: 156a 240799i bk4: 212a 240569i bk5: 200a 240600i bk6: 176a 240806i bk7: 188a 240396i bk8: 140a 240952i bk9: 176a 240727i bk10: 168a 240463i bk11: 188a 240497i bk12: 156a 240677i bk13: 188a 240696i bk14: 156a 240959i bk15: 172a 240743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0451005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 5684, Miss = 350, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[6]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[7]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 5656, Miss = 353, Miss_rate = 0.062, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 5657, Miss = 336, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5607, Miss = 343, Miss_rate = 0.061, Pending_hits = 167, Reservation_fails = 1
L2_cache_bank[12]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 9417, Miss = 359, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3371
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.5209
	minimum = 6
	maximum = 672
Network latency average = 40.2332
	minimum = 6
	maximum = 338
Slowest packet = 238771
Flit latency average = 50.0843
	minimum = 6
	maximum = 337
Slowest flit = 370686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0456476
	minimum = 0.0354658 (at node 5)
	maximum = 0.269809 (at node 44)
Accepted packet rate average = 0.0456476
	minimum = 0.0354658 (at node 5)
	maximum = 0.269809 (at node 44)
Injected flit rate average = 0.0684714
	minimum = 0.0510662 (at node 36)
	maximum = 0.280584 (at node 44)
Accepted flit rate average= 0.0684714
	minimum = 0.0426487 (at node 5)
	maximum = 0.528844 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6393 (10 samples)
	minimum = 6 (10 samples)
	maximum = 218.2 (10 samples)
Network latency average = 16.8883 (10 samples)
	minimum = 6 (10 samples)
	maximum = 142.5 (10 samples)
Flit latency average = 18.3197 (10 samples)
	minimum = 6 (10 samples)
	maximum = 141.9 (10 samples)
Fragmentation average = 0.000371813 (10 samples)
	minimum = 0 (10 samples)
	maximum = 23.9 (10 samples)
Injected packet rate average = 0.0252947 (10 samples)
	minimum = 0.018157 (10 samples)
	maximum = 0.0826345 (10 samples)
Accepted packet rate average = 0.0252947 (10 samples)
	minimum = 0.018157 (10 samples)
	maximum = 0.0826345 (10 samples)
Injected flit rate average = 0.0383345 (10 samples)
	minimum = 0.0236785 (10 samples)
	maximum = 0.104792 (10 samples)
Accepted flit rate average = 0.0383345 (10 samples)
	minimum = 0.0269703 (10 samples)
	maximum = 0.153876 (10 samples)
Injected packet size average = 1.51551 (10 samples)
Accepted packet size average = 1.51551 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 6 sec (126 sec)
gpgpu_simulation_rate = 97351 (inst/sec)
gpgpu_simulation_rate = 18683 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 67915
gpu_sim_insn = 2703696
gpu_ipc =      39.8100
gpu_tot_sim_cycle = 2644690
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.6604
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 147040
gpu_stall_icnt2sh    = 597135
partiton_reqs_in_parallel = 1349315
partiton_reqs_in_parallel_total    = 2865057
partiton_level_parallism =      19.8677
partiton_level_parallism_total  =       1.5935
partiton_reqs_in_parallel_util = 1349315
partiton_reqs_in_parallel_util_total    = 2865057
gpu_sim_cycle_parition_util = 67612
gpu_tot_sim_cycle_parition_util    = 130331
partiton_level_parallism_util =      19.9567
partiton_level_parallism_util_total  =      21.2908
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     419.8506 GB/Sec
L2_BW_total  =      15.3786 GB/Sec
gpu_total_sim_rate=52711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641999
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1018, 936, 1068, 1178, 1061, 868, 1253, 1171, 1129, 1866, 1164, 905, 1281, 1162, 1090, 1193, 709, 572, 890, 817, 786, 757, 725, 678, 704, 485, 435, 785, 1123, 853, 851, 696, 808, 749, 568, 819, 581, 488, 770, 722, 805, 820, 950, 607, 686, 695, 593, 672, 512, 785, 959, 635, 554, 666, 630, 874, 479, 664, 689, 465, 999, 517, 740, 728, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 836918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 824423
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7609
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1075427	W0_Idle:847176	W0_Scoreboard:4123728	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 39990 
averagemflatency = 419 
max_icnt2mem_latency = 39855 
max_icnt2sh_latency = 2644321 
mrq_lat_table:12395 	275 	397 	1257 	847 	1024 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368069 	49102 	3332 	2488 	911 	722 	1657 	2057 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	161752 	33471 	109397 	49504 	34956 	28398 	2736 	1429 	1623 	821 	756 	1625 	2053 	572 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111636 	69085 	100509 	8378 	316 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	110924 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	121 	42 	17 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        12        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8         9        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        12        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        10        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     12193     12121     11930     13480     17882     19827     23027     19759     20279     14829     16515     19353     12023     15584     23748      9602 
dram[1]:      9298     14245     11827     11905     20268     24733     20989     21675     13921     14817     18498     19464     12024     10224     18720     21986 
dram[2]:     15874     11616      9839      9148     26013     13683     19738     13244     16381     14809     15921     12612     16737     11182     16932     23406 
dram[3]:     11906     15258     11309     10201     20135     18612     15331     15032     20435     15858     11169     17817     24376     19143     21924     20969 
dram[4]:     11452     13432     10307     15862     16193     20205     15080     16761     15059     15065     11955     10921     16219      9271     20016      7670 
dram[5]:     11417     15564      9709     10953     26084     11002     14902     13484     17109     15586     14917     24397     14731     10402     19778     13576 
dram[6]:     12672      7986     11706     13614     22915     20811     14366     13856     20876     13579     11938     14839     13511     11799     12056     14890 
dram[7]:     12790     13653      9451     10477     20261     20516     22365     19768     14817     23882     12472     16914     10108     17598     16015      7796 
dram[8]:     10759     14608     14955      9454     26452     21808     14892     16776     15076     23745     13715     15410     11113     15863     14415      8839 
dram[9]:      8770     10948      8319      9872     25134     22108     11044     21960     20019     21358     25113     19402     12184     13247     11449     10936 
dram[10]:     14736      8863      7178     10335     17157     21478     16770     13895     20352     17427     12603     21557     10441     12474     11062     11717 
average row accesses per activate:
dram[0]:  2.314286  2.437500  2.081081  2.600000  2.916667  3.027027  2.560000  2.500000  3.444444  2.954545  3.416667  3.289474  2.659091  2.511628  3.057143  2.783784 
dram[1]:  2.285714  2.689655  2.700000  2.205882  2.948718  2.805556  2.521739  2.659091  3.230769  2.813953  2.954545  3.612903  2.921053  2.690476  2.861111  2.914286 
dram[2]:  2.393939  2.960000  2.620690  2.272727  3.121212  2.604651  2.586957  2.596154  2.761905  3.428571  2.489796  2.478261  2.820513  2.666667  3.156250  2.942857 
dram[3]:  2.466667  2.228571  2.750000  2.580645  3.028571  3.027778  2.636364  2.923077  2.800000  2.785714  2.883721  3.388889  3.250000  2.625000  2.742857  2.710526 
dram[4]:  2.228571  2.562500  2.333333  2.424242  2.923077  3.600000  2.636364  2.264151  2.695652  3.157895  3.000000  3.075000  2.945946  3.468750  2.945946  2.729730 
dram[5]:  2.531250  2.620690  2.531250  2.424242  2.775000  3.078947  2.226415  2.580000  3.625000  2.813953  3.150000  2.681818  2.590909  2.800000  2.888889  2.641026 
dram[6]:  2.821429  2.200000  2.026316  2.655172  2.947368  3.147059  2.357143  2.617021  3.025000  2.695652  2.761905  2.772727  2.761905  3.055556  2.783784  2.750000 
dram[7]:  2.620690  2.724138  2.363636  2.884615  2.690476  2.651163  2.644444  2.382979  3.210526  3.305556  2.976191  2.954545  2.673913  3.228571  3.085714  2.868421 
dram[8]:  2.703704  2.171429  2.393939  2.468750  3.026316  2.871795  2.711111  2.533333  2.880952  3.024390  2.951220  3.371428  2.822222  3.026316  2.536585  2.736842 
dram[9]:  2.189189  2.785714  2.078947  2.666667  3.200000  2.476191  2.829268  2.933333  3.333333  3.000000  2.708333  2.880952  2.738095  2.902439  2.675000  3.600000 
dram[10]:  2.142857  2.281250  2.258065  2.323529  2.947368  2.682927  2.674419  2.400000  3.176471  4.068965  2.767442  3.073171  2.577778  2.294118  3.151515  2.600000 
average row locality = 18623/6739 = 2.763466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      12101     10542     12594     11021     11164     10872     10941      9817      8529      8275     12332     10037      7578      6699      7513      7469
dram[1]:      11288     11491     11741     10529     11112     10151      9728      8527      7945      8953      8724     12726      7287      7056      7257      9054
dram[2]:       9904     11216     10841     10472     10207     10592      8728     10151      6782      9065      9875     10908      6907      8142      8629      9019
dram[3]:      11570     10793     11144     11240      9674      9623      8567      8375      7277      6318      9231     11209      7276      6658      7496      8291
dram[4]:       9479      9888     10302     11799     10267      9380      9869      8957      6941      8067     11092     11608      6370      7390      8035      7642
dram[5]:      10525     10912      9350     12027     10315     10494      8218      8329      7766      8083     14801     14056      6741      8206      9597      8538
dram[6]:      11303     10008     12346     12629     10460     10241      9059      8712      7378      7636     14733     14624      8439      7611      9096      8723
dram[7]:      12265     10472     11227     11753      9783     10820      7993      7746      9305      8040     12691     14583      7769      7342      7859      8104
dram[8]:      11903     12432     12602     12238     10174     10938      9370      8177      7429      7733     13660     14655     13528      7374      8642      8838
dram[9]:      11851     11162     10774     11548      9725     10936      9144      9425      6917      8398     14457     15435      7876      7874      8046      7859
dram[10]:      11943     12011     11069     11106     10309     10844      9490      9490      7581      7878     11817      9965      8211      7834      7750      7434
maximum mf latency per bank:
dram[0]:      37795     35965     33870     33887     39191     39199     39878     39867     39073     37183     39340     37877     34007     31029     38751     38760
dram[1]:      36724     37024     33869     33887     39065     39194     39505     38944     39074     39388     39632     39663     37052     31530     35055     33144
dram[2]:      37025     37792     30004     26021     35320     33869     38934     39883     35499     37049     39436     39246     37047     37052     38621     38749
dram[3]:      37793     37824     33112     33606     35644     35645     39895     39651     35721     34868     39609     39043     37054     34124     35332     38748
dram[4]:      37792     37685     33612     33626     35631     35563     39518     39644     37052     37052     39628     39273     34116     38182     38750     38755
dram[5]:      37794     36774     33583     33841     37411     37514     38607     39373     35618     37152     39785     39241     38182     38186     38757     38750
dram[6]:      37205     36798     33841     33842     37557     37553     39885     39651     37153     39398     39990     39476     38182     38191     38755     38765
dram[7]:      36792     37201     33119     33176     37514     37526     39375     39566     39394     39394     39031     38991     37101     33674     38758     38755
dram[8]:      37202     37792     33842     33145     37389     35585     39633     39865     39385     37154     38055     39917     37101     34124     38755     38759
dram[9]:      37818     37807     33360     33146     24691     37389     39906     39907     37164     37193     38568     39161     38312     38320     29813     33006
dram[10]:      35861     37679     33136     33843     37390     37392     39883     39434     37044     37024     38453     39458     38313     34127     35402     38750
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360650 n_act=617 n_pre=601 n_req=1711 n_rd=6028 n_write=204 bw_util=0.03386
n_activity=28891 dram_eff=0.4314
bk0: 324a 364821i bk1: 312a 365157i bk2: 308a 364879i bk3: 312a 364523i bk4: 356a 365263i bk5: 380a 364843i bk6: 412a 364138i bk7: 392a 364147i bk8: 428a 364313i bk9: 456a 364001i bk10: 420a 363923i bk11: 436a 364286i bk12: 404a 364786i bk13: 368a 364635i bk14: 372a 364560i bk15: 348a 364361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.14056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360787 n_act=601 n_pre=585 n_req=1681 n_rd=5928 n_write=199 bw_util=0.03329
n_activity=28618 dram_eff=0.4282
bk0: 320a 364177i bk1: 312a 364218i bk2: 320a 364377i bk3: 300a 364522i bk4: 396a 364672i bk5: 336a 364673i bk6: 396a 364324i bk7: 388a 364164i bk8: 436a 364741i bk9: 420a 364120i bk10: 448a 363762i bk11: 384a 363604i bk12: 380a 364354i bk13: 388a 364050i bk14: 348a 364560i bk15: 356a 364041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.249079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360799 n_act=617 n_pre=601 n_req=1679 n_rd=5872 n_write=211 bw_util=0.03305
n_activity=28392 dram_eff=0.4285
bk0: 316a 364693i bk1: 296a 364911i bk2: 304a 364650i bk3: 300a 364752i bk4: 348a 365212i bk5: 384a 364717i bk6: 396a 364139i bk7: 412a 364166i bk8: 400a 364577i bk9: 412a 364545i bk10: 416a 364439i bk11: 392a 363950i bk12: 376a 364330i bk13: 416a 363919i bk14: 348a 364413i bk15: 356a 364145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.20495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360937 n_act=588 n_pre=572 n_req=1650 n_rd=5804 n_write=199 bw_util=0.03262
n_activity=27239 dram_eff=0.4408
bk0: 296a 364266i bk1: 312a 363832i bk2: 308a 364486i bk3: 316a 363846i bk4: 352a 364571i bk5: 372a 364763i bk6: 400a 364321i bk7: 368a 363915i bk8: 384a 364133i bk9: 400a 363820i bk10: 432a 363468i bk11: 420a 363356i bk12: 404a 363685i bk13: 356a 364208i bk14: 328a 364482i bk15: 356a 363909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.254279
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360670 n_act=610 n_pre=594 n_req=1702 n_rd=6032 n_write=194 bw_util=0.03383
n_activity=28455 dram_eff=0.4376
bk0: 312a 364080i bk1: 328a 363834i bk2: 332a 363667i bk3: 320a 363435i bk4: 388a 364115i bk5: 368a 364328i bk6: 400a 363554i bk7: 416a 363997i bk8: 432a 363991i bk9: 412a 363731i bk10: 424a 363712i bk11: 424a 363431i bk12: 368a 364435i bk13: 380a 363774i bk14: 384a 364154i bk15: 344a 363791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.255512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360638 n_act=625 n_pre=609 n_req=1707 n_rd=6028 n_write=200 bw_util=0.03384
n_activity=29740 dram_eff=0.4188
bk0: 324a 363957i bk1: 300a 364086i bk2: 320a 364358i bk3: 316a 364139i bk4: 380a 364578i bk5: 400a 364493i bk6: 400a 363751i bk7: 436a 363806i bk8: 400a 364000i bk9: 420a 363802i bk10: 428a 363319i bk11: 408a 363295i bk12: 388a 364136i bk13: 384a 363810i bk14: 364a 364333i bk15: 360a 363971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273792
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360695 n_act=628 n_pre=612 n_req=1695 n_rd=5960 n_write=205 bw_util=0.0335
n_activity=29077 dram_eff=0.424
bk0: 312a 364241i bk1: 308a 364294i bk2: 308a 364221i bk3: 308a 364399i bk4: 372a 364203i bk5: 360a 364801i bk6: 440a 363698i bk7: 416a 363880i bk8: 416a 364915i bk9: 428a 364234i bk10: 396a 364476i bk11: 420a 363772i bk12: 400a 364424i bk13: 372a 364341i bk14: 360a 364505i bk15: 344a 363961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.186485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360619 n_act=608 n_pre=592 n_req=1715 n_rd=6088 n_write=193 bw_util=0.03413
n_activity=29195 dram_eff=0.4303
bk0: 304a 364437i bk1: 316a 364087i bk2: 308a 364101i bk3: 300a 364223i bk4: 388a 363625i bk5: 392a 364160i bk6: 408a 363928i bk7: 380a 363934i bk8: 424a 364055i bk9: 408a 363970i bk10: 436a 363558i bk11: 456a 363509i bk12: 420a 364004i bk13: 388a 364504i bk14: 376a 363810i bk15: 384a 363928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.294643
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360676 n_act=615 n_pre=599 n_req=1704 n_rd=6008 n_write=202 bw_util=0.03374
n_activity=29186 dram_eff=0.4255
bk0: 292a 365117i bk1: 304a 364617i bk2: 316a 364935i bk3: 316a 364692i bk4: 392a 365087i bk5: 380a 365265i bk6: 416a 364186i bk7: 388a 364369i bk8: 420a 364009i bk9: 428a 363872i bk10: 420a 364157i bk11: 404a 364350i bk12: 412a 364212i bk13: 392a 364181i bk14: 364a 364424i bk15: 364a 364322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.165327
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360629 n_act=616 n_pre=600 n_req=1725 n_rd=6040 n_write=215 bw_util=0.03399
n_activity=28950 dram_eff=0.4321
bk0: 324a 364162i bk1: 312a 364616i bk2: 316a 363954i bk3: 320a 364357i bk4: 376a 364606i bk5: 348a 364960i bk6: 368a 364606i bk7: 424a 364204i bk8: 416a 364451i bk9: 420a 364002i bk10: 448a 363746i bk11: 412a 363487i bk12: 392a 364656i bk13: 412a 364403i bk14: 372a 364670i bk15: 380a 364274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.178699
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368100 n_nop=360873 n_act=615 n_pre=599 n_req=1654 n_rd=5812 n_write=201 bw_util=0.03267
n_activity=28793 dram_eff=0.4177
bk0: 300a 364665i bk1: 292a 364461i bk2: 280a 364652i bk3: 316a 364762i bk4: 384a 364969i bk5: 356a 364658i bk6: 380a 364458i bk7: 368a 364516i bk8: 364a 364328i bk9: 408a 364148i bk10: 408a 363790i bk11: 432a 363692i bk12: 396a 364265i bk13: 404a 364669i bk14: 360a 364658i bk15: 364a 364044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.207004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 19271, Miss = 726, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 19301, Miss = 760, Miss_rate = 0.039, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 19247, Miss = 748, Miss_rate = 0.039, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19463, Miss = 756, Miss_rate = 0.039, Pending_hits = 171, Reservation_fails = 1
L2_cache_bank[12]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[14]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 23190, Miss = 758, Miss_rate = 0.033, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[21]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3465
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.8212
	minimum = 6
	maximum = 820
Network latency average = 28.7132
	minimum = 6
	maximum = 798
Slowest packet = 268906
Flit latency average = 24.8932
	minimum = 6
	maximum = 798
Slowest flit = 418824
Fragmentation average = 0.0401169
	minimum = 0
	maximum = 426
Injected packet rate average = 0.0885917
	minimum = 0.0647873 (at node 4)
	maximum = 0.114379 (at node 16)
Accepted packet rate average = 0.0885917
	minimum = 0.0647873 (at node 4)
	maximum = 0.114379 (at node 16)
Injected flit rate average = 0.151538
	minimum = 0.08588 (at node 4)
	maximum = 0.220093 (at node 33)
Accepted flit rate average= 0.151538
	minimum = 0.13104 (at node 34)
	maximum = 0.239441 (at node 16)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.7468 (11 samples)
	minimum = 6 (11 samples)
	maximum = 272.909 (11 samples)
Network latency average = 17.9633 (11 samples)
	minimum = 6 (11 samples)
	maximum = 202.091 (11 samples)
Flit latency average = 18.9173 (11 samples)
	minimum = 6 (11 samples)
	maximum = 201.545 (11 samples)
Fragmentation average = 0.00398501 (11 samples)
	minimum = 0 (11 samples)
	maximum = 60.4545 (11 samples)
Injected packet rate average = 0.031049 (11 samples)
	minimum = 0.0223961 (11 samples)
	maximum = 0.0855203 (11 samples)
Accepted packet rate average = 0.031049 (11 samples)
	minimum = 0.0223961 (11 samples)
	maximum = 0.0855203 (11 samples)
Injected flit rate average = 0.0486257 (11 samples)
	minimum = 0.0293332 (11 samples)
	maximum = 0.115274 (11 samples)
Accepted flit rate average = 0.0486257 (11 samples)
	minimum = 0.0364312 (11 samples)
	maximum = 0.161654 (11 samples)
Injected packet size average = 1.5661 (11 samples)
Accepted packet size average = 1.5661 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 44 sec (284 sec)
gpgpu_simulation_rate = 52711 (inst/sec)
gpgpu_simulation_rate = 9312 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4409
gpu_sim_insn = 1431682
gpu_ipc =     324.7181
gpu_tot_sim_cycle = 2871249
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.7124
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 147040
gpu_stall_icnt2sh    = 597145
partiton_reqs_in_parallel = 96998
partiton_reqs_in_parallel_total    = 4214372
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.5016
partiton_reqs_in_parallel_util = 96998
partiton_reqs_in_parallel_util_total    = 4214372
gpu_sim_cycle_parition_util = 4409
gpu_tot_sim_cycle_parition_util    = 197943
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3063
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     220.1379 GB/Sec
L2_BW_total  =      14.5031 GB/Sec
gpu_total_sim_rate=55038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1054, 972, 1104, 1214, 1097, 904, 1289, 1207, 1165, 1902, 1200, 941, 1317, 1198, 1126, 1229, 745, 608, 926, 853, 822, 793, 761, 714, 740, 521, 471, 821, 1159, 889, 887, 732, 844, 785, 604, 855, 617, 524, 806, 758, 841, 856, 986, 643, 722, 731, 629, 708, 548, 821, 995, 671, 590, 702, 666, 910, 515, 700, 725, 501, 1035, 553, 776, 764, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 912723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 896525
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1183623	W0_Idle:911319	W0_Scoreboard:4138519	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 39990 
averagemflatency = 418 
max_icnt2mem_latency = 39855 
max_icnt2sh_latency = 2871248 
mrq_lat_table:12395 	275 	397 	1257 	847 	1024 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	375544 	50442 	3626 	3044 	1486 	722 	1657 	2057 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	163431 	33832 	109742 	50727 	38598 	29889 	2870 	1707 	2216 	1315 	756 	1625 	2053 	572 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	113351 	69409 	100518 	8378 	316 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	119116 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	206 	125 	43 	17 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        12        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8         9        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        12        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        10        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     12193     12121     11930     13480     17882     19827     23027     19759     20279     14829     16515     19353     12023     15584     23748      9602 
dram[1]:      9298     14245     11827     11905     20268     24733     20989     21675     13921     14817     18498     19464     12024     10224     18720     21986 
dram[2]:     15874     11616      9839      9148     26013     13683     19738     13244     16381     14809     15921     12612     16737     11182     16932     23406 
dram[3]:     11906     15258     11309     10201     20135     18612     15331     15032     20435     15858     11169     17817     24376     19143     21924     20969 
dram[4]:     11452     13432     10307     15862     16193     20205     15080     16761     15059     15065     11955     10921     16219      9271     20016      7670 
dram[5]:     11417     15564      9709     10953     26084     11002     14902     13484     17109     15586     14917     24397     14731     10402     19778     13576 
dram[6]:     12672      7986     11706     13614     22915     20811     14366     13856     20876     13579     11938     14839     13511     11799     12056     14890 
dram[7]:     12790     13653      9451     10477     20261     20516     22365     19768     14817     23882     12472     16914     10108     17598     16015      7796 
dram[8]:     10759     14608     14955      9454     26452     21808     14892     16776     15076     23745     13715     15410     11113     15863     14415      8839 
dram[9]:      8770     10948      8319      9872     25134     22108     11044     21960     20019     21358     25113     19402     12184     13247     11449     10936 
dram[10]:     14736      8863      7178     10335     17157     21478     16770     13895     20352     17427     12603     21557     10441     12474     11062     11717 
average row accesses per activate:
dram[0]:  2.314286  2.437500  2.081081  2.600000  2.916667  3.027027  2.560000  2.500000  3.444444  2.954545  3.416667  3.289474  2.659091  2.511628  3.057143  2.783784 
dram[1]:  2.285714  2.689655  2.700000  2.205882  2.948718  2.805556  2.521739  2.659091  3.230769  2.813953  2.954545  3.612903  2.921053  2.690476  2.861111  2.914286 
dram[2]:  2.393939  2.960000  2.620690  2.272727  3.121212  2.604651  2.586957  2.596154  2.761905  3.428571  2.489796  2.478261  2.820513  2.666667  3.156250  2.942857 
dram[3]:  2.466667  2.228571  2.750000  2.580645  3.028571  3.027778  2.636364  2.923077  2.800000  2.785714  2.883721  3.388889  3.250000  2.625000  2.742857  2.710526 
dram[4]:  2.228571  2.562500  2.333333  2.424242  2.923077  3.600000  2.636364  2.264151  2.695652  3.157895  3.000000  3.075000  2.945946  3.468750  2.945946  2.729730 
dram[5]:  2.531250  2.620690  2.531250  2.424242  2.775000  3.078947  2.226415  2.580000  3.625000  2.813953  3.150000  2.681818  2.590909  2.800000  2.888889  2.641026 
dram[6]:  2.821429  2.200000  2.026316  2.655172  2.947368  3.147059  2.357143  2.617021  3.025000  2.695652  2.761905  2.772727  2.761905  3.055556  2.783784  2.750000 
dram[7]:  2.620690  2.724138  2.363636  2.884615  2.690476  2.651163  2.644444  2.382979  3.210526  3.305556  2.976191  2.954545  2.673913  3.228571  3.085714  2.868421 
dram[8]:  2.703704  2.171429  2.393939  2.468750  3.026316  2.871795  2.711111  2.533333  2.880952  3.024390  2.951220  3.371428  2.822222  3.026316  2.536585  2.736842 
dram[9]:  2.189189  2.785714  2.078947  2.666667  3.200000  2.476191  2.829268  2.933333  3.333333  3.000000  2.708333  2.880952  2.738095  2.902439  2.675000  3.600000 
dram[10]:  2.142857  2.281250  2.258065  2.323529  2.947368  2.682927  2.674419  2.400000  3.176471  4.068965  2.767442  3.073171  2.577778  2.294118  3.151515  2.600000 
average row locality = 18623/6739 = 2.763466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      12687     11080     12904     11324     11301     11012     10989      9875      8529      8275     12332     10037      7578      6699      8380      8283
dram[1]:      11811     11987     12032     10836     11240     10293      9785      8580      7945      8953      8724     12726      7287      7056      8207      9951
dram[2]:      10427     11757     11145     10785     10337     10712      8781     10195      6782      9065      9875     10908      6907      8142      9639      9891
dram[3]:      12110     11274     11446     11532      9815      9751      8617      8423      7277      6318      9231     11209      7276      6658      8499      9123
dram[4]:       9986     10349     10576     12092     10386      9504      9915      9000      6941      8067     11092     11608      6370      7390      8959      8496
dram[5]:      11088     11436      9672     12328     10441     10613      8262      8369      7766      8083     14801     14056      6741      8206     10496      9417
dram[6]:      11815     10500     12644     12929     10582     10372      9097      8753      7378      7636     14733     14624      8439      7611     10042      9585
dram[7]:      12816     10963     11526     12062      9904     10944      8035      7791      9305      8040     12691     14583      7769      7342      8792      8902
dram[8]:      12498     12995     12939     12564     10322     11079      9421      8227      7429      7733     13660     14655     17322      7374      9681      9796
dram[9]:      12332     11636     11076     11842      9852     11066      9189      9463      6917      8398     14457     15435      7876      7874      9059      8694
dram[10]:      12474     12561     11401     11404     10437     10971      9534      9539      7581      7878     11817      9965      8211      7834      8746      8348
maximum mf latency per bank:
dram[0]:      37795     35965     33870     33887     39191     39199     39878     39867     39073     37183     39340     37877     34007     31029     38751     38760
dram[1]:      36724     37024     33869     33887     39065     39194     39505     38944     39074     39388     39632     39663     37052     31530     35055     33144
dram[2]:      37025     37792     30004     26021     35320     33869     38934     39883     35499     37049     39436     39246     37047     37052     38621     38749
dram[3]:      37793     37824     33112     33606     35644     35645     39895     39651     35721     34868     39609     39043     37054     34124     35332     38748
dram[4]:      37792     37685     33612     33626     35631     35563     39518     39644     37052     37052     39628     39273     34116     38182     38750     38755
dram[5]:      37794     36774     33583     33841     37411     37514     38607     39373     35618     37152     39785     39241     38182     38186     38757     38750
dram[6]:      37205     36798     33841     33842     37557     37553     39885     39651     37153     39398     39990     39476     38182     38191     38755     38765
dram[7]:      36792     37201     33119     33176     37514     37526     39375     39566     39394     39394     39031     38991     37101     33674     38758     38755
dram[8]:      37202     37792     33842     33145     37389     35585     39633     39865     39385     37154     38055     39917     37101     34124     38755     38759
dram[9]:      37818     37807     33360     33146     24691     37389     39906     39907     37164     37193     38568     39161     38312     38320     29813     33006
dram[10]:      35861     37679     33136     33843     37390     37392     39883     39434     37044     37024     38453     39458     38313     34127     35402     38750
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368836 n_act=617 n_pre=601 n_req=1711 n_rd=6028 n_write=204 bw_util=0.03312
n_activity=28891 dram_eff=0.4314
bk0: 324a 373007i bk1: 312a 373343i bk2: 308a 373065i bk3: 312a 372709i bk4: 356a 373449i bk5: 380a 373029i bk6: 412a 372324i bk7: 392a 372333i bk8: 428a 372499i bk9: 456a 372187i bk10: 420a 372109i bk11: 436a 372472i bk12: 404a 372972i bk13: 368a 372821i bk14: 372a 372746i bk15: 348a 372547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.137502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368973 n_act=601 n_pre=585 n_req=1681 n_rd=5928 n_write=199 bw_util=0.03257
n_activity=28618 dram_eff=0.4282
bk0: 320a 372363i bk1: 312a 372404i bk2: 320a 372563i bk3: 300a 372708i bk4: 396a 372858i bk5: 336a 372859i bk6: 396a 372510i bk7: 388a 372350i bk8: 436a 372927i bk9: 420a 372306i bk10: 448a 371948i bk11: 384a 371790i bk12: 380a 372540i bk13: 388a 372236i bk14: 348a 372746i bk15: 356a 372227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.24366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368985 n_act=617 n_pre=601 n_req=1679 n_rd=5872 n_write=211 bw_util=0.03233
n_activity=28392 dram_eff=0.4285
bk0: 316a 372879i bk1: 296a 373097i bk2: 304a 372836i bk3: 300a 372938i bk4: 348a 373398i bk5: 384a 372903i bk6: 396a 372325i bk7: 412a 372352i bk8: 400a 372763i bk9: 412a 372731i bk10: 416a 372625i bk11: 392a 372136i bk12: 376a 372516i bk13: 416a 372105i bk14: 348a 372599i bk15: 356a 372331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.200491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=369123 n_act=588 n_pre=572 n_req=1650 n_rd=5804 n_write=199 bw_util=0.03191
n_activity=27239 dram_eff=0.4408
bk0: 296a 372452i bk1: 312a 372018i bk2: 308a 372672i bk3: 316a 372032i bk4: 352a 372757i bk5: 372a 372949i bk6: 400a 372507i bk7: 368a 372101i bk8: 384a 372319i bk9: 400a 372006i bk10: 432a 371654i bk11: 420a 371542i bk12: 404a 371871i bk13: 356a 372394i bk14: 328a 372668i bk15: 356a 372095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.248747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368856 n_act=610 n_pre=594 n_req=1702 n_rd=6032 n_write=194 bw_util=0.03309
n_activity=28455 dram_eff=0.4376
bk0: 312a 372266i bk1: 328a 372020i bk2: 332a 371853i bk3: 320a 371621i bk4: 388a 372301i bk5: 368a 372514i bk6: 400a 371740i bk7: 416a 372183i bk8: 432a 372177i bk9: 412a 371917i bk10: 424a 371898i bk11: 424a 371617i bk12: 368a 372621i bk13: 380a 371960i bk14: 384a 372340i bk15: 344a 371977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.249953
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368824 n_act=625 n_pre=609 n_req=1707 n_rd=6028 n_write=200 bw_util=0.0331
n_activity=29740 dram_eff=0.4188
bk0: 324a 372143i bk1: 300a 372272i bk2: 320a 372544i bk3: 316a 372325i bk4: 380a 372764i bk5: 400a 372679i bk6: 400a 371937i bk7: 436a 371992i bk8: 400a 372186i bk9: 420a 371988i bk10: 428a 371505i bk11: 408a 371481i bk12: 388a 372322i bk13: 384a 371996i bk14: 364a 372519i bk15: 360a 372157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267836
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368881 n_act=628 n_pre=612 n_req=1695 n_rd=5960 n_write=205 bw_util=0.03277
n_activity=29077 dram_eff=0.424
bk0: 312a 372427i bk1: 308a 372480i bk2: 308a 372407i bk3: 308a 372585i bk4: 372a 372389i bk5: 360a 372987i bk6: 440a 371884i bk7: 416a 372066i bk8: 416a 373101i bk9: 428a 372420i bk10: 396a 372662i bk11: 420a 371958i bk12: 400a 372610i bk13: 372a 372527i bk14: 360a 372691i bk15: 344a 372147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.182428
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368805 n_act=608 n_pre=592 n_req=1715 n_rd=6088 n_write=193 bw_util=0.03338
n_activity=29195 dram_eff=0.4303
bk0: 304a 372623i bk1: 316a 372273i bk2: 308a 372287i bk3: 300a 372409i bk4: 388a 371811i bk5: 392a 372346i bk6: 408a 372114i bk7: 380a 372120i bk8: 424a 372241i bk9: 408a 372156i bk10: 436a 371744i bk11: 456a 371695i bk12: 420a 372190i bk13: 388a 372690i bk14: 376a 371996i bk15: 384a 372114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.288233
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368862 n_act=615 n_pre=599 n_req=1704 n_rd=6008 n_write=202 bw_util=0.03301
n_activity=29186 dram_eff=0.4255
bk0: 292a 373303i bk1: 304a 372803i bk2: 316a 373121i bk3: 316a 372878i bk4: 392a 373273i bk5: 380a 373451i bk6: 416a 372372i bk7: 388a 372555i bk8: 420a 372195i bk9: 428a 372058i bk10: 420a 372343i bk11: 404a 372536i bk12: 412a 372398i bk13: 392a 372367i bk14: 364a 372610i bk15: 364a 372508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.161731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=368815 n_act=616 n_pre=600 n_req=1725 n_rd=6040 n_write=215 bw_util=0.03325
n_activity=28950 dram_eff=0.4321
bk0: 324a 372348i bk1: 312a 372802i bk2: 316a 372140i bk3: 320a 372543i bk4: 376a 372792i bk5: 348a 373146i bk6: 368a 372792i bk7: 424a 372390i bk8: 416a 372637i bk9: 420a 372188i bk10: 448a 371932i bk11: 412a 371673i bk12: 392a 372842i bk13: 412a 372589i bk14: 372a 372856i bk15: 380a 372460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.174811
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=376286 n_nop=369059 n_act=615 n_pre=599 n_req=1654 n_rd=5812 n_write=201 bw_util=0.03196
n_activity=28793 dram_eff=0.4177
bk0: 300a 372851i bk1: 292a 372647i bk2: 280a 372838i bk3: 316a 372948i bk4: 384a 373155i bk5: 356a 372844i bk6: 380a 372644i bk7: 368a 372702i bk8: 364a 372514i bk9: 408a 372334i bk10: 408a 371976i bk11: 432a 371878i bk12: 396a 372451i bk13: 404a 372855i bk14: 360a 372844i bk15: 364a 372230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.2025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 19643, Miss = 726, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[6]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 19669, Miss = 760, Miss_rate = 0.039, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 19615, Miss = 748, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19835, Miss = 756, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 1
L2_cache_bank[12]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[14]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 25614, Miss = 758, Miss_rate = 0.030, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[21]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3465
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144958
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.2249
	minimum = 6
	maximum = 505
Network latency average = 39.5084
	minimum = 6
	maximum = 338
Slowest packet = 860781
Flit latency average = 49.118
	minimum = 6
	maximum = 337
Slowest flit = 1431129
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.046461
	minimum = 0.0362976 (at node 0)
	maximum = 0.274955 (at node 44)
Accepted packet rate average = 0.046461
	minimum = 0.0362976 (at node 0)
	maximum = 0.274955 (at node 44)
Injected flit rate average = 0.0696915
	minimum = 0.0521779 (at node 34)
	maximum = 0.285844 (at node 44)
Accepted flit rate average= 0.0696915
	minimum = 0.0435572 (at node 0)
	maximum = 0.53902 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5366 (12 samples)
	minimum = 6 (12 samples)
	maximum = 292.25 (12 samples)
Network latency average = 19.7587 (12 samples)
	minimum = 6 (12 samples)
	maximum = 213.417 (12 samples)
Flit latency average = 21.434 (12 samples)
	minimum = 6 (12 samples)
	maximum = 212.833 (12 samples)
Fragmentation average = 0.00365292 (12 samples)
	minimum = 0 (12 samples)
	maximum = 55.4167 (12 samples)
Injected packet rate average = 0.0323333 (12 samples)
	minimum = 0.0235546 (12 samples)
	maximum = 0.101307 (12 samples)
Accepted packet rate average = 0.0323333 (12 samples)
	minimum = 0.0235546 (12 samples)
	maximum = 0.101307 (12 samples)
Injected flit rate average = 0.0503812 (12 samples)
	minimum = 0.0312369 (12 samples)
	maximum = 0.129488 (12 samples)
Accepted flit rate average = 0.0503812 (12 samples)
	minimum = 0.037025 (12 samples)
	maximum = 0.193101 (12 samples)
Injected packet size average = 1.55818 (12 samples)
Accepted packet size average = 1.55818 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 58 sec (298 sec)
gpgpu_simulation_rate = 55038 (inst/sec)
gpgpu_simulation_rate = 9635 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 92835
gpu_sim_insn = 4962251
gpu_ipc =      53.4524
gpu_tot_sim_cycle = 3186742
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.7040
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 694750
gpu_stall_icnt2sh    = 2297639
partiton_reqs_in_parallel = 1494660
partiton_reqs_in_parallel_total    = 4311370
partiton_level_parallism =      16.1002
partiton_level_parallism_total  =       1.8219
partiton_reqs_in_parallel_util = 1494660
partiton_reqs_in_parallel_util_total    = 4311370
gpu_sim_cycle_parition_util = 92336
gpu_tot_sim_cycle_parition_util    = 202352
partiton_level_parallism_util =      16.1872
partiton_level_parallism_util_total  =      19.7023
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     534.6722 GB/Sec
L2_BW_total  =      28.6432 GB/Sec
gpu_total_sim_rate=30519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1303, 1293, 1369, 1534, 1414, 1222, 1530, 1481, 1496, 2273, 1481, 1229, 1605, 1500, 1391, 1559, 1074, 929, 1214, 1195, 1218, 1061, 1053, 1059, 1041, 812, 728, 1127, 1481, 1181, 1164, 1108, 1110, 1081, 926, 1201, 827, 791, 1132, 1107, 1176, 1155, 1405, 949, 1079, 985, 909, 986, 957, 1112, 1316, 951, 968, 968, 949, 1228, 795, 1007, 1030, 805, 1340, 757, 1042, 1134, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2774958
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2741856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 28216
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3301569	W0_Idle:979022	W0_Scoreboard:6070181	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 628 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 3186561 
mrq_lat_table:15860 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	732497 	203115 	5648 	5473 	2156 	1217 	2877 	5092 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	183467 	48707 	323769 	173986 	87740 	111545 	10447 	3649 	3877 	1914 	1252 	2858 	5047 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153429 	178029 	318698 	31340 	3475 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	249106 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	241 	165 	106 	62 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.229508  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.891304  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.462963  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.541667  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.416667  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.042553  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22193/9033 = 2.456880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      31193     31721     36607     35457     34601     35007     30743     30186     19147     20076     28685     28591     21403     20400     24040     23253
dram[1]:      32281     34786     35045     35234     35371     31549     30742     29154     17857     18893     26952     29606     21264     20730     22515     25382
dram[2]:      33306     34232     34936     32263     33966     35526     30311     28721     17529     19004     27113     28096     21602     23211     25436     25197
dram[3]:      32942     32904     33502     33947     32423     33650     28311     27209     17272     16399     26387     28880     20885     20088     24240     24284
dram[4]:      29884     32288     33826     34934     34317     32285     29611     28597     18300     18980     28984     29152     19953     20062     22591     23063
dram[5]:      31069     29520     32053     35206     32440     32446     27714     27938     18458     18656     31017     30170     17943     19649     24746     24498
dram[6]:      30861     29454     34370     35488     33252     32686     27472     27730     17571     18335     29690     31335     21804     20021     23905     23079
dram[7]:      31423     30632     33068     34321     33535     33903     27930     27029     20066     18387     29271     30952     20352     20315     23797     24201
dram[8]:      31596     31899     35517     36242     32525     34089     28767     27799     18286     18346     30572     29912     29048     20025     26237     27295
dram[9]:      30819     31646     35626     35417     32255     33026     27703     28917     18098     19973     30780     32572     21795     21740     26484     26519
dram[10]:      31073     31343     36695     36405     33851     31917     28946     28790     18686     19321     27550     27155     21868     20482     24839     25718
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539584 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.02724
n_activity=38902 dram_eff=0.3841
bk0: 388a 544951i bk1: 384a 545322i bk2: 384a 545084i bk3: 384a 544660i bk4: 448a 545356i bk5: 448a 545003i bk6: 480a 544240i bk7: 480a 544195i bk8: 512a 544410i bk9: 512a 544187i bk10: 512a 544018i bk11: 512a 544389i bk12: 472a 544933i bk13: 472a 544494i bk14: 440a 544605i bk15: 440a 544381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0948719
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539611 n_act=810 n_pre=794 n_req=2012 n_rd=7252 n_write=199 bw_util=0.02716
n_activity=39182 dram_eff=0.3803
bk0: 384a 544308i bk1: 384a 544363i bk2: 384a 544577i bk3: 384a 544560i bk4: 448a 544862i bk5: 448a 544693i bk6: 476a 544365i bk7: 480a 544271i bk8: 512a 544830i bk9: 512a 544219i bk10: 512a 543939i bk11: 512a 543361i bk12: 472a 544355i bk13: 472a 544192i bk14: 436a 544593i bk15: 436a 544160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.167282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539539 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02722
n_activity=39794 dram_eff=0.3753
bk0: 384a 544897i bk1: 384a 544965i bk2: 384a 544705i bk3: 384a 544906i bk4: 448a 545222i bk5: 448a 544941i bk6: 480a 544185i bk7: 480a 544286i bk8: 512a 544439i bk9: 512a 544420i bk10: 512a 544439i bk11: 512a 543763i bk12: 472a 544486i bk13: 472a 544087i bk14: 436a 544460i bk15: 436a 544298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.137865
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539579 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.0272
n_activity=38893 dram_eff=0.3838
bk0: 384a 544303i bk1: 384a 544097i bk2: 384a 544624i bk3: 384a 543967i bk4: 448a 544633i bk5: 448a 544893i bk6: 484a 544347i bk7: 484a 543847i bk8: 512a 543841i bk9: 512a 543812i bk10: 512a 543545i bk11: 512a 543345i bk12: 472a 543773i bk13: 472a 544184i bk14: 436a 544328i bk15: 436a 543891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.170958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539586 n_act=817 n_pre=801 n_req=2011 n_rd=7268 n_write=194 bw_util=0.0272
n_activity=38900 dram_eff=0.3837
bk0: 384a 544242i bk1: 384a 543997i bk2: 384a 543840i bk3: 384a 543636i bk4: 448a 544317i bk5: 448a 544507i bk6: 484a 543510i bk7: 484a 544192i bk8: 512a 544062i bk9: 512a 543740i bk10: 512a 543789i bk11: 512a 543451i bk12: 472a 544420i bk13: 468a 543801i bk14: 440a 544306i bk15: 440a 543755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.171706
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539556 n_act=829 n_pre=813 n_req=2017 n_rd=7268 n_write=200 bw_util=0.02722
n_activity=40242 dram_eff=0.3712
bk0: 384a 544145i bk1: 384a 544213i bk2: 384a 544614i bk3: 384a 544291i bk4: 448a 544704i bk5: 448a 544746i bk6: 484a 543879i bk7: 484a 544068i bk8: 512a 543856i bk9: 512a 543868i bk10: 512a 543326i bk11: 512a 543200i bk12: 472a 544166i bk13: 468a 543867i bk14: 440a 544434i bk15: 440a 544145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539535 n_act=837 n_pre=821 n_req=2022 n_rd=7268 n_write=205 bw_util=0.02724
n_activity=39798 dram_eff=0.3755
bk0: 384a 544390i bk1: 384a 544362i bk2: 384a 544452i bk3: 384a 544583i bk4: 448a 544302i bk5: 448a 544944i bk6: 484a 543949i bk7: 484a 543993i bk8: 512a 544926i bk9: 512a 544234i bk10: 512a 544395i bk11: 512a 543754i bk12: 472a 544536i bk13: 472a 544339i bk14: 436a 544649i bk15: 440a 543899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.125401
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539611 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02718
n_activity=38567 dram_eff=0.3867
bk0: 384a 544413i bk1: 384a 544297i bk2: 384a 544198i bk3: 384a 544335i bk4: 448a 543888i bk5: 448a 544446i bk6: 484a 544089i bk7: 484a 543829i bk8: 512a 543937i bk9: 512a 543913i bk10: 512a 543672i bk11: 512a 543692i bk12: 472a 544217i bk13: 472a 544594i bk14: 436a 544011i bk15: 436a 544080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.198073
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539592 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02723
n_activity=39467 dram_eff=0.3785
bk0: 384a 545217i bk1: 384a 544765i bk2: 384a 545157i bk3: 384a 544845i bk4: 448a 545322i bk5: 448a 545417i bk6: 484a 544332i bk7: 484a 544272i bk8: 512a 544034i bk9: 512a 543864i bk10: 512a 544294i bk11: 512a 544409i bk12: 476a 544398i bk13: 472a 544283i bk14: 436a 544529i bk15: 436a 544431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.111374
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539593 n_act=811 n_pre=795 n_req=2028 n_rd=7252 n_write=215 bw_util=0.02722
n_activity=39209 dram_eff=0.3809
bk0: 384a 544397i bk1: 384a 544726i bk2: 384a 544154i bk3: 384a 544505i bk4: 448a 544835i bk5: 448a 544947i bk6: 484a 544486i bk7: 484a 544380i bk8: 512a 544440i bk9: 512a 544013i bk10: 512a 543918i bk11: 508a 543400i bk12: 468a 544735i bk13: 468a 544628i bk14: 436a 544801i bk15: 436a 544539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.120173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548666 n_nop=539545 n_act=842 n_pre=826 n_req=2014 n_rd=7252 n_write=201 bw_util=0.02717
n_activity=40535 dram_eff=0.3677
bk0: 384a 544721i bk1: 384a 544561i bk2: 384a 544615i bk3: 384a 544934i bk4: 448a 545150i bk5: 448a 544663i bk6: 484a 544343i bk7: 484a 544408i bk8: 512a 544026i bk9: 508a 544059i bk10: 512a 543845i bk11: 512a 543760i bk12: 468a 544306i bk13: 468a 544868i bk14: 436a 544867i bk15: 436a 544298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.139103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 43700, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 43450, Miss = 909, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 43476, Miss = 908, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 43388, Miss = 908, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 49328, Miss = 909, Miss_rate = 0.018, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.2917
	minimum = 6
	maximum = 990
Network latency average = 40.2375
	minimum = 6
	maximum = 760
Slowest packet = 889598
Flit latency average = 32.1393
	minimum = 6
	maximum = 760
Slowest flit = 1476664
Fragmentation average = 0.0759522
	minimum = 0
	maximum = 524
Injected packet rate average = 0.11282
	minimum = 0.0836327 (at node 7)
	maximum = 0.133296 (at node 19)
Accepted packet rate average = 0.11282
	minimum = 0.0836327 (at node 7)
	maximum = 0.133296 (at node 19)
Injected flit rate average = 0.200856
	minimum = 0.104239 (at node 7)
	maximum = 0.303572 (at node 28)
Accepted flit rate average= 0.200856
	minimum = 0.155653 (at node 34)
	maximum = 0.309082 (at node 19)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.7485 (13 samples)
	minimum = 6 (13 samples)
	maximum = 345.923 (13 samples)
Network latency average = 21.334 (13 samples)
	minimum = 6 (13 samples)
	maximum = 255.462 (13 samples)
Flit latency average = 22.2575 (13 samples)
	minimum = 6 (13 samples)
	maximum = 254.923 (13 samples)
Fragmentation average = 0.00921441 (13 samples)
	minimum = 0 (13 samples)
	maximum = 91.4615 (13 samples)
Injected packet rate average = 0.0385246 (13 samples)
	minimum = 0.028176 (13 samples)
	maximum = 0.103767 (13 samples)
Accepted packet rate average = 0.0385246 (13 samples)
	minimum = 0.028176 (13 samples)
	maximum = 0.103767 (13 samples)
Injected flit rate average = 0.0619562 (13 samples)
	minimum = 0.0368525 (13 samples)
	maximum = 0.142879 (13 samples)
Accepted flit rate average = 0.0619562 (13 samples)
	minimum = 0.0461503 (13 samples)
	maximum = 0.202023 (13 samples)
Injected packet size average = 1.60822 (13 samples)
Accepted packet size average = 1.60822 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 40 sec (700 sec)
gpgpu_simulation_rate = 30519 (inst/sec)
gpgpu_simulation_rate = 4552 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4482
gpu_sim_insn = 1323702
gpu_ipc =     295.3373
gpu_tot_sim_cycle = 3413374
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.6467
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 694750
gpu_stall_icnt2sh    = 2297651
partiton_reqs_in_parallel = 98604
partiton_reqs_in_parallel_total    = 5806030
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.7299
partiton_reqs_in_parallel_util = 98604
partiton_reqs_in_parallel_util_total    = 5806030
gpu_sim_cycle_parition_util = 4482
gpu_tot_sim_cycle_parition_util    = 294688
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.7367
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     216.5525 GB/Sec
L2_BW_total  =      27.0258 GB/Sec
gpu_total_sim_rate=31554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1375, 1365, 1441, 1606, 1486, 1294, 1602, 1553, 1568, 2345, 1553, 1301, 1677, 1572, 1463, 1631, 1110, 965, 1250, 1231, 1254, 1097, 1089, 1095, 1077, 848, 764, 1163, 1517, 1217, 1200, 1144, 1146, 1117, 962, 1237, 863, 827, 1168, 1143, 1212, 1191, 1441, 985, 1115, 1021, 945, 1022, 993, 1148, 1352, 987, 1004, 1004, 985, 1264, 831, 1043, 1066, 841, 1376, 793, 1078, 1170, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2855210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2818348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31976
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3417042	W0_Idle:1029344	W0_Scoreboard:6083542	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 626 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 3413373 
mrq_lat_table:15860 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	740308 	204374 	5848 	6089 	2510 	1217 	2877 	5092 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	184975 	49107 	324146 	175288 	91763 	112957 	10535 	3842 	4545 	2183 	1252 	2858 	5047 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	155128 	178367 	318709 	31340 	3475 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	257298 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	245 	169 	107 	62 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.229508  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.891304  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.462963  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.541667  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.416667  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.042553  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22193/9033 = 2.456880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      31540     32056     36860     35713     34718     35131     30787     30236     19147     20076     28685     28591     21403     20400     24640     23788
dram[1]:      32622     35123     35284     35477     35486     31657     30788     29199     17857     18893     26952     29606     21264     20730     23094     25918
dram[2]:      33661     34567     35178     32512     34074     35633     30356     28761     17529     19004     27113     28096     21602     23211     26108     25784
dram[3]:      33310     33247     33745     34189     32532     33759     28355     27248     17272     16399     26387     28880     20885     20088     24840     24802
dram[4]:      30279     32683     34063     35186     34419     32391     29648     28635     18300     18980     28984     29152     19953     20062     23254     23623
dram[5]:      31480     29896     32313     35447     32549     32555     27754     27978     18458     18656     31017     30170     17943     19649     25445     25133
dram[6]:      31205     29805     34611     35728     33356     32792     27510     27769     17571     18335     29690     31335     21804     20021     24568     23724
dram[7]:      31778     30956     33310     34561     33640     34006     27969     27065     20066     18387     29271     30952     20352     20315     24498     24822
dram[8]:      31971     32268     35806     36513     32661     34211     28815     27840     18286     18346     30572     29912     32417     20025     26888     27911
dram[9]:      31151     31983     35877     35665     32358     33127     27740     28951     18098     19973     30780     32572     21795     21740     27085     27072
dram[10]:      31415     31674     36939     36647     33957     32021     28983     28827     18686     19321     27550     27155     21868     20482     25448     26280
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547905 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.02683
n_activity=38902 dram_eff=0.3841
bk0: 388a 553272i bk1: 384a 553643i bk2: 384a 553405i bk3: 384a 552981i bk4: 448a 553677i bk5: 448a 553324i bk6: 480a 552561i bk7: 480a 552516i bk8: 512a 552731i bk9: 512a 552508i bk10: 512a 552339i bk11: 512a 552710i bk12: 472a 553254i bk13: 472a 552815i bk14: 440a 552926i bk15: 440a 552702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0934546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547932 n_act=810 n_pre=794 n_req=2012 n_rd=7252 n_write=199 bw_util=0.02675
n_activity=39182 dram_eff=0.3803
bk0: 384a 552629i bk1: 384a 552684i bk2: 384a 552898i bk3: 384a 552881i bk4: 448a 553183i bk5: 448a 553014i bk6: 476a 552686i bk7: 480a 552592i bk8: 512a 553151i bk9: 512a 552540i bk10: 512a 552260i bk11: 512a 551682i bk12: 472a 552676i bk13: 472a 552513i bk14: 436a 552914i bk15: 436a 552481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.164783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547860 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02681
n_activity=39794 dram_eff=0.3753
bk0: 384a 553218i bk1: 384a 553286i bk2: 384a 553026i bk3: 384a 553227i bk4: 448a 553543i bk5: 448a 553262i bk6: 480a 552506i bk7: 480a 552607i bk8: 512a 552760i bk9: 512a 552741i bk10: 512a 552760i bk11: 512a 552084i bk12: 472a 552807i bk13: 472a 552408i bk14: 436a 552781i bk15: 436a 552619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.135806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547900 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.0268
n_activity=38893 dram_eff=0.3838
bk0: 384a 552624i bk1: 384a 552418i bk2: 384a 552945i bk3: 384a 552288i bk4: 448a 552954i bk5: 448a 553214i bk6: 484a 552668i bk7: 484a 552168i bk8: 512a 552162i bk9: 512a 552133i bk10: 512a 551866i bk11: 512a 551666i bk12: 472a 552094i bk13: 472a 552505i bk14: 436a 552649i bk15: 436a 552212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.168404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547907 n_act=817 n_pre=801 n_req=2011 n_rd=7268 n_write=194 bw_util=0.02679
n_activity=38900 dram_eff=0.3837
bk0: 384a 552563i bk1: 384a 552318i bk2: 384a 552161i bk3: 384a 551957i bk4: 448a 552638i bk5: 448a 552828i bk6: 484a 551831i bk7: 484a 552513i bk8: 512a 552383i bk9: 512a 552061i bk10: 512a 552110i bk11: 512a 551772i bk12: 472a 552741i bk13: 468a 552122i bk14: 440a 552627i bk15: 440a 552076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.16914
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547877 n_act=829 n_pre=813 n_req=2017 n_rd=7268 n_write=200 bw_util=0.02682
n_activity=40242 dram_eff=0.3712
bk0: 384a 552466i bk1: 384a 552534i bk2: 384a 552935i bk3: 384a 552612i bk4: 448a 553025i bk5: 448a 553067i bk6: 484a 552200i bk7: 484a 552389i bk8: 512a 552177i bk9: 512a 552189i bk10: 512a 551647i bk11: 512a 551521i bk12: 472a 552487i bk13: 468a 552188i bk14: 440a 552755i bk15: 440a 552466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181256
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547856 n_act=837 n_pre=821 n_req=2022 n_rd=7268 n_write=205 bw_util=0.02683
n_activity=39798 dram_eff=0.3755
bk0: 384a 552711i bk1: 384a 552683i bk2: 384a 552773i bk3: 384a 552904i bk4: 448a 552623i bk5: 448a 553265i bk6: 484a 552270i bk7: 484a 552314i bk8: 512a 553247i bk9: 512a 552555i bk10: 512a 552716i bk11: 512a 552075i bk12: 472a 552857i bk13: 472a 552660i bk14: 436a 552970i bk15: 440a 552220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.123527
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547932 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02678
n_activity=38567 dram_eff=0.3867
bk0: 384a 552734i bk1: 384a 552618i bk2: 384a 552519i bk3: 384a 552656i bk4: 448a 552209i bk5: 448a 552767i bk6: 484a 552410i bk7: 484a 552150i bk8: 512a 552258i bk9: 512a 552234i bk10: 512a 551993i bk11: 512a 552013i bk12: 472a 552538i bk13: 472a 552915i bk14: 436a 552332i bk15: 436a 552401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.195114
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547913 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02682
n_activity=39467 dram_eff=0.3785
bk0: 384a 553538i bk1: 384a 553086i bk2: 384a 553478i bk3: 384a 553166i bk4: 448a 553643i bk5: 448a 553738i bk6: 484a 552653i bk7: 484a 552593i bk8: 512a 552355i bk9: 512a 552185i bk10: 512a 552615i bk11: 512a 552730i bk12: 476a 552719i bk13: 472a 552604i bk14: 436a 552850i bk15: 436a 552752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.10971
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547914 n_act=811 n_pre=795 n_req=2028 n_rd=7252 n_write=215 bw_util=0.02681
n_activity=39209 dram_eff=0.3809
bk0: 384a 552718i bk1: 384a 553047i bk2: 384a 552475i bk3: 384a 552826i bk4: 448a 553156i bk5: 448a 553268i bk6: 484a 552807i bk7: 484a 552701i bk8: 512a 552761i bk9: 512a 552334i bk10: 512a 552239i bk11: 508a 551721i bk12: 468a 553056i bk13: 468a 552949i bk14: 436a 553122i bk15: 436a 552860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.118378
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556987 n_nop=547866 n_act=842 n_pre=826 n_req=2014 n_rd=7252 n_write=201 bw_util=0.02676
n_activity=40535 dram_eff=0.3677
bk0: 384a 553042i bk1: 384a 552882i bk2: 384a 552936i bk3: 384a 553255i bk4: 448a 553471i bk5: 448a 552984i bk6: 484a 552664i bk7: 484a 552729i bk8: 512a 552347i bk9: 508a 552380i bk10: 512a 552166i bk11: 512a 552081i bk12: 468a 552627i bk13: 468a 553189i bk14: 436a 553188i bk15: 436a 552619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.137025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 44072, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 43818, Miss = 909, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 43844, Miss = 908, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 43760, Miss = 908, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 51752, Miss = 909, Miss_rate = 0.018, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.207
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.5799
	minimum = 6
	maximum = 588
Network latency average = 41.1137
	minimum = 6
	maximum = 360
Slowest packet = 1928812
Flit latency average = 50.9871
	minimum = 6
	maximum = 359
Slowest flit = 3325733
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0457041
	minimum = 0.0357063 (at node 5)
	maximum = 0.270475 (at node 44)
Accepted packet rate average = 0.0457041
	minimum = 0.0357063 (at node 5)
	maximum = 0.270475 (at node 44)
Injected flit rate average = 0.0685561
	minimum = 0.0513278 (at node 34)
	maximum = 0.281187 (at node 44)
Accepted flit rate average= 0.0685561
	minimum = 0.0428476 (at node 5)
	maximum = 0.530239 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.7365 (14 samples)
	minimum = 6 (14 samples)
	maximum = 363.214 (14 samples)
Network latency average = 22.7469 (14 samples)
	minimum = 6 (14 samples)
	maximum = 262.929 (14 samples)
Flit latency average = 24.3096 (14 samples)
	minimum = 6 (14 samples)
	maximum = 262.357 (14 samples)
Fragmentation average = 0.00855623 (14 samples)
	minimum = 0 (14 samples)
	maximum = 84.9286 (14 samples)
Injected packet rate average = 0.0390374 (14 samples)
	minimum = 0.0287139 (14 samples)
	maximum = 0.115675 (14 samples)
Accepted packet rate average = 0.0390374 (14 samples)
	minimum = 0.0287139 (14 samples)
	maximum = 0.115675 (14 samples)
Injected flit rate average = 0.0624276 (14 samples)
	minimum = 0.0378864 (14 samples)
	maximum = 0.152758 (14 samples)
Accepted flit rate average = 0.0624276 (14 samples)
	minimum = 0.0459144 (14 samples)
	maximum = 0.225467 (14 samples)
Injected packet size average = 1.59917 (14 samples)
Accepted packet size average = 1.59917 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 59 sec (719 sec)
gpgpu_simulation_rate = 31554 (inst/sec)
gpgpu_simulation_rate = 4747 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33999
gpu_sim_insn = 2978170
gpu_ipc =      87.5958
gpu_tot_sim_cycle = 3670031
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.9933
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 939528
gpu_stall_icnt2sh    = 2945525
partiton_reqs_in_parallel = 503200
partiton_reqs_in_parallel_total    = 5904634
partiton_level_parallism =      14.8004
partiton_level_parallism_total  =       1.7460
partiton_reqs_in_parallel_util = 503200
partiton_reqs_in_parallel_util_total    = 5904634
gpu_sim_cycle_parition_util = 32705
gpu_tot_sim_cycle_parition_util    = 299170
partiton_level_parallism_util =      15.3860
partiton_level_parallism_util_total  =      19.3080
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     541.3162 GB/Sec
L2_BW_total  =      30.1505 GB/Sec
gpu_total_sim_rate=29099

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184183
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1752, 1737, 1811, 1976, 1918, 1608, 1941, 1937, 1877, 2674, 1916, 1706, 2048, 1990, 1791, 1991, 1317, 1176, 1457, 1405, 1473, 1219, 1241, 1303, 1250, 1086, 947, 1315, 1705, 1365, 1388, 1296, 1324, 1313, 1139, 1448, 1030, 1003, 1347, 1294, 1365, 1372, 1648, 1178, 1293, 1167, 1112, 1188, 1145, 1299, 1519, 1209, 1171, 1177, 1172, 1431, 1038, 1220, 1282, 978, 1524, 955, 1240, 1378, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3539894
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3490067
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 44941
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3976164	W0_Idle:1055468	W0_Scoreboard:6983172	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 634 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 3668941 
mrq_lat_table:15866 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	843400 	283708 	7523 	8561 	3704 	2642 	6635 	6312 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	196798 	50934 	381556 	226237 	113603 	144031 	18809 	5313 	6682 	3208 	2678 	6578 	6241 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173277 	230620 	426971 	40241 	3722 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	263656 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	256 	192 	129 	74 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.209677  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.851064  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.436364  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.510204  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.393443  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.000000  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22199/9039 = 2.455913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      37900     38575     43218     41306     45027     46124     37950     37593     23331     24274     33009     32876     26592     25414     29227     28895
dram[1]:      38677     42264     40994     40790     45555     41718     38121     36396     22314     23303     30852     33784     26424     25248     28003     30619
dram[2]:      39818     40628     41057     38782     44511     46270     37415     34803     22369     23691     31241     32052     26836     28394     30541     30671
dram[3]:      39067     40343     40506     39852     43276     44627     35754     34232     22045     20924     31219     32961     25971     25019     29554     29290
dram[4]:      36767     38701     39404     41612     44379     43455     36397     35583     22820     23321     32311     33435     24538     25394     28270     28224
dram[5]:      37007     35775     38201     41288     43029     42585     34696     34891     23229     22604     34994     34589     23217     24244     30390     30474
dram[6]:      38453     36509     40605     41833     43255     43417     33988     34916     21447     22814     34413     35455     26327     25225     29111     28628
dram[7]:      38309     37471     39327     40538     43339     44394     35409     34264     24240     22866     33664     35088     24951     25382     29892     29992
dram[8]:      38444     38181     42205     42547     43150     43732     36029     34028     22338     22495     34758     34071     36939     24677     32051     33033
dram[9]:      37034     38560     41786     42166     42442     43333     34281     35447     22695     24421     35177     36710     27228     26791     32158     32031
dram[10]:      38019     37907     43055     43244     44501     41427     35540     35447     22826     23307     31847     30929     26865     25513     30081     31337
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611035 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.0241
n_activity=38902 dram_eff=0.3841
bk0: 388a 616402i bk1: 384a 616773i bk2: 384a 616535i bk3: 384a 616111i bk4: 448a 616807i bk5: 448a 616454i bk6: 480a 615691i bk7: 480a 615646i bk8: 512a 615861i bk9: 512a 615638i bk10: 512a 615469i bk11: 512a 615840i bk12: 472a 616384i bk13: 472a 615945i bk14: 440a 616056i bk15: 440a 615832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0839406
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611056 n_act=811 n_pre=795 n_req=2013 n_rd=7256 n_write=199 bw_util=0.02404
n_activity=39234 dram_eff=0.38
bk0: 384a 615760i bk1: 384a 615815i bk2: 384a 616029i bk3: 384a 616012i bk4: 448a 616314i bk5: 448a 616145i bk6: 480a 615785i bk7: 480a 615721i bk8: 512a 616280i bk9: 512a 615669i bk10: 512a 615389i bk11: 512a 614811i bk12: 472a 615805i bk13: 472a 615642i bk14: 436a 616044i bk15: 436a 615611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.148008
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=610990 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02408
n_activity=39794 dram_eff=0.3753
bk0: 384a 616348i bk1: 384a 616416i bk2: 384a 616156i bk3: 384a 616357i bk4: 448a 616673i bk5: 448a 616392i bk6: 480a 615636i bk7: 480a 615737i bk8: 512a 615890i bk9: 512a 615871i bk10: 512a 615890i bk11: 512a 615214i bk12: 472a 615937i bk13: 472a 615538i bk14: 436a 615911i bk15: 436a 615749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.12198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611030 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02407
n_activity=38893 dram_eff=0.3838
bk0: 384a 615754i bk1: 384a 615548i bk2: 384a 616075i bk3: 384a 615418i bk4: 448a 616084i bk5: 448a 616344i bk6: 484a 615798i bk7: 484a 615298i bk8: 512a 615292i bk9: 512a 615263i bk10: 512a 614996i bk11: 512a 614796i bk12: 472a 615224i bk13: 472a 615635i bk14: 436a 615779i bk15: 436a 615342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.15126
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611031 n_act=818 n_pre=802 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02408
n_activity=38952 dram_eff=0.3833
bk0: 384a 615693i bk1: 384a 615448i bk2: 384a 615291i bk3: 384a 615087i bk4: 448a 615768i bk5: 448a 615958i bk6: 484a 614961i bk7: 484a 615643i bk8: 512a 615513i bk9: 512a 615191i bk10: 512a 615240i bk11: 512a 614902i bk12: 472a 615872i bk13: 472a 615221i bk14: 440a 615756i bk15: 440a 615205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.151921
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611001 n_act=830 n_pre=814 n_req=2018 n_rd=7272 n_write=200 bw_util=0.0241
n_activity=40294 dram_eff=0.3709
bk0: 384a 615596i bk1: 384a 615664i bk2: 384a 616065i bk3: 384a 615742i bk4: 448a 616155i bk5: 448a 616197i bk6: 484a 615330i bk7: 484a 615519i bk8: 512a 615307i bk9: 512a 615319i bk10: 512a 614777i bk11: 512a 614651i bk12: 472a 615618i bk13: 472a 615287i bk14: 440a 615884i bk15: 440a 615595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162803
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=610980 n_act=838 n_pre=822 n_req=2023 n_rd=7272 n_write=205 bw_util=0.02411
n_activity=39850 dram_eff=0.3753
bk0: 384a 615841i bk1: 384a 615813i bk2: 384a 615903i bk3: 384a 616034i bk4: 448a 615753i bk5: 448a 616395i bk6: 484a 615400i bk7: 484a 615444i bk8: 512a 616377i bk9: 512a 615685i bk10: 512a 615846i bk11: 512a 615205i bk12: 472a 615987i bk13: 472a 615790i bk14: 440a 616069i bk15: 440a 615349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.110952
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611062 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02405
n_activity=38567 dram_eff=0.3867
bk0: 384a 615864i bk1: 384a 615748i bk2: 384a 615649i bk3: 384a 615786i bk4: 448a 615339i bk5: 448a 615897i bk6: 484a 615540i bk7: 484a 615280i bk8: 512a 615388i bk9: 512a 615364i bk10: 512a 615123i bk11: 512a 615143i bk12: 472a 615668i bk13: 472a 616045i bk14: 436a 615462i bk15: 436a 615531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.175251
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611043 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02409
n_activity=39467 dram_eff=0.3785
bk0: 384a 616668i bk1: 384a 616216i bk2: 384a 616608i bk3: 384a 616296i bk4: 448a 616773i bk5: 448a 616868i bk6: 484a 615783i bk7: 484a 615723i bk8: 512a 615485i bk9: 512a 615315i bk10: 512a 615745i bk11: 512a 615860i bk12: 476a 615849i bk13: 472a 615734i bk14: 436a 615980i bk15: 436a 615882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0985411
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=611038 n_act=812 n_pre=796 n_req=2029 n_rd=7256 n_write=215 bw_util=0.0241
n_activity=39261 dram_eff=0.3806
bk0: 384a 615848i bk1: 384a 616177i bk2: 384a 615605i bk3: 384a 615956i bk4: 448a 616286i bk5: 448a 616398i bk6: 484a 615937i bk7: 484a 615831i bk8: 512a 615891i bk9: 512a 615464i bk10: 512a 615370i bk11: 512a 614820i bk12: 468a 616185i bk13: 468a 616078i bk14: 436a 616252i bk15: 436a 615990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.106327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620117 n_nop=610990 n_act=843 n_pre=827 n_req=2015 n_rd=7256 n_write=201 bw_util=0.02405
n_activity=40587 dram_eff=0.3675
bk0: 384a 616172i bk1: 384a 616012i bk2: 384a 616066i bk3: 384a 616385i bk4: 448a 616602i bk5: 448a 616115i bk6: 484a 615795i bk7: 484a 615860i bk8: 512a 615478i bk9: 512a 615479i bk10: 512a 615295i bk11: 512a 615210i bk12: 468a 615756i bk13: 468a 616318i bk14: 436a 616317i bk15: 436a 615748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.123075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53043, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 52459, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 52678, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 52385, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 60482, Miss = 909, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289498
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.224
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.3814
	minimum = 6
	maximum = 822
Network latency average = 43.9103
	minimum = 6
	maximum = 709
Slowest packet = 1955582
Flit latency average = 32.8476
	minimum = 6
	maximum = 709
Slowest flit = 3369634
Fragmentation average = 0.0235876
	minimum = 0
	maximum = 542
Injected packet rate average = 0.114224
	minimum = 0.083299 (at node 12)
	maximum = 0.132081 (at node 30)
Accepted packet rate average = 0.114224
	minimum = 0.083299 (at node 12)
	maximum = 0.132081 (at node 30)
Injected flit rate average = 0.19654
	minimum = 0.086211 (at node 12)
	maximum = 0.319298 (at node 48)
Accepted flit rate average= 0.19654
	minimum = 0.130449 (at node 45)
	maximum = 0.281399 (at node 1)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.7128 (15 samples)
	minimum = 6 (15 samples)
	maximum = 393.8 (15 samples)
Network latency average = 24.1578 (15 samples)
	minimum = 6 (15 samples)
	maximum = 292.667 (15 samples)
Flit latency average = 24.8788 (15 samples)
	minimum = 6 (15 samples)
	maximum = 292.133 (15 samples)
Fragmentation average = 0.00955832 (15 samples)
	minimum = 0 (15 samples)
	maximum = 115.4 (15 samples)
Injected packet rate average = 0.0440499 (15 samples)
	minimum = 0.0323529 (15 samples)
	maximum = 0.116769 (15 samples)
Accepted packet rate average = 0.0440499 (15 samples)
	minimum = 0.0323529 (15 samples)
	maximum = 0.116769 (15 samples)
Injected flit rate average = 0.0713684 (15 samples)
	minimum = 0.0411081 (15 samples)
	maximum = 0.163861 (15 samples)
Accepted flit rate average = 0.0713684 (15 samples)
	minimum = 0.05155 (15 samples)
	maximum = 0.229196 (15 samples)
Injected packet size average = 1.62017 (15 samples)
Accepted packet size average = 1.62017 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 42 sec (882 sec)
gpgpu_simulation_rate = 29099 (inst/sec)
gpgpu_simulation_rate = 4161 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2098
gpu_sim_insn = 1122762
gpu_ipc =     535.1583
gpu_tot_sim_cycle = 3894279
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.8789
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 939528
gpu_stall_icnt2sh    = 2945528
partiton_reqs_in_parallel = 46156
partiton_reqs_in_parallel_total    = 6407834
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.6573
partiton_reqs_in_parallel_util = 46156
partiton_reqs_in_parallel_util_total    = 6407834
gpu_sim_cycle_parition_util = 2098
gpu_tot_sim_cycle_parition_util    = 331875
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.3249
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     220.6506 GB/Sec
L2_BW_total  =      28.5332 GB/Sec
gpu_total_sim_rate=30031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1773, 1758, 1847, 2012, 1954, 1629, 1962, 1958, 1898, 2710, 1937, 1727, 2084, 2011, 1812, 2012, 1338, 1197, 1493, 1426, 1494, 1240, 1262, 1339, 1271, 1107, 968, 1336, 1726, 1401, 1409, 1317, 1360, 1334, 1175, 1469, 1066, 1024, 1368, 1315, 1386, 1393, 1684, 1199, 1314, 1188, 1148, 1209, 1166, 1320, 1540, 1245, 1207, 1213, 1193, 1452, 1059, 1241, 1303, 999, 1545, 976, 1261, 1414, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3560476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510338
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 45252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4006815	W0_Idle:1077277	W0_Scoreboard:6996677	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 633 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 3894278 
mrq_lat_table:15866 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	847908 	284033 	7567 	8568 	3704 	2642 	6635 	6312 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	198874 	51177 	381817 	226780 	114942 	144396 	18823 	5356 	6682 	3208 	2678 	6578 	6241 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	175023 	230921 	426972 	40241 	3722 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	266492 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	261 	192 	129 	74 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.209677  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.851064  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.436364  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.510204  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.393443  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.000000  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22199/9039 = 2.455913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      37988     38659     43372     41459     45063     46152     37966     37599     23331     24274     33009     32876     26592     25414     29272     28927
dram[1]:      38755     42346     41147     40927     45588     41755     38141     36414     22314     23303     30852     33784     26424     25248     28037     30667
dram[2]:      39902     40703     41204     38910     44536     46312     37432     34818     22369     23691     31241     32052     26836     28394     30575     30724
dram[3]:      39163     40431     40654     39993     43318     44661     35768     34247     22045     20924     31219     32961     25971     25019     29589     29328
dram[4]:      36865     38787     39545     41756     44414     43488     36413     35592     22820     23321     32311     33435     24538     25394     28294     28269
dram[5]:      37102     35857     38330     41431     43067     42606     34710     34897     23229     22604     34994     34589     23217     24244     30437     30510
dram[6]:      38538     36595     40760     41978     43291     43448     33996     34927     21447     22814     34413     35455     26327     25225     29154     28673
dram[7]:      38395     37555     39465     40684     43373     44427     35419     34276     24240     22866     33664     35088     24951     25382     29918     30043
dram[8]:      38530     38269     42383     42689     43189     43772     36035     34038     22338     22495     34758     34071     37965     24677     32101     33080
dram[9]:      37139     38656     41943     42313     42473     43366     34295     35457     22695     24421     35177     36710     27228     26791     32208     32066
dram[10]:      38103     37991     43201     43400     44529     41462     35552     35453     22826     23307     31847     30929     26865     25513     30124     31358
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614929 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.02395
n_activity=38902 dram_eff=0.3841
bk0: 388a 620296i bk1: 384a 620667i bk2: 384a 620429i bk3: 384a 620005i bk4: 448a 620701i bk5: 448a 620348i bk6: 480a 619585i bk7: 480a 619540i bk8: 512a 619755i bk9: 512a 619532i bk10: 512a 619363i bk11: 512a 619734i bk12: 472a 620278i bk13: 472a 619839i bk14: 440a 619950i bk15: 440a 619726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0834168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614950 n_act=811 n_pre=795 n_req=2013 n_rd=7256 n_write=199 bw_util=0.02389
n_activity=39234 dram_eff=0.38
bk0: 384a 619654i bk1: 384a 619709i bk2: 384a 619923i bk3: 384a 619906i bk4: 448a 620208i bk5: 448a 620039i bk6: 480a 619679i bk7: 480a 619615i bk8: 512a 620174i bk9: 512a 619563i bk10: 512a 619283i bk11: 512a 618705i bk12: 472a 619699i bk13: 472a 619536i bk14: 436a 619938i bk15: 436a 619505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.147084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614884 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02393
n_activity=39794 dram_eff=0.3753
bk0: 384a 620242i bk1: 384a 620310i bk2: 384a 620050i bk3: 384a 620251i bk4: 448a 620567i bk5: 448a 620286i bk6: 480a 619530i bk7: 480a 619631i bk8: 512a 619784i bk9: 512a 619765i bk10: 512a 619784i bk11: 512a 619108i bk12: 472a 619831i bk13: 472a 619432i bk14: 436a 619805i bk15: 436a 619643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.121219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614924 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02392
n_activity=38893 dram_eff=0.3838
bk0: 384a 619648i bk1: 384a 619442i bk2: 384a 619969i bk3: 384a 619312i bk4: 448a 619978i bk5: 448a 620238i bk6: 484a 619692i bk7: 484a 619192i bk8: 512a 619186i bk9: 512a 619157i bk10: 512a 618890i bk11: 512a 618690i bk12: 472a 619118i bk13: 472a 619529i bk14: 436a 619673i bk15: 436a 619236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.150316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614925 n_act=818 n_pre=802 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02393
n_activity=38952 dram_eff=0.3833
bk0: 384a 619587i bk1: 384a 619342i bk2: 384a 619185i bk3: 384a 618981i bk4: 448a 619662i bk5: 448a 619852i bk6: 484a 618855i bk7: 484a 619537i bk8: 512a 619407i bk9: 512a 619085i bk10: 512a 619134i bk11: 512a 618796i bk12: 472a 619766i bk13: 472a 619115i bk14: 440a 619650i bk15: 440a 619099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.150973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614895 n_act=830 n_pre=814 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02395
n_activity=40294 dram_eff=0.3709
bk0: 384a 619490i bk1: 384a 619558i bk2: 384a 619959i bk3: 384a 619636i bk4: 448a 620049i bk5: 448a 620091i bk6: 484a 619224i bk7: 484a 619413i bk8: 512a 619201i bk9: 512a 619213i bk10: 512a 618671i bk11: 512a 618545i bk12: 472a 619512i bk13: 472a 619181i bk14: 440a 619778i bk15: 440a 619489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161787
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614874 n_act=838 n_pre=822 n_req=2023 n_rd=7272 n_write=205 bw_util=0.02396
n_activity=39850 dram_eff=0.3753
bk0: 384a 619735i bk1: 384a 619707i bk2: 384a 619797i bk3: 384a 619928i bk4: 448a 619647i bk5: 448a 620289i bk6: 484a 619294i bk7: 484a 619338i bk8: 512a 620271i bk9: 512a 619579i bk10: 512a 619740i bk11: 512a 619099i bk12: 472a 619881i bk13: 472a 619684i bk14: 440a 619963i bk15: 440a 619243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.110259
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614956 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.0239
n_activity=38567 dram_eff=0.3867
bk0: 384a 619758i bk1: 384a 619642i bk2: 384a 619543i bk3: 384a 619680i bk4: 448a 619233i bk5: 448a 619791i bk6: 484a 619434i bk7: 484a 619174i bk8: 512a 619282i bk9: 512a 619258i bk10: 512a 619017i bk11: 512a 619037i bk12: 472a 619562i bk13: 472a 619939i bk14: 436a 619356i bk15: 436a 619425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.174157
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614937 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02394
n_activity=39467 dram_eff=0.3785
bk0: 384a 620562i bk1: 384a 620110i bk2: 384a 620502i bk3: 384a 620190i bk4: 448a 620667i bk5: 448a 620762i bk6: 484a 619677i bk7: 484a 619617i bk8: 512a 619379i bk9: 512a 619209i bk10: 512a 619639i bk11: 512a 619754i bk12: 476a 619743i bk13: 472a 619628i bk14: 436a 619874i bk15: 436a 619776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0979262
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614932 n_act=812 n_pre=796 n_req=2029 n_rd=7256 n_write=215 bw_util=0.02395
n_activity=39261 dram_eff=0.3806
bk0: 384a 619742i bk1: 384a 620071i bk2: 384a 619499i bk3: 384a 619850i bk4: 448a 620180i bk5: 448a 620292i bk6: 484a 619831i bk7: 484a 619725i bk8: 512a 619785i bk9: 512a 619358i bk10: 512a 619264i bk11: 512a 618714i bk12: 468a 620079i bk13: 468a 619972i bk14: 436a 620146i bk15: 436a 619884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.105663
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=624011 n_nop=614884 n_act=843 n_pre=827 n_req=2015 n_rd=7256 n_write=201 bw_util=0.0239
n_activity=40587 dram_eff=0.3675
bk0: 384a 620066i bk1: 384a 619906i bk2: 384a 619960i bk3: 384a 620279i bk4: 448a 620496i bk5: 448a 620009i bk6: 484a 619689i bk7: 484a 619754i bk8: 512a 619372i bk9: 512a 619373i bk10: 512a 619189i bk11: 512a 619104i bk12: 468a 619650i bk13: 468a 620212i bk14: 436a 620211i bk15: 436a 619642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.122307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53226, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 52644, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 52863, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 52556, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 61384, Miss = 909, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.223
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.9857
	minimum = 6
	maximum = 502
Network latency average = 28.2736
	minimum = 6
	maximum = 334
Slowest packet = 2337430
Flit latency average = 33.1305
	minimum = 6
	maximum = 333
Slowest flit = 4024978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0465808
	minimum = 0.0314735 (at node 0)
	maximum = 0.215069 (at node 44)
Accepted packet rate average = 0.0465808
	minimum = 0.0314735 (at node 0)
	maximum = 0.215069 (at node 44)
Injected flit rate average = 0.0698712
	minimum = 0.0476872 (at node 0)
	maximum = 0.237959 (at node 44)
Accepted flit rate average= 0.0698712
	minimum = 0.0467334 (at node 0)
	maximum = 0.407248 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.2924 (16 samples)
	minimum = 6 (16 samples)
	maximum = 400.562 (16 samples)
Network latency average = 24.415 (16 samples)
	minimum = 6 (16 samples)
	maximum = 295.25 (16 samples)
Flit latency average = 25.3945 (16 samples)
	minimum = 6 (16 samples)
	maximum = 294.688 (16 samples)
Fragmentation average = 0.00896093 (16 samples)
	minimum = 0 (16 samples)
	maximum = 108.188 (16 samples)
Injected packet rate average = 0.0442081 (16 samples)
	minimum = 0.0322979 (16 samples)
	maximum = 0.122913 (16 samples)
Accepted packet rate average = 0.0442081 (16 samples)
	minimum = 0.0322979 (16 samples)
	maximum = 0.122913 (16 samples)
Injected flit rate average = 0.0712749 (16 samples)
	minimum = 0.0415192 (16 samples)
	maximum = 0.168492 (16 samples)
Accepted flit rate average = 0.0712749 (16 samples)
	minimum = 0.051249 (16 samples)
	maximum = 0.240324 (16 samples)
Injected packet size average = 1.61226 (16 samples)
Accepted packet size average = 1.61226 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 52 sec (892 sec)
gpgpu_simulation_rate = 30031 (inst/sec)
gpgpu_simulation_rate = 4365 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 9900
gpu_sim_insn = 1288129
gpu_ipc =     130.1140
gpu_tot_sim_cycle = 4126837
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.8034
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 939528
gpu_stall_icnt2sh    = 2945528
partiton_reqs_in_parallel = 217800
partiton_reqs_in_parallel_total    = 6453990
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.6167
partiton_reqs_in_parallel_util = 217800
partiton_reqs_in_parallel_util_total    = 6453990
gpu_sim_cycle_parition_util = 9900
gpu_tot_sim_cycle_parition_util    = 333973
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.4019
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =      83.9748 GB/Sec
L2_BW_total  =      27.1267 GB/Sec
gpu_total_sim_rate=30819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251924
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1819, 1804, 1893, 2058, 2070, 1785, 2008, 2059, 1999, 2756, 1983, 1773, 2185, 2057, 1858, 2058, 1361, 1220, 1601, 1449, 1517, 1333, 1285, 1362, 1364, 1130, 991, 1359, 1749, 1494, 1432, 1340, 1383, 1427, 1198, 1562, 1089, 1102, 1391, 1422, 1449, 1471, 1707, 1222, 1433, 1211, 1211, 1287, 1259, 1413, 1563, 1308, 1230, 1236, 1216, 1545, 1082, 1319, 1381, 1077, 1653, 1054, 1284, 1437, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3561165
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3511027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 45252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4013392	W0_Idle:1127781	W0_Scoreboard:7216778	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 629 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 4121326 
mrq_lat_table:15866 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	856615 	284036 	7574 	8580 	3716 	2672 	6635 	6312 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	206311 	51220 	381817 	226780 	116168 	144396 	18826 	5363 	6694 	3220 	2708 	6578 	6241 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182866 	231126 	426972 	40241 	3722 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	267215 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	272 	193 	133 	78 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.209677  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.851064  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.436364  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.510204  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.393443  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.000000  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22199/9039 = 2.455913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      38141     38804     43404     41479     45149     46248     38015     37671     23376     24316     33035     32909     26613     25449     29371     29041
dram[1]:      38839     42535     41238     40950     45669     41847     38192     36482     22343     23324     30880     33810     26449     25286     28132     30776
dram[2]:      40009     40828     41300     39004     44616     46413     37478     34860     22399     23767     31274     32087     26880     28459     30670     30873
dram[3]:      39259     40534     40747     40022     43478     44763     35827     34313     22063     20943     31235     33014     26004     25047     29740     29449
dram[4]:      36972     38939     39576     41829     44502     43621     36512     35682     22848     23339     32331     33468     24569     25469     28405     28376
dram[5]:      37189     35972     38425     41450     43147     42736     34771     34955     23267     22638     35014     34632     23253     24322     30599     30622
dram[6]:      38651     36701     40784     41997     43367     43558     34055     34992     21495     22838     34454     35496     26362     25283     29254     28785
dram[7]:      38487     37806     39496     40727     43462     44512     35481     34319     24264     22937     33680     35109     24980     25412     30036     30164
dram[8]:      38614     38381     42415     42711     43279     43873     36084     34096     22386     22541     34802     34099     37983     24708     32211     33184
dram[9]:      37220     38743     41968     42351     42559     43443     34380     35505     22807     24446     35211     36739     27257     26911     32326     32185
dram[10]:      38208     38073     43329     43492     44724     41564     35601     35503     22866     23318     31879     30994     26914     25565     30240     31459
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633310 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.02326
n_activity=38902 dram_eff=0.3841
bk0: 388a 638677i bk1: 384a 639048i bk2: 384a 638810i bk3: 384a 638386i bk4: 448a 639082i bk5: 448a 638729i bk6: 480a 637966i bk7: 480a 637921i bk8: 512a 638136i bk9: 512a 637913i bk10: 512a 637744i bk11: 512a 638115i bk12: 472a 638659i bk13: 472a 638220i bk14: 440a 638331i bk15: 440a 638107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.08103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633331 n_act=811 n_pre=795 n_req=2013 n_rd=7256 n_write=199 bw_util=0.02321
n_activity=39234 dram_eff=0.38
bk0: 384a 638035i bk1: 384a 638090i bk2: 384a 638304i bk3: 384a 638287i bk4: 448a 638589i bk5: 448a 638420i bk6: 480a 638060i bk7: 480a 637996i bk8: 512a 638555i bk9: 512a 637944i bk10: 512a 637664i bk11: 512a 637086i bk12: 472a 638080i bk13: 472a 637917i bk14: 436a 638319i bk15: 436a 637886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.142875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633265 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02325
n_activity=39794 dram_eff=0.3753
bk0: 384a 638623i bk1: 384a 638691i bk2: 384a 638431i bk3: 384a 638632i bk4: 448a 638948i bk5: 448a 638667i bk6: 480a 637911i bk7: 480a 638012i bk8: 512a 638165i bk9: 512a 638146i bk10: 512a 638165i bk11: 512a 637489i bk12: 472a 638212i bk13: 472a 637813i bk14: 436a 638186i bk15: 436a 638024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.117751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633305 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02324
n_activity=38893 dram_eff=0.3838
bk0: 384a 638029i bk1: 384a 637823i bk2: 384a 638350i bk3: 384a 637693i bk4: 448a 638359i bk5: 448a 638619i bk6: 484a 638073i bk7: 484a 637573i bk8: 512a 637567i bk9: 512a 637538i bk10: 512a 637271i bk11: 512a 637071i bk12: 472a 637499i bk13: 472a 637910i bk14: 436a 638054i bk15: 436a 637617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.146015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633306 n_act=818 n_pre=802 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02324
n_activity=38952 dram_eff=0.3833
bk0: 384a 637968i bk1: 384a 637723i bk2: 384a 637566i bk3: 384a 637362i bk4: 448a 638043i bk5: 448a 638233i bk6: 484a 637236i bk7: 484a 637918i bk8: 512a 637788i bk9: 512a 637466i bk10: 512a 637515i bk11: 512a 637177i bk12: 472a 638147i bk13: 472a 637496i bk14: 440a 638031i bk15: 440a 637480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.146653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633276 n_act=830 n_pre=814 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02326
n_activity=40294 dram_eff=0.3709
bk0: 384a 637871i bk1: 384a 637939i bk2: 384a 638340i bk3: 384a 638017i bk4: 448a 638430i bk5: 448a 638472i bk6: 484a 637605i bk7: 484a 637794i bk8: 512a 637582i bk9: 512a 637594i bk10: 512a 637052i bk11: 512a 636926i bk12: 472a 637893i bk13: 472a 637562i bk14: 440a 638159i bk15: 440a 637870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157158
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633255 n_act=838 n_pre=822 n_req=2023 n_rd=7272 n_write=205 bw_util=0.02328
n_activity=39850 dram_eff=0.3753
bk0: 384a 638116i bk1: 384a 638088i bk2: 384a 638178i bk3: 384a 638309i bk4: 448a 638028i bk5: 448a 638670i bk6: 484a 637675i bk7: 484a 637719i bk8: 512a 638652i bk9: 512a 637960i bk10: 512a 638121i bk11: 512a 637480i bk12: 472a 638262i bk13: 472a 638065i bk14: 440a 638344i bk15: 440a 637624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.107104
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633337 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02322
n_activity=38567 dram_eff=0.3867
bk0: 384a 638139i bk1: 384a 638023i bk2: 384a 637924i bk3: 384a 638061i bk4: 448a 637614i bk5: 448a 638172i bk6: 484a 637815i bk7: 484a 637555i bk8: 512a 637663i bk9: 512a 637639i bk10: 512a 637398i bk11: 512a 637418i bk12: 472a 637943i bk13: 472a 638320i bk14: 436a 637737i bk15: 436a 637806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.169174
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633318 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02326
n_activity=39467 dram_eff=0.3785
bk0: 384a 638943i bk1: 384a 638491i bk2: 384a 638883i bk3: 384a 638571i bk4: 448a 639048i bk5: 448a 639143i bk6: 484a 638058i bk7: 484a 637998i bk8: 512a 637760i bk9: 512a 637590i bk10: 512a 638020i bk11: 512a 638135i bk12: 476a 638124i bk13: 472a 638009i bk14: 436a 638255i bk15: 436a 638157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0951242
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633313 n_act=812 n_pre=796 n_req=2029 n_rd=7256 n_write=215 bw_util=0.02326
n_activity=39261 dram_eff=0.3806
bk0: 384a 638123i bk1: 384a 638452i bk2: 384a 637880i bk3: 384a 638231i bk4: 448a 638561i bk5: 448a 638673i bk6: 484a 638212i bk7: 484a 638106i bk8: 512a 638166i bk9: 512a 637739i bk10: 512a 637645i bk11: 512a 637095i bk12: 468a 638460i bk13: 468a 638353i bk14: 436a 638527i bk15: 436a 638265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.10264
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=642392 n_nop=633265 n_act=843 n_pre=827 n_req=2015 n_rd=7256 n_write=201 bw_util=0.02322
n_activity=40587 dram_eff=0.3675
bk0: 384a 638447i bk1: 384a 638287i bk2: 384a 638341i bk3: 384a 638660i bk4: 448a 638877i bk5: 448a 638390i bk6: 484a 638070i bk7: 484a 638135i bk8: 512a 637753i bk9: 512a 637754i bk10: 512a 637570i bk11: 512a 637485i bk12: 468a 638031i bk13: 468a 638593i bk14: 436a 638592i bk15: 436a 638023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.118808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53611, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 53039, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53245, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 52966, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 61788, Miss = 909, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.218
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.26029
	minimum = 6
	maximum = 24
Network latency average = 7.25681
	minimum = 6
	maximum = 22
Slowest packet = 2348301
Flit latency average = 6.82373
	minimum = 6
	maximum = 21
Slowest flit = 4040509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0177201
	minimum = 0.0120713 (at node 26)
	maximum = 0.023183 (at node 4)
Accepted packet rate average = 0.0177201
	minimum = 0.0120713 (at node 26)
	maximum = 0.023183 (at node 4)
Injected flit rate average = 0.0270195
	minimum = 0.013031 (at node 26)
	maximum = 0.0445982 (at node 48)
Accepted flit rate average= 0.0270195
	minimum = 0.019799 (at node 30)
	maximum = 0.0459114 (at node 4)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.2905 (17 samples)
	minimum = 6 (17 samples)
	maximum = 378.412 (17 samples)
Network latency average = 23.4057 (17 samples)
	minimum = 6 (17 samples)
	maximum = 279.176 (17 samples)
Flit latency average = 24.3021 (17 samples)
	minimum = 6 (17 samples)
	maximum = 278.588 (17 samples)
Fragmentation average = 0.00843382 (17 samples)
	minimum = 0 (17 samples)
	maximum = 101.824 (17 samples)
Injected packet rate average = 0.04265 (17 samples)
	minimum = 0.0311081 (17 samples)
	maximum = 0.117046 (17 samples)
Accepted packet rate average = 0.04265 (17 samples)
	minimum = 0.0311081 (17 samples)
	maximum = 0.117046 (17 samples)
Injected flit rate average = 0.0686716 (17 samples)
	minimum = 0.0398435 (17 samples)
	maximum = 0.161204 (17 samples)
Accepted flit rate average = 0.0686716 (17 samples)
	minimum = 0.049399 (17 samples)
	maximum = 0.228888 (17 samples)
Injected packet size average = 1.61012 (17 samples)
Accepted packet size average = 1.61012 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 11 sec (911 sec)
gpgpu_simulation_rate = 30819 (inst/sec)
gpgpu_simulation_rate = 4530 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1098
gpu_sim_insn = 1114172
gpu_ipc =    1014.7286
gpu_tot_sim_cycle = 4350085
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.7104
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 939528
gpu_stall_icnt2sh    = 2945544
partiton_reqs_in_parallel = 24156
partiton_reqs_in_parallel_total    = 6671790
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.5393
partiton_reqs_in_parallel_util = 24156
partiton_reqs_in_parallel_util_total    = 6671790
gpu_sim_cycle_parition_util = 1098
gpu_tot_sim_cycle_parition_util    = 343873
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.4102
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     178.8638 GB/Sec
L2_BW_total  =      25.7797 GB/Sec
gpu_total_sim_rate=31798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272434
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1861, 1846, 1935, 2100, 2112, 1827, 2050, 2101, 2041, 2798, 2025, 1815, 2227, 2099, 1900, 2100, 1382, 1241, 1622, 1470, 1538, 1354, 1306, 1383, 1385, 1151, 1012, 1380, 1770, 1515, 1453, 1361, 1404, 1448, 1219, 1583, 1110, 1123, 1412, 1443, 1470, 1492, 1728, 1243, 1454, 1232, 1232, 1308, 1280, 1434, 1584, 1329, 1251, 1257, 1237, 1566, 1103, 1340, 1402, 1113, 1674, 1075, 1305, 1458, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3561165
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3511027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 45252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4017710	W0_Idle:1131402	W0_Scoreboard:7228219	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 628 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 4350084 
mrq_lat_table:15866 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	858687 	284036 	7574 	8580 	3716 	2672 	6635 	6312 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	208306 	51296 	381817 	226780 	116169 	144396 	18826 	5363 	6694 	3220 	2708 	6578 	6241 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	184620 	231406 	426986 	40241 	3722 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	267215 	24 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	275 	193 	133 	78 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.209677  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.851064  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.436364  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.510204  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.393443  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.000000  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22199/9039 = 2.455913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      38180     38842     43492     41567     45150     46249     38015     37671     23376     24316     33035     32909     26613     25449     29371     29041
dram[1]:      38878     42575     41325     41038     45669     41847     38192     36482     22343     23324     30880     33810     26449     25286     28132     30776
dram[2]:      40048     40869     41387     39091     44616     46413     37478     34860     22399     23767     31274     32087     26880     28459     30670     30873
dram[3]:      39298     40573     40836     40110     43478     44763     35827     34313     22063     20943     31235     33014     26004     25047     29740     29449
dram[4]:      37011     38978     39664     41918     44502     43621     36512     35682     22848     23339     32331     33468     24569     25469     28405     28376
dram[5]:      37228     36010     38512     41537     43147     42737     34771     34955     23267     22638     35014     34632     23253     24322     30600     30623
dram[6]:      38689     36739     40872     42086     43367     43558     34056     34992     21495     22838     34454     35496     26362     25283     29254     28785
dram[7]:      38526     37844     39583     40814     43462     44512     35482     34320     24264     22937     33680     35109     24980     25412     30036     30164
dram[8]:      38660     38426     42503     42798     43279     43873     36084     34096     22386     22541     34802     34099     37988     24708     32211     33184
dram[9]:      37265     38787     42056     42438     42559     43443     34380     35505     22807     24446     35211     36739     27257     26911     32326     32185
dram[10]:      38253     38117     43417     43580     44724     41564     35601     35503     22866     23318     31879     30994     26914     25565     30240     31461
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635347 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.02319
n_activity=38902 dram_eff=0.3841
bk0: 388a 640714i bk1: 384a 641085i bk2: 384a 640847i bk3: 384a 640423i bk4: 448a 641119i bk5: 448a 640766i bk6: 480a 640003i bk7: 480a 639958i bk8: 512a 640173i bk9: 512a 639950i bk10: 512a 639781i bk11: 512a 640152i bk12: 472a 640696i bk13: 472a 640257i bk14: 440a 640368i bk15: 440a 640144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0807738
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635368 n_act=811 n_pre=795 n_req=2013 n_rd=7256 n_write=199 bw_util=0.02314
n_activity=39234 dram_eff=0.38
bk0: 384a 640072i bk1: 384a 640127i bk2: 384a 640341i bk3: 384a 640324i bk4: 448a 640626i bk5: 448a 640457i bk6: 480a 640097i bk7: 480a 640033i bk8: 512a 640592i bk9: 512a 639981i bk10: 512a 639701i bk11: 512a 639123i bk12: 472a 640117i bk13: 472a 639954i bk14: 436a 640356i bk15: 436a 639923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.142424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635302 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02317
n_activity=39794 dram_eff=0.3753
bk0: 384a 640660i bk1: 384a 640728i bk2: 384a 640468i bk3: 384a 640669i bk4: 448a 640985i bk5: 448a 640704i bk6: 480a 639948i bk7: 480a 640049i bk8: 512a 640202i bk9: 512a 640183i bk10: 512a 640202i bk11: 512a 639526i bk12: 472a 640249i bk13: 472a 639850i bk14: 436a 640223i bk15: 436a 640061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.117378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635342 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02316
n_activity=38893 dram_eff=0.3838
bk0: 384a 640066i bk1: 384a 639860i bk2: 384a 640387i bk3: 384a 639730i bk4: 448a 640396i bk5: 448a 640656i bk6: 484a 640110i bk7: 484a 639610i bk8: 512a 639604i bk9: 512a 639575i bk10: 512a 639308i bk11: 512a 639108i bk12: 472a 639536i bk13: 472a 639947i bk14: 436a 640091i bk15: 436a 639654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.145554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635343 n_act=818 n_pre=802 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02317
n_activity=38952 dram_eff=0.3833
bk0: 384a 640005i bk1: 384a 639760i bk2: 384a 639603i bk3: 384a 639399i bk4: 448a 640080i bk5: 448a 640270i bk6: 484a 639273i bk7: 484a 639955i bk8: 512a 639825i bk9: 512a 639503i bk10: 512a 639552i bk11: 512a 639214i bk12: 472a 640184i bk13: 472a 639533i bk14: 440a 640068i bk15: 440a 639517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.14619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635313 n_act=830 n_pre=814 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02319
n_activity=40294 dram_eff=0.3709
bk0: 384a 639908i bk1: 384a 639976i bk2: 384a 640377i bk3: 384a 640054i bk4: 448a 640467i bk5: 448a 640509i bk6: 484a 639642i bk7: 484a 639831i bk8: 512a 639619i bk9: 512a 639631i bk10: 512a 639089i bk11: 512a 638963i bk12: 472a 639930i bk13: 472a 639599i bk14: 440a 640196i bk15: 440a 639907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156661
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635292 n_act=838 n_pre=822 n_req=2023 n_rd=7272 n_write=205 bw_util=0.02321
n_activity=39850 dram_eff=0.3753
bk0: 384a 640153i bk1: 384a 640125i bk2: 384a 640215i bk3: 384a 640346i bk4: 448a 640065i bk5: 448a 640707i bk6: 484a 639712i bk7: 484a 639756i bk8: 512a 640689i bk9: 512a 639997i bk10: 512a 640158i bk11: 512a 639517i bk12: 472a 640299i bk13: 472a 640102i bk14: 440a 640381i bk15: 440a 639661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.106766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635374 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02314
n_activity=38567 dram_eff=0.3867
bk0: 384a 640176i bk1: 384a 640060i bk2: 384a 639961i bk3: 384a 640098i bk4: 448a 639651i bk5: 448a 640209i bk6: 484a 639852i bk7: 484a 639592i bk8: 512a 639700i bk9: 512a 639676i bk10: 512a 639435i bk11: 512a 639455i bk12: 472a 639980i bk13: 472a 640357i bk14: 436a 639774i bk15: 436a 639843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.168639
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635355 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02318
n_activity=39467 dram_eff=0.3785
bk0: 384a 640980i bk1: 384a 640528i bk2: 384a 640920i bk3: 384a 640608i bk4: 448a 641085i bk5: 448a 641180i bk6: 484a 640095i bk7: 484a 640035i bk8: 512a 639797i bk9: 512a 639627i bk10: 512a 640057i bk11: 512a 640172i bk12: 476a 640161i bk13: 472a 640046i bk14: 436a 640292i bk15: 436a 640194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0948235
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635350 n_act=812 n_pre=796 n_req=2029 n_rd=7256 n_write=215 bw_util=0.02319
n_activity=39261 dram_eff=0.3806
bk0: 384a 640160i bk1: 384a 640489i bk2: 384a 639917i bk3: 384a 640268i bk4: 448a 640598i bk5: 448a 640710i bk6: 484a 640249i bk7: 484a 640143i bk8: 512a 640203i bk9: 512a 639776i bk10: 512a 639682i bk11: 512a 639132i bk12: 468a 640497i bk13: 468a 640390i bk14: 436a 640564i bk15: 436a 640302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.102315
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644429 n_nop=635302 n_act=843 n_pre=827 n_req=2015 n_rd=7256 n_write=201 bw_util=0.02314
n_activity=40587 dram_eff=0.3675
bk0: 384a 640484i bk1: 384a 640324i bk2: 384a 640378i bk3: 384a 640697i bk4: 448a 640914i bk5: 448a 640427i bk6: 484a 640107i bk7: 484a 640172i bk8: 512a 639790i bk9: 512a 639791i bk10: 512a 639607i bk11: 512a 639522i bk12: 468a 640068i bk13: 468a 640630i bk14: 436a 640629i bk15: 436a 640060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.118432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53703, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 53132, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 53060, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 61891, Miss = 909, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.217
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47587
	minimum = 6
	maximum = 43
Network latency average = 8.34411
	minimum = 6
	maximum = 26
Slowest packet = 2363038
Flit latency average = 8.09701
	minimum = 6
	maximum = 25
Slowest flit = 4065997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0377758
	minimum = 0.0291705 (at node 5)
	maximum = 0.0469462 (at node 44)
Accepted packet rate average = 0.0377758
	minimum = 0.0291705 (at node 5)
	maximum = 0.0469462 (at node 44)
Injected flit rate average = 0.0566636
	minimum = 0.0291705 (at node 5)
	maximum = 0.0907019 (at node 44)
Accepted flit rate average= 0.0566636
	minimum = 0.0419325 (at node 32)
	maximum = 0.0765725 (at node 15)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.5786 (18 samples)
	minimum = 6 (18 samples)
	maximum = 359.778 (18 samples)
Network latency average = 22.5689 (18 samples)
	minimum = 6 (18 samples)
	maximum = 265.111 (18 samples)
Flit latency average = 23.4018 (18 samples)
	minimum = 6 (18 samples)
	maximum = 264.5 (18 samples)
Fragmentation average = 0.00796527 (18 samples)
	minimum = 0 (18 samples)
	maximum = 96.1667 (18 samples)
Injected packet rate average = 0.0423792 (18 samples)
	minimum = 0.0310005 (18 samples)
	maximum = 0.113152 (18 samples)
Accepted packet rate average = 0.0423792 (18 samples)
	minimum = 0.0310005 (18 samples)
	maximum = 0.113152 (18 samples)
Injected flit rate average = 0.0680045 (18 samples)
	minimum = 0.0392505 (18 samples)
	maximum = 0.157287 (18 samples)
Accepted flit rate average = 0.0680045 (18 samples)
	minimum = 0.0489842 (18 samples)
	maximum = 0.220426 (18 samples)
Injected packet size average = 1.60467 (18 samples)
Accepted packet size average = 1.60467 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 18 sec (918 sec)
gpgpu_simulation_rate = 31798 (inst/sec)
gpgpu_simulation_rate = 4738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2216
gpu_sim_insn = 1245371
gpu_ipc =     561.9905
gpu_tot_sim_cycle = 4574959
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.6528
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 939528
gpu_stall_icnt2sh    = 2945544
partiton_reqs_in_parallel = 48752
partiton_reqs_in_parallel_total    = 6695946
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.4743
partiton_reqs_in_parallel_util = 48752
partiton_reqs_in_parallel_util_total    = 6695946
gpu_sim_cycle_parition_util = 2216
gpu_tot_sim_cycle_parition_util    = 344971
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.4267
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.9669 GB/Sec
L2_BW_total  =      24.5556 GB/Sec
gpu_total_sim_rate=32868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295066
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1907, 1892, 1981, 2146, 2158, 1873, 2096, 2147, 2087, 2844, 2071, 1861, 2273, 2145, 1946, 2146, 1405, 1264, 1645, 1493, 1561, 1377, 1329, 1406, 1408, 1174, 1035, 1403, 1793, 1538, 1476, 1384, 1427, 1471, 1242, 1606, 1133, 1146, 1435, 1466, 1493, 1515, 1751, 1266, 1477, 1255, 1255, 1331, 1303, 1457, 1607, 1352, 1274, 1280, 1260, 1589, 1126, 1363, 1425, 1136, 1697, 1098, 1328, 1481, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3561165
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3511027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 45252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4023762	W0_Idle:1138982	W0_Scoreboard:7242118	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 627 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 4573898 
mrq_lat_table:15866 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	860767 	284036 	7574 	8580 	3716 	2672 	6635 	6312 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	210243 	51307 	381817 	226780 	116301 	144396 	18826 	5363 	6694 	3220 	2708 	6578 	6241 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	186638 	231462 	426986 	40241 	3722 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	267215 	30 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	280 	193 	133 	78 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.209677  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.851064  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.436364  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.510204  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.393443  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.000000  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22199/9039 = 2.455913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      38230     38891     43492     41567     45150     46249     38015     37671     23376     24316     33035     32909     26613     25449     29433     29102
dram[1]:      38929     42625     41325     41038     45669     41850     38192     36482     22343     23324     30880     33810     26449     25286     28195     30840
dram[2]:      40099     40920     41387     39091     44616     46413     37478     34861     22399     23767     31274     32087     26880     28459     30734     30937
dram[3]:      39351     40625     40836     40110     43478     44763     35827     34313     22063     20943     31235     33014     26004     25047     29802     29511
dram[4]:      37062     39029     39664     41918     44502     43621     36512     35682     22848     23341     32331     33468     24569     25473     28467     28437
dram[5]:      37279     36058     38512     41537     43147     42737     34771     34956     23267     22638     35016     34632     23253     24322     30669     30691
dram[6]:      38738     36788     40872     42086     43368     43558     34057     34994     21495     22838     34454     35496     26362     25283     29322     28854
dram[7]:      38577     37895     39583     40814     43462     44512     35482     34320     24264     22937     33680     35109     24983     25412     30105     30233
dram[8]:      38707     38474     42503     42798     43279     43873     36084     34096     22386     22541     34804     34099     37990     24708     32281     33253
dram[9]:      37311     38833     42056     42438     42559     43444     34380     35506     22807     24446     35211     36739     27257     26911     32394     32253
dram[10]:      38296     38160     43417     43580     44724     41564     35601     35503     22866     23318     31879     30997     26914     25565     30307     31530
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639460 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.02304
n_activity=38902 dram_eff=0.3841
bk0: 388a 644827i bk1: 384a 645198i bk2: 384a 644960i bk3: 384a 644536i bk4: 448a 645232i bk5: 448a 644879i bk6: 480a 644116i bk7: 480a 644071i bk8: 512a 644286i bk9: 512a 644063i bk10: 512a 643894i bk11: 512a 644265i bk12: 472a 644809i bk13: 472a 644370i bk14: 440a 644481i bk15: 440a 644257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0802616
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639481 n_act=811 n_pre=795 n_req=2013 n_rd=7256 n_write=199 bw_util=0.02299
n_activity=39234 dram_eff=0.38
bk0: 384a 644185i bk1: 384a 644240i bk2: 384a 644454i bk3: 384a 644437i bk4: 448a 644739i bk5: 448a 644570i bk6: 480a 644210i bk7: 480a 644146i bk8: 512a 644705i bk9: 512a 644094i bk10: 512a 643814i bk11: 512a 643236i bk12: 472a 644230i bk13: 472a 644067i bk14: 436a 644469i bk15: 436a 644036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.141521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639415 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02303
n_activity=39794 dram_eff=0.3753
bk0: 384a 644773i bk1: 384a 644841i bk2: 384a 644581i bk3: 384a 644782i bk4: 448a 645098i bk5: 448a 644817i bk6: 480a 644061i bk7: 480a 644162i bk8: 512a 644315i bk9: 512a 644296i bk10: 512a 644315i bk11: 512a 643639i bk12: 472a 644362i bk13: 472a 643963i bk14: 436a 644336i bk15: 436a 644174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.116634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639455 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02301
n_activity=38893 dram_eff=0.3838
bk0: 384a 644179i bk1: 384a 643973i bk2: 384a 644500i bk3: 384a 643843i bk4: 448a 644509i bk5: 448a 644769i bk6: 484a 644223i bk7: 484a 643723i bk8: 512a 643717i bk9: 512a 643688i bk10: 512a 643421i bk11: 512a 643221i bk12: 472a 643649i bk13: 472a 644060i bk14: 436a 644204i bk15: 436a 643767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.144631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639456 n_act=818 n_pre=802 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02302
n_activity=38952 dram_eff=0.3833
bk0: 384a 644118i bk1: 384a 643873i bk2: 384a 643716i bk3: 384a 643512i bk4: 448a 644193i bk5: 448a 644383i bk6: 484a 643386i bk7: 484a 644068i bk8: 512a 643938i bk9: 512a 643616i bk10: 512a 643665i bk11: 512a 643327i bk12: 472a 644297i bk13: 472a 643646i bk14: 440a 644181i bk15: 440a 643630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.145263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639426 n_act=830 n_pre=814 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02304
n_activity=40294 dram_eff=0.3709
bk0: 384a 644021i bk1: 384a 644089i bk2: 384a 644490i bk3: 384a 644167i bk4: 448a 644580i bk5: 448a 644622i bk6: 484a 643755i bk7: 484a 643944i bk8: 512a 643732i bk9: 512a 643744i bk10: 512a 643202i bk11: 512a 643076i bk12: 472a 644043i bk13: 472a 643712i bk14: 440a 644309i bk15: 440a 644020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639405 n_act=838 n_pre=822 n_req=2023 n_rd=7272 n_write=205 bw_util=0.02306
n_activity=39850 dram_eff=0.3753
bk0: 384a 644266i bk1: 384a 644238i bk2: 384a 644328i bk3: 384a 644459i bk4: 448a 644178i bk5: 448a 644820i bk6: 484a 643825i bk7: 484a 643869i bk8: 512a 644802i bk9: 512a 644110i bk10: 512a 644271i bk11: 512a 643630i bk12: 472a 644412i bk13: 472a 644215i bk14: 440a 644494i bk15: 440a 643774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.106089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639487 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.023
n_activity=38567 dram_eff=0.3867
bk0: 384a 644289i bk1: 384a 644173i bk2: 384a 644074i bk3: 384a 644211i bk4: 448a 643764i bk5: 448a 644322i bk6: 484a 643965i bk7: 484a 643705i bk8: 512a 643813i bk9: 512a 643789i bk10: 512a 643548i bk11: 512a 643568i bk12: 472a 644093i bk13: 472a 644470i bk14: 436a 643887i bk15: 436a 643956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.16757
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639468 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02304
n_activity=39467 dram_eff=0.3785
bk0: 384a 645093i bk1: 384a 644641i bk2: 384a 645033i bk3: 384a 644721i bk4: 448a 645198i bk5: 448a 645293i bk6: 484a 644208i bk7: 484a 644148i bk8: 512a 643910i bk9: 512a 643740i bk10: 512a 644170i bk11: 512a 644285i bk12: 476a 644274i bk13: 472a 644159i bk14: 436a 644405i bk15: 436a 644307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0942221
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639463 n_act=812 n_pre=796 n_req=2029 n_rd=7256 n_write=215 bw_util=0.02304
n_activity=39261 dram_eff=0.3806
bk0: 384a 644273i bk1: 384a 644602i bk2: 384a 644030i bk3: 384a 644381i bk4: 448a 644711i bk5: 448a 644823i bk6: 484a 644362i bk7: 484a 644256i bk8: 512a 644316i bk9: 512a 643889i bk10: 512a 643795i bk11: 512a 643245i bk12: 468a 644610i bk13: 468a 644503i bk14: 436a 644677i bk15: 436a 644415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.101667
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648542 n_nop=639415 n_act=843 n_pre=827 n_req=2015 n_rd=7256 n_write=201 bw_util=0.023
n_activity=40587 dram_eff=0.3675
bk0: 384a 644597i bk1: 384a 644437i bk2: 384a 644491i bk3: 384a 644810i bk4: 448a 645027i bk5: 448a 644540i bk6: 484a 644220i bk7: 484a 644285i bk8: 512a 643903i bk9: 512a 643904i bk10: 512a 643720i bk11: 512a 643635i bk12: 468a 644181i bk13: 468a 644743i bk14: 436a 644742i bk15: 436a 644173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.117681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53795, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 53224, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53435, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 53158, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 61986, Miss = 909, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.38221
	minimum = 6
	maximum = 19
Network latency average = 7.37885
	minimum = 6
	maximum = 18
Slowest packet = 2366446
Flit latency average = 6.99343
	minimum = 6
	maximum = 17
Slowest flit = 4072582
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018781
	minimum = 0.014447 (at node 4)
	maximum = 0.0225734 (at node 38)
Accepted packet rate average = 0.018781
	minimum = 0.014447 (at node 4)
	maximum = 0.0225734 (at node 38)
Injected flit rate average = 0.0281716
	minimum = 0.014447 (at node 4)
	maximum = 0.044921 (at node 38)
Accepted flit rate average= 0.0281716
	minimum = 0.0207675 (at node 29)
	maximum = 0.0390519 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.9893 (19 samples)
	minimum = 6 (19 samples)
	maximum = 341.842 (19 samples)
Network latency average = 21.7695 (19 samples)
	minimum = 6 (19 samples)
	maximum = 252.105 (19 samples)
Flit latency average = 22.5382 (19 samples)
	minimum = 6 (19 samples)
	maximum = 251.474 (19 samples)
Fragmentation average = 0.00754605 (19 samples)
	minimum = 0 (19 samples)
	maximum = 91.1053 (19 samples)
Injected packet rate average = 0.0411372 (19 samples)
	minimum = 0.0301292 (19 samples)
	maximum = 0.108384 (19 samples)
Accepted packet rate average = 0.0411372 (19 samples)
	minimum = 0.0301292 (19 samples)
	maximum = 0.108384 (19 samples)
Injected flit rate average = 0.065908 (19 samples)
	minimum = 0.0379451 (19 samples)
	maximum = 0.151373 (19 samples)
Accepted flit rate average = 0.065908 (19 samples)
	minimum = 0.0474991 (19 samples)
	maximum = 0.21088 (19 samples)
Injected packet size average = 1.60215 (19 samples)
Accepted packet size average = 1.60215 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 26 sec (926 sec)
gpgpu_simulation_rate = 32868 (inst/sec)
gpgpu_simulation_rate = 4940 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 971
gpu_sim_insn = 1114112
gpu_ipc =    1147.3862
gpu_tot_sim_cycle = 4798080
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.5756
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 939528
gpu_stall_icnt2sh    = 2945554
partiton_reqs_in_parallel = 21362
partiton_reqs_in_parallel_total    = 6744698
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.4102
partiton_reqs_in_parallel_util = 21362
partiton_reqs_in_parallel_util_total    = 6744698
gpu_sim_cycle_parition_util = 971
gpu_tot_sim_cycle_parition_util    = 347187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.4339
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.9152 GB/Sec
L2_BW_total  =      23.4542 GB/Sec
gpu_total_sim_rate=33852

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15920
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315546
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1949, 1934, 2023, 2188, 2200, 1915, 2138, 2189, 2129, 2886, 2113, 1903, 2315, 2187, 1988, 2188, 1426, 1285, 1666, 1514, 1582, 1398, 1350, 1427, 1429, 1195, 1056, 1424, 1814, 1559, 1497, 1405, 1448, 1492, 1263, 1627, 1154, 1167, 1456, 1487, 1514, 1536, 1772, 1287, 1498, 1276, 1276, 1352, 1324, 1478, 1628, 1373, 1295, 1301, 1281, 1610, 1147, 1384, 1446, 1157, 1718, 1119, 1349, 1502, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3561165
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3511027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 45252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4028112	W0_Idle:1142153	W0_Scoreboard:7253563	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 779 
maxdqlatency = 0 
maxmflatency = 74850 
averagemflatency = 627 
max_icnt2mem_latency = 74686 
max_icnt2sh_latency = 4573898 
mrq_lat_table:15866 	291 	418 	1302 	869 	1025 	1188 	872 	330 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	862815 	284036 	7574 	8580 	3716 	2672 	6635 	6312 	4336 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	212193 	51405 	381817 	226780 	116301 	144396 	18826 	5363 	6694 	3220 	2708 	6578 	6241 	4327 	426 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	188347 	231800 	426987 	40241 	3722 	702 	3 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	27728 	267215 	30 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	282 	193 	133 	78 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        17        12        22        20        14        22        20        14        10        14        14 
dram[1]:        16        16        17        16        13        11        10        11        13        24        14        16        14        22        14        14 
dram[2]:        16        16        16        16        18        10        17        19        12        20        11         9        16        18        14        17 
dram[3]:        16        16        16        17        12        11        14        14        13        19        10        17        12        12        14        14 
dram[4]:        16        16        17        16         9        22        12        11        13        24        16        15        15        12        14        15 
dram[5]:        16        17        17        17        18        17         8        12        16        14        15        12        18        16        16        12 
dram[6]:        17        16        16        16        16        13        22        12        16        18        19        12        12        10        15        16 
dram[7]:        16        16        17        16        10        12        15        12        16        18        14        12        23        10        16        15 
dram[8]:        16        16        16        16        13        11        15        16         8        14        14        13        14        14        16        16 
dram[9]:        16        16        16        16        19         8        14        14        16        21        15        19        21        16        15        16 
dram[10]:        16        16        16        16        11        12        15        12        16        20        17        15        14        14        16        15 
maximum service time to same row:
dram[0]:     22583     15606     16733     17530     19375     19827     23027     19759     20279     49456     16590     19353     20947     27383     23748     15170 
dram[1]:     16130     14245     16651     12562     20268     24733     20989     21675     16296     20010     21654     19464     13956     20661     18720     21986 
dram[2]:     16478     12449     12363     17054     26013     36586     19738     21452     16381     19124     17799     12612     27815     14682     25026     23406 
dram[3]:     14418     16390     21138     22119     20135     18612     18264     15032     27450     15858     16301     17817     24376     19143     21924     20969 
dram[4]:     26383     17282     12577     24601     16193     20205     15080     16761     15059     18826     15245     18729     22912     19794     20016     13230 
dram[5]:     11417     17398     12798     15294     26084     15023     15267     34659     17109     16896     15396     24397     14731     18932     19778     17870 
dram[6]:     20624     19189     19841     16205     22915     20811     27245     16885     20876     20502     22588     16286     21679     20107     13969     14890 
dram[7]:     12790     38613     19811     18393     28111     23955     22365     19768     15275     23882     12798     18807     19196     17598     16015     26456 
dram[8]:     11644     14608     24096     17052     26452     21808     20691     16776     31184     23745     13715     20058     15134     27483     25631     20580 
dram[9]:     21282     16095     21628     17806     25134     22108     17357     27583     20019     21970     25113     21541     15417     21223     20532     20922 
dram[10]:     20535     16536     11038     11640     20202     21478     25324     15970     20352     17427     26587     21557     30052     21255     18317     17291 
average row accesses per activate:
dram[0]:  2.108696  2.285714  2.086957  2.285714  2.666667  2.687500  2.301587  2.283333  3.020833  2.666667  3.041667  2.880000  2.481482  2.161290  2.480000  2.470588 
dram[1]:  2.000000  2.341463  2.425000  1.959184  2.560000  2.632653  2.209677  2.545455  2.788461  2.666667  2.703704  2.666667  2.528302  2.528302  2.500000  2.595745 
dram[2]:  2.285714  2.400000  2.181818  2.232558  2.666667  2.461539  2.295082  2.338462  2.322581  2.735849  2.281250  2.149254  2.791667  2.350877  2.673913  2.673913 
dram[3]:  2.181818  2.285714  2.400000  2.204545  2.708333  2.666667  2.322034  2.553571  2.250000  2.589286  2.571429  2.900000  2.734694  2.436364  2.236364  2.277778 
dram[4]:  2.133333  2.232558  2.020833  2.232558  2.632653  3.200000  2.174603  2.174603  2.400000  2.735849  2.685185  2.636364  2.596154  2.851064  2.510204  2.314815 
dram[5]:  2.232558  2.365854  2.425000  2.204545  2.415094  2.744681  2.138462  2.389831  2.769231  2.571429  2.625000  2.285714  2.288136  2.436364  2.510204  2.562500 
dram[6]:  2.487180  1.959184  2.133333  2.461539  2.568627  2.931818  2.200000  2.333333  2.636364  2.338710  2.457627  2.377049  2.436364  2.647059  2.510204  2.277778 
dram[7]:  2.086957  2.526316  2.108696  2.594594  2.560000  2.560000  2.464286  2.090909  2.482759  2.788461  2.666667  2.618182  2.428571  2.791667  2.733333  2.440000 
dram[8]:  2.461539  2.086957  2.285714  2.181818  2.744681  2.529412  2.438596  2.156250  2.571429  2.543860  2.823529  3.085106  2.600000  2.700000  2.259259  2.440000 
dram[9]:  2.086957  2.400000  2.000000  2.285714  2.954545  2.263158  2.416667  2.672727  2.823529  2.654546  2.517241  2.393443  2.436364  2.660000  2.365385  3.210526 
dram[10]:  1.920000  2.181818  2.000000  2.133333  2.612245  2.333333  2.274194  2.174603  2.543860  3.000000  2.636364  2.703704  2.233333  2.180328  2.928571  2.541667 
average row locality = 22199/9039 = 2.455913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        17        25        17        17        16        18        16        16        16        14        16 
dram[1]:         0         0         1         0        16        17        17        20        17        16        18        16        16        16        16        13 
dram[2]:         0         0         0         0        16        16        20        32        16        17        18        16        16        16        14        14 
dram[3]:         0         0         0         1        18        16        16        22        16        17        16        17        16        16        14        14 
dram[4]:         0         0         1         0        17        16        16        16        16        17        17        17        17        16        13        15 
dram[5]:         0         1         1         1        16        17        18        20        16        16        19        16        17        16        13        13 
dram[6]:         1         0         0         0        19        17        22        19        17        17        17        17        16        17        13        13 
dram[7]:         0         0         1         0        16        16        17        17        16        17        16        16        18        16        14        13 
dram[8]:         0         0         0         0        17        17        18        17        16        17        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        17        24        26        16        18        18        18        17        16        14        13 
dram[10]:         0         0         0         0        16        21        20        16        17        16        17        18        17        16        14        13 
total reads: 2223
min_bank_accesses = 0!
chip skew: 215/193 = 1.11
average mf latency per bank:
dram[0]:      38269     38930     43580     41656     45150     46249     38015     37671     23376     24316     33035     32909     26613     25449     29433     29102
dram[1]:      38968     42664     41412     41125     45669     41850     38192     36482     22343     23324     30880     33810     26449     25286     28195     30840
dram[2]:      40138     40959     41475     39179     44616     46413     37478     34861     22399     23767     31274     32087     26880     28459     30734     30937
dram[3]:      39390     40664     40924     40197     43478     44763     35827     34313     22063     20943     31235     33014     26004     25047     29802     29511
dram[4]:      37101     39068     39752     42006     44502     43621     36512     35682     22848     23341     32331     33468     24569     25473     28467     28437
dram[5]:      37318     36096     38599     41625     43147     42737     34771     34956     23267     22638     35016     34632     23253     24322     30669     30691
dram[6]:      38776     36827     40960     42174     43368     43558     34057     34994     21495     22838     34454     35496     26362     25283     29322     28854
dram[7]:      38616     37935     39670     40902     43462     44512     35482     34320     24264     22937     33680     35109     24983     25412     30105     30233
dram[8]:      38752     38518     42591     42886     43279     43873     36084     34096     22386     22541     34804     34099     37990     24708     32281     33253
dram[9]:      37356     38878     42145     42526     42559     43444     34380     35506     22807     24446     35211     36739     27257     26911     32394     32253
dram[10]:      38341     38204     43505     43668     44724     41564     35601     35503     22866     23318     31879     30997     26914     25565     30307     31530
maximum mf latency per bank:
dram[0]:      69369     69370     72972     73035     65836     65829     70139     70141     69458     69512     68614     68721     69661     67903     71106     71101
dram[1]:      69563     69596     72991     73096     65792     69730     69900     70200     56127     56001     68652     68774     67679     67806     70938     70892
dram[2]:      69635     69597     73021     72992     69865     69987     70235     70237     56129     67534     68739     68931     67758     67852     70937     70877
dram[3]:      69749     69716     73046     73084     69976     69995     70212     70361     54624     54562     68932     69096     67693     62459     70877     70864
dram[4]:      69711     66588     73049     73145     69922     61353     70394     70143     69601     69644     68940     70523     62199     60414     70932     71034
dram[5]:      66568     66630     72775     72777     62066     64173     66292     66353     69654     69635     70413     68866     62484     62299     70921     71009
dram[6]:      69841     69843     72756     72987     64335     64239     66260     70121     69662     69675     69089     69049     67693     67826     71089     71070
dram[7]:      69845     66615     73017     73037     68936     55458     70123     70240     69670     68825     68910     68901     67756     67718     70763     69581
dram[8]:      66665     66568     73017     73020     55236     55316     70257     70266     68948     68776     68901     68941     67740     67755     70863     70813
dram[9]:      66570     69413     73033     72987     55225     55447     70174     70273     69365     69535     68929     68975     67812     67784     70897     74850
dram[10]:      69387     69430     73065     73055     65790     65778     70339     70298     69458     69689     68636     68758     69557     62130     71062     70927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641262 n_act=813 n_pre=797 n_req=2021 n_rd=7268 n_write=204 bw_util=0.02298
n_activity=38902 dram_eff=0.3841
bk0: 388a 646629i bk1: 384a 647000i bk2: 384a 646762i bk3: 384a 646338i bk4: 448a 647034i bk5: 448a 646681i bk6: 480a 645918i bk7: 480a 645873i bk8: 512a 646088i bk9: 512a 645865i bk10: 512a 645696i bk11: 512a 646067i bk12: 472a 646611i bk13: 472a 646172i bk14: 440a 646283i bk15: 440a 646059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0800392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641283 n_act=811 n_pre=795 n_req=2013 n_rd=7256 n_write=199 bw_util=0.02293
n_activity=39234 dram_eff=0.38
bk0: 384a 645987i bk1: 384a 646042i bk2: 384a 646256i bk3: 384a 646239i bk4: 448a 646541i bk5: 448a 646372i bk6: 480a 646012i bk7: 480a 645948i bk8: 512a 646507i bk9: 512a 645896i bk10: 512a 645616i bk11: 512a 645038i bk12: 472a 646032i bk13: 472a 645869i bk14: 436a 646271i bk15: 436a 645838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.141128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641217 n_act=838 n_pre=822 n_req=2025 n_rd=7256 n_write=211 bw_util=0.02296
n_activity=39794 dram_eff=0.3753
bk0: 384a 646575i bk1: 384a 646643i bk2: 384a 646383i bk3: 384a 646584i bk4: 448a 646900i bk5: 448a 646619i bk6: 480a 645863i bk7: 480a 645964i bk8: 512a 646117i bk9: 512a 646098i bk10: 512a 646117i bk11: 512a 645441i bk12: 472a 646164i bk13: 472a 645765i bk14: 436a 646138i bk15: 436a 645976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.116311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641257 n_act=820 n_pre=804 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02295
n_activity=38893 dram_eff=0.3838
bk0: 384a 645981i bk1: 384a 645775i bk2: 384a 646302i bk3: 384a 645645i bk4: 448a 646311i bk5: 448a 646571i bk6: 484a 646025i bk7: 484a 645525i bk8: 512a 645519i bk9: 512a 645490i bk10: 512a 645223i bk11: 512a 645023i bk12: 472a 645451i bk13: 472a 645862i bk14: 436a 646006i bk15: 436a 645569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.14423
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641258 n_act=818 n_pre=802 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02296
n_activity=38952 dram_eff=0.3833
bk0: 384a 645920i bk1: 384a 645675i bk2: 384a 645518i bk3: 384a 645314i bk4: 448a 645995i bk5: 448a 646185i bk6: 484a 645188i bk7: 484a 645870i bk8: 512a 645740i bk9: 512a 645418i bk10: 512a 645467i bk11: 512a 645129i bk12: 472a 646099i bk13: 472a 645448i bk14: 440a 645983i bk15: 440a 645432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.14486
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641228 n_act=830 n_pre=814 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02298
n_activity=40294 dram_eff=0.3709
bk0: 384a 645823i bk1: 384a 645891i bk2: 384a 646292i bk3: 384a 645969i bk4: 448a 646382i bk5: 448a 646424i bk6: 484a 645557i bk7: 484a 645746i bk8: 512a 645534i bk9: 512a 645546i bk10: 512a 645004i bk11: 512a 644878i bk12: 472a 645845i bk13: 472a 645514i bk14: 440a 646111i bk15: 440a 645822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155236
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641207 n_act=838 n_pre=822 n_req=2023 n_rd=7272 n_write=205 bw_util=0.02299
n_activity=39850 dram_eff=0.3753
bk0: 384a 646068i bk1: 384a 646040i bk2: 384a 646130i bk3: 384a 646261i bk4: 448a 645980i bk5: 448a 646622i bk6: 484a 645627i bk7: 484a 645671i bk8: 512a 646604i bk9: 512a 645912i bk10: 512a 646073i bk11: 512a 645432i bk12: 472a 646214i bk13: 472a 646017i bk14: 440a 646296i bk15: 440a 645576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.105795
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641289 n_act=807 n_pre=791 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02293
n_activity=38567 dram_eff=0.3867
bk0: 384a 646091i bk1: 384a 645975i bk2: 384a 645876i bk3: 384a 646013i bk4: 448a 645566i bk5: 448a 646124i bk6: 484a 645767i bk7: 484a 645507i bk8: 512a 645615i bk9: 512a 645591i bk10: 512a 645350i bk11: 512a 645370i bk12: 472a 645895i bk13: 472a 646272i bk14: 436a 645689i bk15: 436a 645758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.167105
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641270 n_act=810 n_pre=794 n_req=2019 n_rd=7268 n_write=202 bw_util=0.02297
n_activity=39467 dram_eff=0.3785
bk0: 384a 646895i bk1: 384a 646443i bk2: 384a 646835i bk3: 384a 646523i bk4: 448a 647000i bk5: 448a 647095i bk6: 484a 646010i bk7: 484a 645950i bk8: 512a 645712i bk9: 512a 645542i bk10: 512a 645972i bk11: 512a 646087i bk12: 476a 646076i bk13: 472a 645961i bk14: 436a 646207i bk15: 436a 646109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.093961
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641265 n_act=812 n_pre=796 n_req=2029 n_rd=7256 n_write=215 bw_util=0.02298
n_activity=39261 dram_eff=0.3806
bk0: 384a 646075i bk1: 384a 646404i bk2: 384a 645832i bk3: 384a 646183i bk4: 448a 646513i bk5: 448a 646625i bk6: 484a 646164i bk7: 484a 646058i bk8: 512a 646118i bk9: 512a 645691i bk10: 512a 645597i bk11: 512a 645047i bk12: 468a 646412i bk13: 468a 646305i bk14: 436a 646479i bk15: 436a 646217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.101385
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650344 n_nop=641217 n_act=843 n_pre=827 n_req=2015 n_rd=7256 n_write=201 bw_util=0.02293
n_activity=40587 dram_eff=0.3675
bk0: 384a 646399i bk1: 384a 646239i bk2: 384a 646293i bk3: 384a 646612i bk4: 448a 646829i bk5: 448a 646342i bk6: 484a 646022i bk7: 484a 646087i bk8: 512a 645705i bk9: 512a 645706i bk10: 512a 645522i bk11: 512a 645437i bk12: 468a 645983i bk13: 468a 646545i bk14: 436a 646544i bk15: 436a 645975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.117355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53887, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[8]: Access = 53316, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53527, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 53250, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[12]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[14]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62082, Miss = 909, Miss_rate = 0.015, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[19]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79395
	minimum = 6
	maximum = 31
Network latency average = 8.66943
	minimum = 6
	maximum = 25
Slowest packet = 2371391
Flit latency average = 8.38932
	minimum = 6
	maximum = 24
Slowest flit = 4077333
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422268
	minimum = 0.0329897 (at node 4)
	maximum = 0.0494845 (at node 44)
Accepted packet rate average = 0.0422268
	minimum = 0.0329897 (at node 4)
	maximum = 0.0494845 (at node 44)
Injected flit rate average = 0.0633402
	minimum = 0.0329897 (at node 4)
	maximum = 0.0989691 (at node 44)
Accepted flit rate average= 0.0633402
	minimum = 0.0474227 (at node 28)
	maximum = 0.0824742 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6295 (20 samples)
	minimum = 6 (20 samples)
	maximum = 326.3 (20 samples)
Network latency average = 21.1145 (20 samples)
	minimum = 6 (20 samples)
	maximum = 240.75 (20 samples)
Flit latency average = 21.8308 (20 samples)
	minimum = 6 (20 samples)
	maximum = 240.1 (20 samples)
Fragmentation average = 0.00716874 (20 samples)
	minimum = 0 (20 samples)
	maximum = 86.55 (20 samples)
Injected packet rate average = 0.0411916 (20 samples)
	minimum = 0.0302722 (20 samples)
	maximum = 0.105439 (20 samples)
Accepted packet rate average = 0.0411916 (20 samples)
	minimum = 0.0302722 (20 samples)
	maximum = 0.105439 (20 samples)
Injected flit rate average = 0.0657796 (20 samples)
	minimum = 0.0376973 (20 samples)
	maximum = 0.148753 (20 samples)
Accepted flit rate average = 0.0657796 (20 samples)
	minimum = 0.0474953 (20 samples)
	maximum = 0.20446 (20 samples)
Injected packet size average = 1.59692 (20 samples)
Accepted packet size average = 1.59692 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 32 sec (932 sec)
gpgpu_simulation_rate = 33852 (inst/sec)
gpgpu_simulation_rate = 5148 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 41307 Tlb_hit: 39459 Tlb_miss: 1848 Tlb_hit_rate: 0.955262
Shader1: Tlb_access: 40817 Tlb_hit: 39000 Tlb_miss: 1817 Tlb_hit_rate: 0.955484
Shader2: Tlb_access: 44258 Tlb_hit: 42132 Tlb_miss: 2126 Tlb_hit_rate: 0.951963
Shader3: Tlb_access: 46722 Tlb_hit: 44714 Tlb_miss: 2008 Tlb_hit_rate: 0.957022
Shader4: Tlb_access: 40537 Tlb_hit: 38704 Tlb_miss: 1833 Tlb_hit_rate: 0.954782
Shader5: Tlb_access: 43520 Tlb_hit: 41521 Tlb_miss: 1999 Tlb_hit_rate: 0.954067
Shader6: Tlb_access: 39971 Tlb_hit: 38025 Tlb_miss: 1946 Tlb_hit_rate: 0.951315
Shader7: Tlb_access: 38591 Tlb_hit: 36785 Tlb_miss: 1806 Tlb_hit_rate: 0.953202
Shader8: Tlb_access: 42573 Tlb_hit: 40635 Tlb_miss: 1938 Tlb_hit_rate: 0.954478
Shader9: Tlb_access: 42288 Tlb_hit: 40229 Tlb_miss: 2059 Tlb_hit_rate: 0.951310
Shader10: Tlb_access: 44979 Tlb_hit: 42993 Tlb_miss: 1986 Tlb_hit_rate: 0.955846
Shader11: Tlb_access: 41305 Tlb_hit: 39293 Tlb_miss: 2012 Tlb_hit_rate: 0.951289
Shader12: Tlb_access: 38557 Tlb_hit: 36748 Tlb_miss: 1809 Tlb_hit_rate: 0.953082
Shader13: Tlb_access: 44484 Tlb_hit: 42460 Tlb_miss: 2024 Tlb_hit_rate: 0.954500
Shader14: Tlb_access: 41343 Tlb_hit: 39488 Tlb_miss: 1855 Tlb_hit_rate: 0.955131
Shader15: Tlb_access: 45773 Tlb_hit: 43719 Tlb_miss: 2054 Tlb_hit_rate: 0.955126
Shader16: Tlb_access: 43624 Tlb_hit: 41577 Tlb_miss: 2047 Tlb_hit_rate: 0.953076
Shader17: Tlb_access: 37320 Tlb_hit: 35539 Tlb_miss: 1781 Tlb_hit_rate: 0.952278
Shader18: Tlb_access: 39242 Tlb_hit: 37408 Tlb_miss: 1834 Tlb_hit_rate: 0.953264
Shader19: Tlb_access: 47590 Tlb_hit: 45539 Tlb_miss: 2051 Tlb_hit_rate: 0.956903
Shader20: Tlb_access: 38150 Tlb_hit: 36407 Tlb_miss: 1743 Tlb_hit_rate: 0.954312
Shader21: Tlb_access: 43932 Tlb_hit: 41911 Tlb_miss: 2021 Tlb_hit_rate: 0.953997
Shader22: Tlb_access: 38650 Tlb_hit: 36745 Tlb_miss: 1905 Tlb_hit_rate: 0.950711
Shader23: Tlb_access: 39775 Tlb_hit: 37863 Tlb_miss: 1912 Tlb_hit_rate: 0.951930
Shader24: Tlb_access: 42925 Tlb_hit: 41089 Tlb_miss: 1836 Tlb_hit_rate: 0.957228
Shader25: Tlb_access: 44986 Tlb_hit: 43017 Tlb_miss: 1969 Tlb_hit_rate: 0.956231
Shader26: Tlb_access: 43471 Tlb_hit: 41614 Tlb_miss: 1857 Tlb_hit_rate: 0.957282
Shader27: Tlb_access: 42037 Tlb_hit: 40096 Tlb_miss: 1941 Tlb_hit_rate: 0.953826
Tlb_tot_access: 1178727 Tlb_tot_hit: 1124710, Tlb_tot_miss: 54017, Tlb_tot_hit_rate: 0.954173
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 245 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader1: Tlb_validate: 248 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader2: Tlb_validate: 251 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader3: Tlb_validate: 244 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader4: Tlb_validate: 243 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader5: Tlb_validate: 251 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader6: Tlb_validate: 245 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader7: Tlb_validate: 239 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader8: Tlb_validate: 244 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader9: Tlb_validate: 259 Tlb_invalidate: 185 Tlb_evict: 0 Tlb_page_evict: 185
Shader10: Tlb_validate: 250 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader11: Tlb_validate: 250 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader12: Tlb_validate: 236 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader13: Tlb_validate: 249 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader14: Tlb_validate: 248 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader15: Tlb_validate: 263 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader16: Tlb_validate: 252 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader17: Tlb_validate: 239 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader18: Tlb_validate: 247 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader19: Tlb_validate: 247 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader20: Tlb_validate: 237 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader21: Tlb_validate: 247 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader22: Tlb_validate: 245 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader23: Tlb_validate: 243 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader24: Tlb_validate: 241 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader25: Tlb_validate: 249 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader26: Tlb_validate: 243 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader27: Tlb_validate: 237 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Tlb_tot_valiate: 6892 Tlb_invalidate: 4882, Tlb_tot_evict: 0, Tlb_tot_evict page: 4882
========================================TLB statistics(threshing)==============================
Shader0: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525135 Treshed: 1 | Page: 525302 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 22
Shader1: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525135 Treshed: 1 | Page: 525221 Treshed: 1 | Page: 525222 Treshed: 1 | Page: 525304 Treshed: 1 | Page: 525306 Treshed: 1 | Page: 525421 Treshed: 1 | Page: 525422 Treshed: 1 | Page: 525423 Treshed: 1 | Page: 525424 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 31
Shader2: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525406 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 21
Shader3: Page: 524993 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525058 Treshed: 1 | Page: 525311 Treshed: 1 | Page: 525319 Treshed: 1 | Page: 525415 Treshed: 1 | Page: 525416 Treshed: 1 | Page: 525417 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 27
Shader4: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525229 Treshed: 1 | Page: 525230 Treshed: 1 | Page: 525314 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 23
Shader5: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525233 Treshed: 1 | Page: 525234 Treshed: 1 | Page: 525316 Treshed: 1 | Page: 525317 Treshed: 1 | Page: 525419 Treshed: 1 | Page: 525420 Treshed: 1 | Page: 525421 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 29
Shader6: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525320 Treshed: 1 | Page: 525321 Treshed: 1 | Page: 525412 Treshed: 1 | Page: 525592 Treshed: 1 | Total 22
Shader7: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525154 Treshed: 1 | Page: 525155 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 22
Shader8: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525159 Treshed: 1 | Page: 525241 Treshed: 1 | Page: 525242 Treshed: 1 | Page: 525325 Treshed: 1 | Page: 525328 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525592 Treshed: 1 | Total 25
Shader9: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525076 Treshed: 1 | Page: 525412 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 24
Shader10: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525164 Treshed: 1 | Page: 525332 Treshed: 1 | Page: 525334 Treshed: 1 | Page: 525385 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 24
Shader11: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525251 Treshed: 1 | Page: 525336 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 22
Shader12: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525254 Treshed: 1 | Page: 525337 Treshed: 1 | Page: 525338 Treshed: 1 | Page: 525592 Treshed: 1 | Total 22
Shader13: Page: 524985 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525341 Treshed: 1 | Page: 525392 Treshed: 1 | Page: 525393 Treshed: 1 | Page: 525592 Treshed: 1 | Total 25
Shader14: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525176 Treshed: 1 | Page: 525344 Treshed: 1 | Page: 525345 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 23
Shader15: Page: 524983 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525179 Treshed: 1 | Page: 525347 Treshed: 1 | Page: 525348 Treshed: 1 | Page: 525385 Treshed: 1 | Page: 525386 Treshed: 1 | Page: 525387 Treshed: 1 | Page: 525388 Treshed: 1 | Page: 525421 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 29
Shader16: Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525266 Treshed: 1 | Page: 525350 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 22
Shader17: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525102 Treshed: 1 | Page: 525353 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 24
Shader18: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525104 Treshed: 1 | Page: 525271 Treshed: 1 | Page: 525272 Treshed: 1 | Page: 525273 Treshed: 1 | Page: 525274 Treshed: 1 | Page: 525356 Treshed: 1 | Page: 525364 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 28
Shader19: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525106 Treshed: 1 | Page: 525191 Treshed: 1 | Page: 525192 Treshed: 1 | Page: 525274 Treshed: 1 | Page: 525276 Treshed: 1 | Page: 525359 Treshed: 1 | Page: 525360 Treshed: 1 | Page: 525592 Treshed: 1 | Total 26
Shader20: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525109 Treshed: 1 | Page: 525110 Treshed: 1 | Page: 525278 Treshed: 1 | Page: 525361 Treshed: 1 | Page: 525362 Treshed: 1 | Page: 525363 Treshed: 1 | Page: 525592 Treshed: 1 | Total 25
Shader21: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525283 Treshed: 1 | Page: 525364 Treshed: 1 | Page: 525365 Treshed: 1 | Page: 525366 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 26
Shader22: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525117 Treshed: 1 | Page: 525199 Treshed: 1 | Page: 525200 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 23
Shader23: Page: 524998 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525203 Treshed: 1 | Page: 525370 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 22
Shader24: Page: 524991 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525375 Treshed: 1 | Page: 525410 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 23
Shader25: Page: 524995 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525209 Treshed: 1 | Page: 525210 Treshed: 1 | Page: 525293 Treshed: 1 | Page: 525423 Treshed: 1 | Page: 525592 Treshed: 1 | Total 26
Shader26: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525296 Treshed: 1 | Page: 525380 Treshed: 1 | Page: 525381 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 23
Shader27: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525046 Treshed: 1 | Page: 525298 Treshed: 1 | Page: 525299 Treshed: 1 | Page: 525573 Treshed: 1 | Page: 525592 Treshed: 1 | Total 23
Tlb_tot_thresh: 682
========================================Page fault statistics==============================
Shader0: Page_table_access:1848 Page_hit: 1216 Page_miss: 632 Page_hit_rate: 0.658009 Page_fault: 27 Page_pending: 605
Shader1: Page_table_access:1817 Page_hit: 1287 Page_miss: 530 Page_hit_rate: 0.708310 Page_fault: 35 Page_pending: 495
Shader2: Page_table_access:2126 Page_hit: 1572 Page_miss: 554 Page_hit_rate: 0.739417 Page_fault: 24 Page_pending: 530
Shader3: Page_table_access:2008 Page_hit: 1391 Page_miss: 617 Page_hit_rate: 0.692729 Page_fault: 25 Page_pending: 592
Shader4: Page_table_access:1833 Page_hit: 1291 Page_miss: 542 Page_hit_rate: 0.704310 Page_fault: 20 Page_pending: 522
Shader5: Page_table_access:1999 Page_hit: 1435 Page_miss: 564 Page_hit_rate: 0.717859 Page_fault: 28 Page_pending: 536
Shader6: Page_table_access:1946 Page_hit: 1283 Page_miss: 663 Page_hit_rate: 0.659301 Page_fault: 37 Page_pending: 626
Shader7: Page_table_access:1806 Page_hit: 1084 Page_miss: 722 Page_hit_rate: 0.600221 Page_fault: 30 Page_pending: 692
Shader8: Page_table_access:1938 Page_hit: 1226 Page_miss: 712 Page_hit_rate: 0.632611 Page_fault: 34 Page_pending: 678
Shader9: Page_table_access:2059 Page_hit: 1309 Page_miss: 750 Page_hit_rate: 0.635746 Page_fault: 36 Page_pending: 714
Shader10: Page_table_access:1986 Page_hit: 1353 Page_miss: 633 Page_hit_rate: 0.681269 Page_fault: 30 Page_pending: 603
Shader11: Page_table_access:2012 Page_hit: 1313 Page_miss: 699 Page_hit_rate: 0.652584 Page_fault: 28 Page_pending: 671
Shader12: Page_table_access:1809 Page_hit: 1102 Page_miss: 707 Page_hit_rate: 0.609176 Page_fault: 30 Page_pending: 677
Shader13: Page_table_access:2024 Page_hit: 1410 Page_miss: 614 Page_hit_rate: 0.696640 Page_fault: 30 Page_pending: 584
Shader14: Page_table_access:1855 Page_hit: 1164 Page_miss: 691 Page_hit_rate: 0.627493 Page_fault: 32 Page_pending: 659
Shader15: Page_table_access:2054 Page_hit: 1296 Page_miss: 758 Page_hit_rate: 0.630964 Page_fault: 30 Page_pending: 728
Shader16: Page_table_access:2047 Page_hit: 1290 Page_miss: 757 Page_hit_rate: 0.630191 Page_fault: 36 Page_pending: 721
Shader17: Page_table_access:1781 Page_hit: 1183 Page_miss: 598 Page_hit_rate: 0.664234 Page_fault: 22 Page_pending: 576
Shader18: Page_table_access:1834 Page_hit: 1321 Page_miss: 513 Page_hit_rate: 0.720284 Page_fault: 18 Page_pending: 495
Shader19: Page_table_access:2051 Page_hit: 1319 Page_miss: 732 Page_hit_rate: 0.643101 Page_fault: 29 Page_pending: 703
Shader20: Page_table_access:1743 Page_hit: 1041 Page_miss: 702 Page_hit_rate: 0.597246 Page_fault: 27 Page_pending: 675
Shader21: Page_table_access:2021 Page_hit: 1424 Page_miss: 597 Page_hit_rate: 0.704602 Page_fault: 26 Page_pending: 571
Shader22: Page_table_access:1905 Page_hit: 1310 Page_miss: 595 Page_hit_rate: 0.687664 Page_fault: 35 Page_pending: 560
Shader23: Page_table_access:1913 Page_hit: 1323 Page_miss: 590 Page_hit_rate: 0.691584 Page_fault: 30 Page_pending: 559
Shader24: Page_table_access:1836 Page_hit: 1177 Page_miss: 659 Page_hit_rate: 0.641068 Page_fault: 31 Page_pending: 628
Shader25: Page_table_access:1969 Page_hit: 1205 Page_miss: 764 Page_hit_rate: 0.611986 Page_fault: 27 Page_pending: 737
Shader26: Page_table_access:1857 Page_hit: 1232 Page_miss: 625 Page_hit_rate: 0.663436 Page_fault: 25 Page_pending: 600
Shader27: Page_table_access:1941 Page_hit: 1328 Page_miss: 613 Page_hit_rate: 0.684183 Page_fault: 23 Page_pending: 590
Page_talbe_tot_access: 54018 Page_tot_hit: 35885, Page_tot_miss 18133, Page_tot_hit_rate: 0.664316 Page_tot_fault: 805 Page_tot_pending: 17327
Total_memory_access_page_fault: 805, Average_latency: 2675934.750000
========================================Page threshing statistics==============================
Page_validate: 1286 Page_evict_diry: 30 Page_evict_not_diry: 675
Page: 524883 Treshed: 1
Page: 524885 Treshed: 1
Page: 524887 Treshed: 1
Page: 524982 Treshed: 2
Page: 524983 Treshed: 2
Page: 524984 Treshed: 2
Page: 524985 Treshed: 2
Page: 524986 Treshed: 1
Page: 524987 Treshed: 2
Page: 524988 Treshed: 1
Page: 524989 Treshed: 2
Page: 524990 Treshed: 1
Page: 524991 Treshed: 2
Page: 524992 Treshed: 1
Page: 524993 Treshed: 1
Page: 524994 Treshed: 1
Page: 524995 Treshed: 1
Page: 524996 Treshed: 1
Page: 524997 Treshed: 1
Page: 524998 Treshed: 2
Page: 524999 Treshed: 2
Page: 525000 Treshed: 2
Page: 525001 Treshed: 2
Page: 525002 Treshed: 2
Page: 525003 Treshed: 2
Page: 525004 Treshed: 2
Page: 525005 Treshed: 2
Page: 525006 Treshed: 2
Page: 525007 Treshed: 2
Page: 525008 Treshed: 2
Page: 525009 Treshed: 2
Page: 525010 Treshed: 2
Page: 525011 Treshed: 2
Page: 525046 Treshed: 2
Page: 525047 Treshed: 1
Page: 525048 Treshed: 1
Page: 525049 Treshed: 2
Page: 525050 Treshed: 1
Page: 525052 Treshed: 2
Page: 525053 Treshed: 2
Page: 525054 Treshed: 1
Page: 525055 Treshed: 2
Page: 525056 Treshed: 1
Page: 525057 Treshed: 1
Page: 525058 Treshed: 1
Page: 525059 Treshed: 1
Page: 525060 Treshed: 1
Page: 525061 Treshed: 1
Page: 525062 Treshed: 1
Page: 525063 Treshed: 1
Page: 525064 Treshed: 1
Page: 525065 Treshed: 1
Page: 525066 Treshed: 1
Page: 525067 Treshed: 1
Page: 525068 Treshed: 1
Page: 525069 Treshed: 1
Page: 525070 Treshed: 2
Page: 525071 Treshed: 1
Page: 525072 Treshed: 1
Page: 525073 Treshed: 1
Page: 525074 Treshed: 1
Page: 525075 Treshed: 1
Page: 525076 Treshed: 3
Page: 525077 Treshed: 1
Page: 525078 Treshed: 1
Page: 525079 Treshed: 1
Page: 525080 Treshed: 1
Page: 525082 Treshed: 2
Page: 525083 Treshed: 1
Page: 525084 Treshed: 1
Page: 525085 Treshed: 1
Page: 525086 Treshed: 1
Page: 525087 Treshed: 1
Page: 525088 Treshed: 1
Page: 525089 Treshed: 1
Page: 525090 Treshed: 1
Page: 525091 Treshed: 2
Page: 525092 Treshed: 2
Page: 525093 Treshed: 1
Page: 525094 Treshed: 1
Page: 525095 Treshed: 2
Page: 525096 Treshed: 1
Page: 525097 Treshed: 1
Page: 525098 Treshed: 1
Page: 525099 Treshed: 1
Page: 525100 Treshed: 1
Page: 525101 Treshed: 2
Page: 525102 Treshed: 2
Page: 525103 Treshed: 1
Page: 525104 Treshed: 2
Page: 525105 Treshed: 1
Page: 525106 Treshed: 2
Page: 525107 Treshed: 1
Page: 525108 Treshed: 1
Page: 525109 Treshed: 2
Page: 525110 Treshed: 1
Page: 525112 Treshed: 1
Page: 525113 Treshed: 1
Page: 525114 Treshed: 1
Page: 525115 Treshed: 1
Page: 525116 Treshed: 1
Page: 525117 Treshed: 1
Page: 525118 Treshed: 1
Page: 525119 Treshed: 1
Page: 525120 Treshed: 2
Page: 525121 Treshed: 1
Page: 525122 Treshed: 1
Page: 525123 Treshed: 1
Page: 525124 Treshed: 2
Page: 525125 Treshed: 1
Page: 525126 Treshed: 1
Page: 525127 Treshed: 2
Page: 525128 Treshed: 1
Page: 525129 Treshed: 1
Page: 525130 Treshed: 1
Page: 525131 Treshed: 2
Page: 525132 Treshed: 2
Page: 525133 Treshed: 1
Page: 525134 Treshed: 1
Page: 525135 Treshed: 2
Page: 525136 Treshed: 1
Page: 525137 Treshed: 2
Page: 525138 Treshed: 1
Page: 525139 Treshed: 1
Page: 525140 Treshed: 1
Page: 525142 Treshed: 1
Page: 525143 Treshed: 1
Page: 525144 Treshed: 1
Page: 525145 Treshed: 1
Page: 525146 Treshed: 1
Page: 525147 Treshed: 1
Page: 525148 Treshed: 1
Page: 525149 Treshed: 2
Page: 525150 Treshed: 2
Page: 525151 Treshed: 1
Page: 525152 Treshed: 2
Page: 525153 Treshed: 1
Page: 525154 Treshed: 2
Page: 525155 Treshed: 2
Page: 525156 Treshed: 1
Page: 525157 Treshed: 1
Page: 525159 Treshed: 2
Page: 525160 Treshed: 2
Page: 525161 Treshed: 2
Page: 525162 Treshed: 2
Page: 525163 Treshed: 1
Page: 525164 Treshed: 1
Page: 525165 Treshed: 2
Page: 525166 Treshed: 1
Page: 525167 Treshed: 2
Page: 525168 Treshed: 2
Page: 525169 Treshed: 2
Page: 525170 Treshed: 2
Page: 525171 Treshed: 2
Page: 525172 Treshed: 1
Page: 525173 Treshed: 2
Page: 525174 Treshed: 2
Page: 525175 Treshed: 1
Page: 525176 Treshed: 1
Page: 525178 Treshed: 1
Page: 525179 Treshed: 2
Page: 525180 Treshed: 1
Page: 525181 Treshed: 2
Page: 525182 Treshed: 2
Page: 525183 Treshed: 1
Page: 525184 Treshed: 1
Page: 525185 Treshed: 1
Page: 525186 Treshed: 2
Page: 525187 Treshed: 2
Page: 525188 Treshed: 2
Page: 525189 Treshed: 2
Page: 525190 Treshed: 2
Page: 525191 Treshed: 2
Page: 525192 Treshed: 2
Page: 525193 Treshed: 1
Page: 525195 Treshed: 2
Page: 525196 Treshed: 2
Page: 525197 Treshed: 2
Page: 525198 Treshed: 2
Page: 525199 Treshed: 3
Page: 525200 Treshed: 2
Page: 525201 Treshed: 1
Page: 525202 Treshed: 1
Page: 525203 Treshed: 1
Page: 525204 Treshed: 1
Page: 525205 Treshed: 1
Page: 525206 Treshed: 3
Page: 525207 Treshed: 1
Page: 525208 Treshed: 1
Page: 525209 Treshed: 2
Page: 525210 Treshed: 1
Page: 525212 Treshed: 3
Page: 525213 Treshed: 1
Page: 525214 Treshed: 1
Page: 525215 Treshed: 1
Page: 525216 Treshed: 2
Page: 525217 Treshed: 2
Page: 525218 Treshed: 3
Page: 525219 Treshed: 2
Page: 525220 Treshed: 1
Page: 525221 Treshed: 2
Page: 525222 Treshed: 2
Page: 525223 Treshed: 1
Page: 525224 Treshed: 2
Page: 525225 Treshed: 2
Page: 525226 Treshed: 1
Page: 525227 Treshed: 1
Page: 525228 Treshed: 2
Page: 525229 Treshed: 2
Page: 525230 Treshed: 2
Page: 525231 Treshed: 1
Page: 525232 Treshed: 1
Page: 525233 Treshed: 2
Page: 525234 Treshed: 1
Page: 525235 Treshed: 2
Page: 525236 Treshed: 2
Page: 525237 Treshed: 2
Page: 525239 Treshed: 1
Page: 525241 Treshed: 3
Page: 525242 Treshed: 2
Page: 525243 Treshed: 1
Page: 525244 Treshed: 2
Page: 525245 Treshed: 1
Page: 525246 Treshed: 1
Page: 525247 Treshed: 2
Page: 525248 Treshed: 1
Page: 525249 Treshed: 1
Page: 525251 Treshed: 2
Page: 525252 Treshed: 2
Page: 525253 Treshed: 1
Page: 525254 Treshed: 2
Page: 525255 Treshed: 1
Page: 525256 Treshed: 3
Page: 525257 Treshed: 1
Page: 525258 Treshed: 1
Page: 525259 Treshed: 1
Page: 525260 Treshed: 2
Page: 525261 Treshed: 1
Page: 525262 Treshed: 2
Page: 525263 Treshed: 1
Page: 525264 Treshed: 2
Page: 525265 Treshed: 2
Page: 525266 Treshed: 1
Page: 525267 Treshed: 1
Page: 525268 Treshed: 1
Page: 525269 Treshed: 2
Page: 525270 Treshed: 1
Page: 525271 Treshed: 2
Page: 525272 Treshed: 2
Page: 525273 Treshed: 2
Page: 525274 Treshed: 2
Page: 525275 Treshed: 1
Page: 525276 Treshed: 2
Page: 525278 Treshed: 2
Page: 525279 Treshed: 1
Page: 525280 Treshed: 2
Page: 525281 Treshed: 1
Page: 525282 Treshed: 2
Page: 525283 Treshed: 1
Page: 525284 Treshed: 1
Page: 525285 Treshed: 1
Page: 525286 Treshed: 1
Page: 525287 Treshed: 2
Page: 525288 Treshed: 1
Page: 525289 Treshed: 1
Page: 525290 Treshed: 3
Page: 525291 Treshed: 1
Page: 525292 Treshed: 2
Page: 525293 Treshed: 1
Page: 525294 Treshed: 1
Page: 525295 Treshed: 1
Page: 525296 Treshed: 1
Page: 525297 Treshed: 2
Page: 525298 Treshed: 2
Page: 525299 Treshed: 2
Page: 525300 Treshed: 1
Page: 525301 Treshed: 1
Page: 525302 Treshed: 3
Page: 525303 Treshed: 2
Page: 525304 Treshed: 2
Page: 525305 Treshed: 1
Page: 525306 Treshed: 3
Page: 525307 Treshed: 1
Page: 525308 Treshed: 2
Page: 525309 Treshed: 1
Page: 525310 Treshed: 2
Page: 525311 Treshed: 2
Page: 525312 Treshed: 2
Page: 525313 Treshed: 1
Page: 525314 Treshed: 2
Page: 525315 Treshed: 1
Page: 525316 Treshed: 2
Page: 525317 Treshed: 2
Page: 525318 Treshed: 1
Page: 525319 Treshed: 2
Page: 525320 Treshed: 2
Page: 525321 Treshed: 3
Page: 525322 Treshed: 1
Page: 525323 Treshed: 2
Page: 525324 Treshed: 1
Page: 525325 Treshed: 2
Page: 525326 Treshed: 2
Page: 525327 Treshed: 2
Page: 525328 Treshed: 2
Page: 525329 Treshed: 1
Page: 525330 Treshed: 2
Page: 525331 Treshed: 1
Page: 525332 Treshed: 2
Page: 525333 Treshed: 2
Page: 525334 Treshed: 2
Page: 525335 Treshed: 2
Page: 525336 Treshed: 2
Page: 525337 Treshed: 1
Page: 525338 Treshed: 1
Page: 525339 Treshed: 2
Page: 525340 Treshed: 2
Page: 525341 Treshed: 3
Page: 525342 Treshed: 2
Page: 525343 Treshed: 2
Page: 525344 Treshed: 3
Page: 525345 Treshed: 3
Page: 525346 Treshed: 1
Page: 525347 Treshed: 2
Page: 525348 Treshed: 2
Page: 525349 Treshed: 1
Page: 525350 Treshed: 1
Page: 525351 Treshed: 2
Page: 525352 Treshed: 1
Page: 525353 Treshed: 3
Page: 525354 Treshed: 2
Page: 525355 Treshed: 1
Page: 525356 Treshed: 2
Page: 525357 Treshed: 2
Page: 525358 Treshed: 1
Page: 525359 Treshed: 2
Page: 525360 Treshed: 2
Page: 525361 Treshed: 2
Page: 525362 Treshed: 2
Page: 525363 Treshed: 2
Page: 525364 Treshed: 3
Page: 525365 Treshed: 2
Page: 525366 Treshed: 2
Page: 525367 Treshed: 2
Page: 525368 Treshed: 1
Page: 525369 Treshed: 2
Page: 525370 Treshed: 2
Page: 525371 Treshed: 1
Page: 525372 Treshed: 2
Page: 525373 Treshed: 1
Page: 525374 Treshed: 1
Page: 525375 Treshed: 3
Page: 525376 Treshed: 1
Page: 525377 Treshed: 1
Page: 525378 Treshed: 1
Page: 525379 Treshed: 1
Page: 525380 Treshed: 2
Page: 525381 Treshed: 2
Page: 525382 Treshed: 2
Page: 525383 Treshed: 2
Page: 525384 Treshed: 1
Page: 525385 Treshed: 2
Page: 525386 Treshed: 2
Page: 525387 Treshed: 1
Page: 525388 Treshed: 1
Page: 525389 Treshed: 2
Page: 525390 Treshed: 1
Page: 525391 Treshed: 1
Page: 525392 Treshed: 2
Page: 525393 Treshed: 1
Page: 525394 Treshed: 2
Page: 525395 Treshed: 1
Page: 525396 Treshed: 2
Page: 525397 Treshed: 1
Page: 525398 Treshed: 2
Page: 525399 Treshed: 2
Page: 525400 Treshed: 1
Page: 525401 Treshed: 1
Page: 525402 Treshed: 1
Page: 525403 Treshed: 2
Page: 525404 Treshed: 2
Page: 525405 Treshed: 2
Page: 525406 Treshed: 2
Page: 525407 Treshed: 1
Page: 525408 Treshed: 2
Page: 525409 Treshed: 2
Page: 525410 Treshed: 2
Page: 525411 Treshed: 2
Page: 525412 Treshed: 2
Page: 525413 Treshed: 1
Page: 525414 Treshed: 1
Page: 525415 Treshed: 2
Page: 525416 Treshed: 2
Page: 525417 Treshed: 2
Page: 525418 Treshed: 1
Page: 525419 Treshed: 2
Page: 525420 Treshed: 1
Page: 525421 Treshed: 2
Page: 525422 Treshed: 2
Page: 525423 Treshed: 2
Page: 525424 Treshed: 1
Page: 525425 Treshed: 2
Page: 525426 Treshed: 2
Page: 525427 Treshed: 1
Page: 525428 Treshed: 2
Page: 525429 Treshed: 1
Page: 525573 Treshed: 1
Page: 525592 Treshed: 1
Page_tot_thresh: 629
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.941021
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 1.355121
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:      253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   222404----T:   234212 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(7.972991)
F:   223327----T:   223670 	 St: 802c6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   223670----T:   224356 	 St: 802ca000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   224356----T:   224616 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   224616----T:   225440 	 St: 80247000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   225440----T:   225700 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   225700----T:   226524 	 St: 802f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   226524----T:   226867 	 St: 802e6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   226867----T:   227553 	 St: 802ea000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   227553----T:   227813 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   227813----T:   228637 	 St: 804f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   228637----T:   228980 	 St: 802d6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   228980----T:   229666 	 St: 802da000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   229666----T:   230490 	 St: 80526000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   230490----T:   230750 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   231615----T:   232531 	 St: 80506000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(0.618501)
F:   232531----T:   233355 	 St: 80517000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   456362----T:   458447 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.407833)
F:   458447----T:   458700 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   458701----T:   458954 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   681105----T:   707240 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(17.646860)
F:   681686----T:   682067 	 St: 80256000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:   682067----T:   682708 	 St: 8025b000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(0.432816)
F:   682708----T:   683259 	 St: 80266000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.372046)
F:   683259----T:   684454 	 St: 8026f000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(0.806887)
F:   684454----T:   684918 	 St: 80286000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.313302)
F:   684918----T:   687708 	 St: 8028d000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(1.883862)
F:   687708----T:   688486 	 St: 80326000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   688486----T:   688766 	 St: 80334000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   688766----T:   689636 	 St: 80336000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(0.587441)
F:   689636----T:   690506 	 St: 80346000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(0.587441)
F:   690506----T:   691102 	 St: 80366000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:   691102----T:   693751 	 St: 80370000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(1.788656)
F:   693751----T:   694172 	 St: 803b6000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(0.284267)
F:   694172----T:   700020 	 St: 803bc000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(3.948683)
F:   700020----T:   700280 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   700280----T:   700540 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   929390----T:   930701 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.885213)
F:   930701----T:   930954 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   930955----T:   931208 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1153359----T:  1168818 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(10.438217)
F:  1154549----T:  1154809 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1154809----T:  1155069 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1155069----T:  1155329 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1155329----T:  1155589 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1155589----T:  1155849 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1155849----T:  1156109 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1156109----T:  1156369 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1156369----T:  1156629 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1156629----T:  1156889 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1156889----T:  1157149 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1157149----T:  1157409 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1157409----T:  1157669 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1157669----T:  1157929 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1157929----T:  1158189 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1158189----T:  1158449 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1158449----T:  1158709 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1158709----T:  1158969 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1158969----T:  1159229 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1390968----T:  1392391 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.960837)
F:  1392391----T:  1392644 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  1392645----T:  1392898 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1615049----T:  1635736 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(13.968265)
F:  1616141----T:  1616401 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1616401----T:  1616661 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1616661----T:  1616921 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1616921----T:  1617181 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1617181----T:  1617441 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1617441----T:  1617701 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1617701----T:  1617961 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1617961----T:  1618221 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1618221----T:  1618481 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1618481----T:  1618741 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1618741----T:  1619001 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1619001----T:  1619261 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1619261----T:  1619521 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1619521----T:  1619781 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1619781----T:  1620041 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1620041----T:  1620301 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1620301----T:  1620561 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1620561----T:  1620821 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1620821----T:  1621081 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1621081----T:  1621341 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1621341----T:  1621601 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1621601----T:  1621861 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1621861----T:  1622121 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1622121----T:  1622381 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1622381----T:  1622641 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1622641----T:  1622901 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1622901----T:  1623161 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1623161----T:  1623421 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1623421----T:  1623681 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1623681----T:  1623941 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1623941----T:  1624201 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1624201----T:  1624461 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1624461----T:  1624721 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1624721----T:  1624981 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1624981----T:  1625241 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1625241----T:  1625501 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1625501----T:  1625761 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1625761----T:  1626021 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1626021----T:  1626281 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1626281----T:  1626541 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1626541----T:  1626801 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1626801----T:  1627061 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1627061----T:  1627321 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1627321----T:  1627581 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1627581----T:  1627841 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1627841----T:  1628101 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1628101----T:  1628361 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1628361----T:  1628621 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1628621----T:  1628881 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1628881----T:  1629141 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1629141----T:  1629401 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1629401----T:  1629661 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1629661----T:  1629921 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1629921----T:  1630181 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  1857886----T:  1860842 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.995949)
F:  1860842----T:  1861095 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  1861096----T:  1861349 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  2083500----T:  2127511 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(29.717083)
F:  2084580----T:  2084840 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2084840----T:  2085100 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2085021----T:  2085281 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2085100----T:  2085360 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2085360----T:  2085620 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2085620----T:  2085880 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2085880----T:  2086140 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2086140----T:  2086400 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2086400----T:  2086660 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2086660----T:  2086920 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2086920----T:  2087180 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2087180----T:  2087440 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2087440----T:  2087700 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2087700----T:  2087960 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2087960----T:  2088220 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2088220----T:  2088480 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2088480----T:  2088740 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2088740----T:  2089000 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2089000----T:  2089260 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2089260----T:  2089520 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2089520----T:  2089780 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2089780----T:  2090040 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2090040----T:  2090300 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2090300----T:  2090560 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2090560----T:  2090820 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2090820----T:  2091080 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2091080----T:  2091340 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2091340----T:  2091600 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2091600----T:  2091860 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2091860----T:  2092120 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2092120----T:  2092380 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2092380----T:  2092640 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2092640----T:  2092900 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2092900----T:  2093160 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2093160----T:  2093420 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2093420----T:  2093680 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2093680----T:  2093940 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2093770----T:  2094030 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2093940----T:  2094200 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2094030----T:  2094290 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2094200----T:  2094460 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2094290----T:  2094550 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2094460----T:  2094720 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2094550----T:  2094810 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2094720----T:  2094980 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2094810----T:  2095070 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2094980----T:  2095240 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2095240----T:  2095500 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2095500----T:  2095760 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2095760----T:  2096020 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2096020----T:  2096280 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2096280----T:  2096540 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2096540----T:  2096800 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2096800----T:  2097060 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2097060----T:  2097320 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2097320----T:  2097580 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2097580----T:  2097840 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2097840----T:  2098100 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2098100----T:  2098360 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2098360----T:  2098620 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2098620----T:  2098880 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2098880----T:  2099140 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2099140----T:  2099400 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2099400----T:  2099660 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2099660----T:  2099920 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2099920----T:  2100180 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2100180----T:  2100440 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2100440----T:  2100700 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2100700----T:  2100960 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2100960----T:  2101220 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2101220----T:  2101480 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2101480----T:  2101740 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2101740----T:  2102000 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2102000----T:  2102260 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2102260----T:  2102520 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2102520----T:  2102780 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2102780----T:  2103040 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2103040----T:  2103300 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2103300----T:  2103560 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2103560----T:  2103820 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2103820----T:  2104080 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2104080----T:  2104340 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2104340----T:  2104600 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2104600----T:  2104860 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2104860----T:  2105120 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2105024----T:  2105284 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2105120----T:  2105380 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2105284----T:  2105544 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2105380----T:  2105640 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2105544----T:  2105804 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2105640----T:  2105900 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2105804----T:  2106064 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2105900----T:  2106160 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2106064----T:  2106324 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2106160----T:  2106420 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2106324----T:  2106584 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2106420----T:  2106680 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2106584----T:  2106844 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2106680----T:  2106940 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2106844----T:  2107104 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2106940----T:  2107200 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2107104----T:  2107364 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2107200----T:  2107460 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2107460----T:  2107720 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2107720----T:  2107980 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2107980----T:  2108240 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2108240----T:  2108500 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2108500----T:  2108760 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2108760----T:  2109020 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2109020----T:  2109280 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2109280----T:  2109540 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2109540----T:  2109800 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2109800----T:  2110060 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2110060----T:  2110320 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2110320----T:  2110580 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2110580----T:  2110840 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2110840----T:  2111100 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2111100----T:  2111360 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2111360----T:  2111620 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2111620----T:  2111880 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2111880----T:  2112140 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2112140----T:  2112400 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2112400----T:  2112660 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2112660----T:  2112920 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2112920----T:  2113180 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2113180----T:  2113440 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2113440----T:  2113700 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2113700----T:  2113960 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2113960----T:  2114220 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2114220----T:  2114480 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2114480----T:  2114740 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2114740----T:  2115000 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2115000----T:  2115260 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2115260----T:  2115520 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2115520----T:  2115780 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2115780----T:  2116040 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2116040----T:  2116300 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2116300----T:  2116560 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2116560----T:  2116820 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2116820----T:  2117080 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2117080----T:  2117340 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2117340----T:  2117600 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2117600----T:  2117860 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2117860----T:  2118120 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2118120----T:  2118380 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2118380----T:  2118640 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2118640----T:  2118900 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2118900----T:  2119160 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2119160----T:  2119420 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2349661----T:  2354117 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(3.008778)
F:  2350273----T:  2350533 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2350533----T:  2350793 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2350793----T:  2351053 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2351053----T:  2351313 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2351313----T:  2351573 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2351573----T:  2351833 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2351833----T:  2352093 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2352093----T:  2352353 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2352353----T:  2352613 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2352613----T:  2352873 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2352873----T:  2353133 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2353133----T:  2353393 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2353393----T:  2353653 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2353653----T:  2353913 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2354117----T:  2354370 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  2354371----T:  2354624 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  2576775----T:  2644690 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(45.857529)
F:  2577907----T:  2578167 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2578167----T:  2578427 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2578427----T:  2578687 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2578687----T:  2578947 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2578947----T:  2579207 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2579206----T:  2579466 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2579207----T:  2579467 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2579467----T:  2579727 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2579727----T:  2579987 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2579987----T:  2580247 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2580247----T:  2580507 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2580507----T:  2580767 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2580767----T:  2581027 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2581027----T:  2581287 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2581287----T:  2581547 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2581547----T:  2581807 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2581807----T:  2582067 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2582067----T:  2582327 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2582327----T:  2582587 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2582587----T:  2582847 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2582847----T:  2583107 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2583107----T:  2583367 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2583367----T:  2583627 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2583627----T:  2583887 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2583887----T:  2584147 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2584147----T:  2584407 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2584407----T:  2584667 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2584667----T:  2584927 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2584927----T:  2585187 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2585187----T:  2585447 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2585447----T:  2585707 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2585707----T:  2585967 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2585967----T:  2586227 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2586227----T:  2586487 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2586487----T:  2586747 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2586747----T:  2587007 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2587007----T:  2587267 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2587267----T:  2587527 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2587527----T:  2587787 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2587787----T:  2588047 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2588047----T:  2588307 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2588307----T:  2588567 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2588567----T:  2588827 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2588827----T:  2589087 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2589087----T:  2589347 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2589347----T:  2589607 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2589607----T:  2589867 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2589867----T:  2590127 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2590127----T:  2590387 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2590387----T:  2590647 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2590647----T:  2590907 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2590907----T:  2591167 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2591167----T:  2591427 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2591427----T:  2591687 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2591687----T:  2591947 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2591947----T:  2592207 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2592207----T:  2592467 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2592467----T:  2592727 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2592727----T:  2592987 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2592987----T:  2593247 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2593247----T:  2593507 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2593507----T:  2593767 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2593767----T:  2594027 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2594027----T:  2594287 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2594287----T:  2594547 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2594547----T:  2594807 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2594807----T:  2595067 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2595067----T:  2595327 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2595327----T:  2595587 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2595587----T:  2595847 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2595847----T:  2596107 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2596107----T:  2596367 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2596367----T:  2596627 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2596627----T:  2596887 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2596887----T:  2597147 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2597147----T:  2597407 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2597407----T:  2597667 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2597667----T:  2597927 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2597927----T:  2598187 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2598187----T:  2598447 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2598447----T:  2598707 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2598707----T:  2598967 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2598967----T:  2599227 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2599227----T:  2599487 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2599487----T:  2599747 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2599747----T:  2600007 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2600007----T:  2600267 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2600267----T:  2600527 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2600527----T:  2600787 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2600787----T:  2601047 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2601047----T:  2601307 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2601307----T:  2601567 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2601567----T:  2601827 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2601827----T:  2602087 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2602087----T:  2602347 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2602347----T:  2602607 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2602607----T:  2602867 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2602867----T:  2603127 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2603127----T:  2603387 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2603387----T:  2603647 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2603647----T:  2603907 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2603907----T:  2604167 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2604167----T:  2604427 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2604427----T:  2604687 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2604687----T:  2604947 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2604947----T:  2605207 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2605207----T:  2605467 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2605467----T:  2605727 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2605727----T:  2605987 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2605987----T:  2606247 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2606247----T:  2606507 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2606507----T:  2606767 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2606767----T:  2607027 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2607027----T:  2607287 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2607287----T:  2607547 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2607547----T:  2607807 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2607807----T:  2608067 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2608067----T:  2608327 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2608327----T:  2608587 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2608587----T:  2608847 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2608847----T:  2609107 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2609107----T:  2609367 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2609367----T:  2609627 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2609627----T:  2609887 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2609887----T:  2610147 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2610147----T:  2610407 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2610407----T:  2610667 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2610667----T:  2610927 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2610927----T:  2611187 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2611187----T:  2611447 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2611447----T:  2611707 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2611707----T:  2611967 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2611967----T:  2612227 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2612227----T:  2612487 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2612487----T:  2612747 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2612747----T:  2613007 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2613007----T:  2613267 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2613267----T:  2613527 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2613527----T:  2613787 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2613787----T:  2614047 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2614047----T:  2614307 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2614307----T:  2614567 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2614567----T:  2614827 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2614827----T:  2615087 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2615087----T:  2615347 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2615347----T:  2615607 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2615607----T:  2615867 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2615867----T:  2616127 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2616127----T:  2616387 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2616387----T:  2616647 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2616647----T:  2616907 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2616907----T:  2617167 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2617167----T:  2617427 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2617427----T:  2617687 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2617687----T:  2617947 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2617947----T:  2618207 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2618207----T:  2618467 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2618467----T:  2618727 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2618727----T:  2618987 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2618987----T:  2619247 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2619763----T:  2620023 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2620023----T:  2620283 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2620274----T:  2620534 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2620283----T:  2620543 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2620534----T:  2620794 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2620543----T:  2620803 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2620794----T:  2621054 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2620803----T:  2621063 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2621054----T:  2621314 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2621063----T:  2621323 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2621314----T:  2621574 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2621323----T:  2621583 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2621574----T:  2621834 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2621583----T:  2621843 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2621834----T:  2622094 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2621843----T:  2622103 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2622094----T:  2622354 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2622103----T:  2622363 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2622354----T:  2622614 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2622363----T:  2622623 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2622614----T:  2622874 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2622623----T:  2622883 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2622874----T:  2623134 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2622883----T:  2623143 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2623134----T:  2623394 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2623143----T:  2623403 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2623394----T:  2623654 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2623403----T:  2623663 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2623654----T:  2623914 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:  2623663----T:  2623923 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2623923----T:  2624183 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2624183----T:  2624443 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2624443----T:  2624703 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2624703----T:  2624963 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2624963----T:  2625223 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2625223----T:  2625483 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2625483----T:  2625743 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2625743----T:  2626003 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2626003----T:  2626263 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2626263----T:  2626523 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2626523----T:  2626783 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2626783----T:  2627043 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2627043----T:  2627303 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2627303----T:  2627563 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2627563----T:  2627823 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2627823----T:  2628083 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2628083----T:  2628343 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2628343----T:  2628603 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2628603----T:  2628863 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2628863----T:  2629123 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2629123----T:  2629383 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2629383----T:  2629643 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2629643----T:  2629903 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2629903----T:  2630163 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2630163----T:  2630423 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2630423----T:  2630683 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2630683----T:  2630943 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2630943----T:  2631203 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2631203----T:  2631463 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2631463----T:  2631723 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2631723----T:  2631983 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2631983----T:  2632243 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2632243----T:  2632503 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2632503----T:  2632763 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2632763----T:  2633023 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2633023----T:  2633283 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2633283----T:  2633543 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2633543----T:  2633803 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2633803----T:  2634063 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2634063----T:  2634323 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2634323----T:  2634583 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2866840----T:  2871249 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.977042)
F:  2867452----T:  2867712 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2867712----T:  2867972 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2867972----T:  2868232 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2868232----T:  2868492 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2868492----T:  2868752 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2868752----T:  2869012 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2869012----T:  2869272 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2869272----T:  2869532 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2869532----T:  2869792 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2869792----T:  2870052 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2870052----T:  2870312 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2870312----T:  2870572 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2870572----T:  2870832 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2870832----T:  2871092 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  2871249----T:  2871502 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  2871503----T:  2871756 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3093907----T:  3186742 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(62.683998)
F:  3094548----T:  3094808 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3094808----T:  3095068 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3095068----T:  3095328 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3095450----T:  3095710 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3095710----T:  3095970 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3095970----T:  3096230 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3096230----T:  3096490 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3096490----T:  3096750 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3096750----T:  3097010 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3097010----T:  3097270 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3097270----T:  3097530 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3097530----T:  3097790 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3097790----T:  3098050 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3098050----T:  3098310 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3098310----T:  3098570 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3098570----T:  3098830 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3098830----T:  3099090 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3099090----T:  3099350 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3099350----T:  3099610 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3099610----T:  3099870 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3099870----T:  3100130 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3100130----T:  3100390 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3100390----T:  3100650 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3100650----T:  3100910 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3100910----T:  3101170 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3101170----T:  3101430 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3101430----T:  3101690 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3101690----T:  3101950 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3101950----T:  3102210 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3102210----T:  3102470 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3102470----T:  3102730 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3102730----T:  3102990 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3102990----T:  3103250 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3103250----T:  3103510 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3103510----T:  3103770 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3103770----T:  3104030 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3104030----T:  3104290 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3104290----T:  3104550 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3104550----T:  3104810 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3104810----T:  3105070 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3105070----T:  3105330 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3105330----T:  3105590 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3105590----T:  3105850 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3105850----T:  3106110 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3106110----T:  3106370 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3106370----T:  3106630 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3106630----T:  3106890 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3106890----T:  3107150 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3107150----T:  3107410 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3107410----T:  3107670 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3107670----T:  3107930 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3107930----T:  3108190 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3108190----T:  3108450 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3108450----T:  3108710 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3108710----T:  3108970 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3108970----T:  3109230 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3109230----T:  3109490 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3109490----T:  3109750 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3109750----T:  3110010 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3110010----T:  3110270 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3110270----T:  3110530 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3110530----T:  3110790 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3110790----T:  3111050 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3111050----T:  3111310 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3111310----T:  3111570 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3111570----T:  3111830 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3111830----T:  3112090 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3112090----T:  3112350 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3112350----T:  3112610 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3112610----T:  3112870 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3112870----T:  3113130 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3113130----T:  3113390 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3113390----T:  3113650 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3113650----T:  3113910 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3113910----T:  3114170 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3114170----T:  3114430 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3114430----T:  3114690 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3114690----T:  3114950 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3114950----T:  3115210 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3115210----T:  3115470 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3115470----T:  3115730 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3115730----T:  3115990 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3115990----T:  3116250 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3116250----T:  3116510 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3116510----T:  3116770 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3116770----T:  3117030 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3117030----T:  3117290 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3117290----T:  3117550 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3117550----T:  3117810 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3117810----T:  3118070 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3118070----T:  3118330 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3118330----T:  3118590 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3118590----T:  3118850 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3118850----T:  3119110 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3119110----T:  3119370 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3119370----T:  3119630 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3119630----T:  3119890 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3119890----T:  3120150 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3120150----T:  3120410 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3120410----T:  3120670 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3120670----T:  3120930 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3120930----T:  3121190 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3121190----T:  3121450 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3121450----T:  3121710 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3121710----T:  3121970 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3121970----T:  3122230 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3122230----T:  3122490 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3122490----T:  3122750 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3122750----T:  3123010 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3123010----T:  3123270 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3123270----T:  3123530 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3123530----T:  3123790 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3123790----T:  3124050 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3124050----T:  3124310 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3124310----T:  3124570 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3124570----T:  3124830 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3124830----T:  3125090 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3125090----T:  3125350 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3125350----T:  3125610 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3125610----T:  3125870 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3125870----T:  3126130 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3126130----T:  3126390 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3126390----T:  3126650 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3126650----T:  3126910 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3126910----T:  3127170 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3127170----T:  3127430 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3127430----T:  3127690 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3127690----T:  3127950 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3127950----T:  3128210 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3128210----T:  3128470 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3128470----T:  3128730 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3128730----T:  3128990 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3128990----T:  3129250 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3129250----T:  3129510 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3129510----T:  3129770 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3129770----T:  3130030 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3130030----T:  3130290 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3130290----T:  3130550 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3130550----T:  3130810 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3130810----T:  3131070 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3131070----T:  3131330 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3131330----T:  3131590 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3131590----T:  3131850 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3131850----T:  3132110 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3132110----T:  3132370 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3132370----T:  3132630 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3132630----T:  3132890 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3132890----T:  3133150 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3133150----T:  3133410 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3133410----T:  3133670 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3133670----T:  3133930 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3133930----T:  3134190 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3134190----T:  3134450 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3134450----T:  3134710 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3134710----T:  3134970 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3134970----T:  3135230 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3135230----T:  3135490 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3135490----T:  3135750 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3135750----T:  3136010 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3136010----T:  3136270 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3136270----T:  3136530 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3136530----T:  3136790 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3136790----T:  3137050 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3137050----T:  3137310 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3137310----T:  3137570 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3137570----T:  3137830 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3137830----T:  3138090 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3138090----T:  3138350 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3138350----T:  3138610 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3138610----T:  3138870 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3138870----T:  3139130 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3139130----T:  3139390 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3139390----T:  3139650 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3139650----T:  3139910 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3139910----T:  3140170 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3140170----T:  3140430 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3140430----T:  3140690 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3140690----T:  3140950 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3140950----T:  3141210 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3141210----T:  3141470 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3141470----T:  3141730 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3141730----T:  3141990 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3141990----T:  3142250 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3142250----T:  3142510 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3142510----T:  3142770 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3142770----T:  3143030 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3143030----T:  3143290 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3143290----T:  3143550 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3143550----T:  3143810 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3143810----T:  3144070 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3144070----T:  3144330 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3144330----T:  3144590 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3144590----T:  3144850 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3144850----T:  3145110 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3145110----T:  3145370 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3145370----T:  3145630 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3145630----T:  3145890 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3145890----T:  3146150 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3146150----T:  3146410 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3146410----T:  3146670 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3146670----T:  3146930 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3146930----T:  3147190 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3147190----T:  3147450 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3147450----T:  3147710 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3147710----T:  3147970 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3147970----T:  3148230 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3148230----T:  3148490 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3148490----T:  3148750 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3148750----T:  3149010 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3149010----T:  3149270 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3149270----T:  3149530 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3149530----T:  3149790 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3149790----T:  3150050 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3150050----T:  3150310 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3150310----T:  3150570 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3150570----T:  3150830 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3150830----T:  3151090 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3151090----T:  3151350 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3151350----T:  3151610 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3151610----T:  3151870 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3151870----T:  3152130 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3152130----T:  3152390 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3152390----T:  3152650 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3152650----T:  3152910 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3152910----T:  3153170 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3153170----T:  3153430 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3153430----T:  3153690 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3153690----T:  3153950 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3153950----T:  3154210 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3154210----T:  3154470 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3154470----T:  3154730 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3154730----T:  3154990 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3154990----T:  3155250 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3155250----T:  3155510 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3155510----T:  3155770 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3155770----T:  3156030 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3156030----T:  3156290 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3156290----T:  3156550 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3156550----T:  3156810 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3156810----T:  3157070 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3157070----T:  3157330 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3157330----T:  3157590 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3157590----T:  3157850 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3157850----T:  3158110 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3408892----T:  3413374 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(3.026334)
F:  3413374----T:  3413627 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  3413628----T:  3413881 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3636032----T:  3670031 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.956785)
F:  3637517----T:  3637777 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3637777----T:  3638037 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3638037----T:  3638297 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3638297----T:  3638557 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3638557----T:  3638817 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3638817----T:  3639077 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3639077----T:  3639337 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3639337----T:  3639597 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3639597----T:  3639857 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3639857----T:  3640117 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3640117----T:  3640377 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3640377----T:  3640637 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3640637----T:  3640897 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3640897----T:  3641157 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3641157----T:  3641417 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3641417----T:  3641677 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3641677----T:  3641937 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3641937----T:  3642197 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3642197----T:  3642457 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3642457----T:  3642717 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3642717----T:  3642977 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3642977----T:  3643237 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3643237----T:  3643497 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3643497----T:  3643757 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3643757----T:  3644017 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3644017----T:  3644277 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3644277----T:  3644537 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3644537----T:  3644797 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3644797----T:  3645057 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3645057----T:  3645317 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3645317----T:  3645577 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3645577----T:  3645837 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3645837----T:  3646097 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3646097----T:  3646357 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3646357----T:  3646617 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3646617----T:  3646877 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3646877----T:  3647137 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3647137----T:  3647397 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3647397----T:  3647657 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3647657----T:  3647917 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3647917----T:  3648177 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3648177----T:  3648437 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3648437----T:  3648697 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3648697----T:  3648957 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3648957----T:  3649217 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3649217----T:  3649477 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3649477----T:  3649737 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3649737----T:  3649997 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3649997----T:  3650257 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3650257----T:  3650517 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3650517----T:  3650777 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3650777----T:  3651037 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3651037----T:  3651297 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3651297----T:  3651557 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3651557----T:  3651817 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3651817----T:  3652077 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3652077----T:  3652337 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3652337----T:  3652597 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3652597----T:  3652857 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3652857----T:  3653117 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3653117----T:  3653377 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3653377----T:  3653637 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3653637----T:  3653897 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3653897----T:  3654157 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  3892181----T:  3894279 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.416610)
F:  3894279----T:  3894532 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  3894533----T:  3894786 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4116937----T:  4126837 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(6.684672)
F:  4117910----T:  4118170 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4118170----T:  4118430 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4118430----T:  4118690 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4118690----T:  4118950 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4118950----T:  4119210 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4119210----T:  4119470 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4119470----T:  4119730 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4119730----T:  4119990 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4119990----T:  4120250 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4120250----T:  4120510 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4120510----T:  4120770 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4120770----T:  4121030 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4121030----T:  4121290 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4121290----T:  4121550 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4121550----T:  4121810 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4121810----T:  4122070 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4122070----T:  4122330 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4122330----T:  4122590 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4122590----T:  4122850 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4122850----T:  4123110 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4123110----T:  4123370 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4123370----T:  4123630 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4123630----T:  4123890 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4123890----T:  4124150 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4124150----T:  4124410 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4124410----T:  4124670 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4124670----T:  4124930 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4124930----T:  4125190 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4125190----T:  4125450 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4125450----T:  4125710 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:  4348987----T:  4350085 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.741391)
F:  4350085----T:  4350338 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4350339----T:  4350592 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4572743----T:  4574959 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.496286)
F:  4797109----T:  4798080 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.655638)
F:  4798080----T:  4798333 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4798334----T:  4798594 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4798334----T:  4799158 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  4799418----T:  4799678 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4799418----T:  4800242 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  4800502----T:  4800762 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4800502----T:  4802071 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:  4802331----T:  4802591 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4802331----T:  4804651 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(1.566509)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 350254(cycle), 236.498306(us)
Tot_kernel_exec_time_and_fault_time: 53999479(cycle), 36461.500000(us)
Tot_memcpy_h2d_time: 235427(cycle), 158.964890(us)
Tot_memcpy_d2h_time: 2530(cycle), 1.708305(us)
Tot_memcpy_time: 237957(cycle), 160.673187(us)
Tot_devicesync_time: 6577(cycle), 4.440918(us)
Tot_writeback_time: 7800(cycle), 5.266712(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 16907(cycle), 11.415936(us)
GPGPU-Sim: *** exit detected ***
