// Seed: 2389289468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  wire  id_4;
  logic id_5 = id_1;
  logic id_6;
  type_15(
      id_5, 1, id_1
  );
  logic id_7;
  logic id_8;
  assign id_4 = id_3;
  assign id_5 = 1;
  logic id_9;
  logic id_10;
  assign id_4[1'b0] = 1;
  assign id_2 = id_3;
  logic id_11;
endmodule
