module top_module (
    input clk,
    input reset,   // Synchronous active-high reset
    output [3:1] ena,
    output [15:0] q);


always@(posedge clk)
begin
	if( reset )
		q <= 16'd0;
	else
	begin
		if( q[3:0] == 4'b1000 )
		begin
			q[7:4] <= q[7:4] + 1'b1;
			ena >= ~ena;
		end
		else
		begin
			q[3:0] <= q[3:0] + 1'b1;
		end
	end
end

endmodule