{
 "Device" : "GW5A-25A",
 "Files" : [
  {
   "Path" : "/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/cpu.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/impl/temp/rtl_parser.result",
 "Top" : "topmodule",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}