# Stack â€“ Verilog (LIFO Buffer)

This project implements a parameterized **stack (LIFO)** structure using Verilog. Data is pushed and popped from the top of the stack. It includes full and empty flags, and a testbench for verification.

---

## ğŸ”§ Top Module

**Module:** `stack.v`  
**Parameters:**
- `B` (default 8): Data width
- `W` (default 4): Address width â†’ stack depth = 2^W

### Inputs:
- `clk`: Clock
- `reset`: Synchronous reset
- `push`: Push control (write to stack)
- `pop`: Pop control (read from stack)
- `w_data [B-1:0]`: Data to push

### Outputs:
- `r_data [B-1:0]`: Data at top of stack
- `full`: Stack is full
- `empty`: Stack is empty

---

## ğŸ“ Behavior

- **Push** increments stack pointer and writes data if not full  
- **Pop** decrements stack pointer and reads data if not empty  
- **Full/Empty flags** prevent overflow/underflow  
- **Simultaneous push & pop** is ignored (no change)

---

## ğŸ§ª Testbench â€“ `stack_tb.v`

### Test Scenario:
- Reset stack  
- Push 3 values  
- Pop 2 values  
- Observe final output and flags  

### Features:
- Randomized data input (`$random`)
- Uses clock toggling with `@(negedge clk)` sync
- `r_data`, `full`, `empty` displayed in simulation

---

## ğŸ“ Folder Structure

stack/ â”œâ”€â”€ stack.v â”œâ”€â”€ stack_tb.v â””â”€â”€ README.md


---

## âœ… Notes

- Suitable for simulation with **ModelSim**, **Vivado**, or **Icarus Verilog**
- Stack depth = `2^W`, default is 16 entries
- Fully synchronous, safe for FPGA synthesis

---

## ğŸ·ï¸ Tags

`Verilog`, `FPGA`, `Stack`, `LIFO`, `Data Structure`, `Digital Design`, `Simulation`
