{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536928133004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536928133008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 14 13:28:52 2018 " "Processing started: Fri Sep 14 13:28:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536928133008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1536928133008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LimeSDR-Mini_lms7_trx -c LimeSDR-Mini_lms7_trx " "Command: quartus_sta LimeSDR-Mini_lms7_trx -c LimeSDR-Mini_lms7_trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1536928133008 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1536928133116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1536928135194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928135221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928135221 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0rn1 " "Entity dcfifo_0rn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_36o1 " "Entity dcfifo_36o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3dn1 " "Entity dcfifo_3dn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hn1 " "Entity dcfifo_3hn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bvn1 " "Entity dcfifo_bvn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sfn1 " "Entity dcfifo_sfn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_utn1 " "Entity dcfifo_utn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll_altpll " "Entity pll_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928135920 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1536928135920 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1536928136025 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1536928136052 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1536928136062 ""}
{ "Info" "ISTA_SDC_FOUND" "LMS7002_timing.sdc " "Reading SDC File: 'LMS7002_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1536928136091 ""}
{ "Info" "ISTA_SDC_FOUND" "FT601_timing.sdc " "Reading SDC File: 'FT601_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1536928136153 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1536928136158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1536928136159 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1536928136172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 154 SPARE_IO_PULL_UP* port " "Ignored filter at timing.sdc(154): SPARE_IO_PULL_UP* could not be matched with a port" {  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1536928136187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 154 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(154): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports SPARE_IO_PULL_UP*\] " "set_false_path -from \[get_ports SPARE_IO_PULL_UP*\]" {  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536928136187 ""}  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1536928136187 ""}
{ "Info" "ISTA_SDC_FOUND" "Clock_groups.sdc " "Reading SDC File: 'Clock_groups.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1536928136191 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536928136266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1536928136266 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[0\] rising FT_CLK fall min " "Port \"FT_BE\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[0\] rising FT_CLK rise min " "Port \"FT_BE\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[1\] rising FT_CLK fall min " "Port \"FT_BE\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[1\] rising FT_CLK rise min " "Port \"FT_BE\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[2\] rising FT_CLK fall min " "Port \"FT_BE\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[2\] rising FT_CLK rise min " "Port \"FT_BE\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[3\] rising FT_CLK fall min " "Port \"FT_BE\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[3\] rising FT_CLK rise min " "Port \"FT_BE\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[0\] rising FT_CLK fall min " "Port \"FT_D\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[0\] rising FT_CLK rise min " "Port \"FT_D\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[10\] rising FT_CLK fall min " "Port \"FT_D\[10\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[10\] rising FT_CLK rise min " "Port \"FT_D\[10\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[11\] rising FT_CLK fall min " "Port \"FT_D\[11\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[11\] rising FT_CLK rise min " "Port \"FT_D\[11\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[12\] rising FT_CLK fall min " "Port \"FT_D\[12\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[12\] rising FT_CLK rise min " "Port \"FT_D\[12\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[13\] rising FT_CLK fall min " "Port \"FT_D\[13\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[13\] rising FT_CLK rise min " "Port \"FT_D\[13\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[14\] rising FT_CLK fall min " "Port \"FT_D\[14\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[14\] rising FT_CLK rise min " "Port \"FT_D\[14\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[15\] rising FT_CLK fall min " "Port \"FT_D\[15\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[15\] rising FT_CLK rise min " "Port \"FT_D\[15\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[16\] rising FT_CLK fall min " "Port \"FT_D\[16\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[16\] rising FT_CLK rise min " "Port \"FT_D\[16\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[17\] rising FT_CLK fall min " "Port \"FT_D\[17\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[17\] rising FT_CLK rise min " "Port \"FT_D\[17\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[18\] rising FT_CLK fall min " "Port \"FT_D\[18\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136283 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[18\] rising FT_CLK rise min " "Port \"FT_D\[18\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[19\] rising FT_CLK fall min " "Port \"FT_D\[19\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[19\] rising FT_CLK rise min " "Port \"FT_D\[19\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[1\] rising FT_CLK fall min " "Port \"FT_D\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[1\] rising FT_CLK rise min " "Port \"FT_D\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[20\] rising FT_CLK fall min " "Port \"FT_D\[20\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[20\] rising FT_CLK rise min " "Port \"FT_D\[20\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[21\] rising FT_CLK fall min " "Port \"FT_D\[21\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[21\] rising FT_CLK rise min " "Port \"FT_D\[21\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[22\] rising FT_CLK fall min " "Port \"FT_D\[22\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[22\] rising FT_CLK rise min " "Port \"FT_D\[22\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[23\] rising FT_CLK fall min " "Port \"FT_D\[23\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[23\] rising FT_CLK rise min " "Port \"FT_D\[23\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[24\] rising FT_CLK fall min " "Port \"FT_D\[24\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[24\] rising FT_CLK rise min " "Port \"FT_D\[24\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[25\] rising FT_CLK fall min " "Port \"FT_D\[25\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[25\] rising FT_CLK rise min " "Port \"FT_D\[25\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[26\] rising FT_CLK fall min " "Port \"FT_D\[26\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[26\] rising FT_CLK rise min " "Port \"FT_D\[26\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[27\] rising FT_CLK fall min " "Port \"FT_D\[27\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[27\] rising FT_CLK rise min " "Port \"FT_D\[27\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[28\] rising FT_CLK fall min " "Port \"FT_D\[28\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[28\] rising FT_CLK rise min " "Port \"FT_D\[28\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[29\] rising FT_CLK fall min " "Port \"FT_D\[29\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[29\] rising FT_CLK rise min " "Port \"FT_D\[29\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[2\] rising FT_CLK fall min " "Port \"FT_D\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[2\] rising FT_CLK rise min " "Port \"FT_D\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[30\] rising FT_CLK fall min " "Port \"FT_D\[30\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[30\] rising FT_CLK rise min " "Port \"FT_D\[30\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[31\] rising FT_CLK fall min " "Port \"FT_D\[31\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[31\] rising FT_CLK rise min " "Port \"FT_D\[31\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[3\] rising FT_CLK fall min " "Port \"FT_D\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[3\] rising FT_CLK rise min " "Port \"FT_D\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[4\] rising FT_CLK fall min " "Port \"FT_D\[4\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[4\] rising FT_CLK rise min " "Port \"FT_D\[4\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[5\] rising FT_CLK fall min " "Port \"FT_D\[5\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[5\] rising FT_CLK rise min " "Port \"FT_D\[5\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[6\] rising FT_CLK fall min " "Port \"FT_D\[6\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[6\] rising FT_CLK rise min " "Port \"FT_D\[6\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[7\] rising FT_CLK fall min " "Port \"FT_D\[7\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136284 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[7\] rising FT_CLK rise min " "Port \"FT_D\[7\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136285 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[8\] rising FT_CLK fall min " "Port \"FT_D\[8\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136285 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[8\] rising FT_CLK rise min " "Port \"FT_D\[8\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136285 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[9\] rising FT_CLK fall min " "Port \"FT_D\[9\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136285 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[9\] rising FT_CLK rise min " "Port \"FT_D\[9\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136285 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_WRn rising FT_CLK fall min " "Port \"FT_WRn\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136285 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_WRn rising FT_CLK rise min " "Port \"FT_WRn\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1536928136285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928136336 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928136348 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928136348 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250 " "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928136348 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928136348 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928136348 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928136348 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1536928136348 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1536928136349 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1536928136374 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1536928136493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.291 " "Worst-case setup slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 LMS_FCLK1  " "    0.291               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 FT_CLK  " "    0.843               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 RX_C3  " "    1.136               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.264               0.000 TX_C1  " "    1.264               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.139               0.000 LMK_CLK  " "    5.139               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.924               0.000 ONCHIP_FLASH_CLK  " "   10.924               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.355               0.000 FPGA_SPI_SCLK  " "   18.355               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.065               0.000 DUAL_BOOT_CLK  " "   19.065               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.083               0.000 FPGA_SPI_SCLK_out  " "   29.083               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.501               0.000 altera_reserved_tck  " "   45.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928136549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 LMS_FCLK1  " "    0.277               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 RX_C3  " "    0.288               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 FT_CLK  " "    0.295               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 TX_C1  " "    0.327               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 LMK_CLK  " "    0.334               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 FPGA_SPI_SCLK  " "    0.363               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 altera_reserved_tck  " "    0.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.603               0.000 DUAL_BOOT_CLK  " "    1.603               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.392               0.000 ONCHIP_FLASH_CLK  " "    4.392               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.692               0.000 FPGA_SPI_SCLK_out  " "   35.692               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928136607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.085 " "Worst-case recovery slack is 1.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 RX_C3  " "    1.085               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.848               0.000 TX_C1  " "    3.848               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.130               0.000 LMK_CLK  " "   10.130               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.664               0.000 FPGA_SPI_SCLK  " "   21.664               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.625               0.000 altera_reserved_tck  " "   97.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928136628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.436 " "Worst-case removal slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 LMK_CLK  " "    0.436               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 RX_C3  " "    0.984               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 TX_C1  " "    1.014               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 altera_reserved_tck  " "    1.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564               0.000 FPGA_SPI_SCLK  " "    1.564               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928136649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 LMS_MCLK2  " "    0.920               0.000 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 RX_C3  " "    3.099               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 TX_C1  " "    3.099               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK1  " "    3.556               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK2  " "    3.556               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 RX_C2  " "    3.556               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 TX_C0  " "    3.556               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.547               0.000 FT_CLK  " "    4.547               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.432               0.000 LMK_CLK  " "   10.432               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.885               0.000 ONCHIP_FLASH_CLK  " "   47.885               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.729               0.000 altera_reserved_tck  " "   49.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751               0.000 FPGA_SPI_SCLK  " "   49.751               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.556               0.000 FPGA_SPI_SCLK_out  " "   95.556               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928136664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928136664 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 437 synchronizer chains. " "Report Metastability: Found 437 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 679 years or 2.14e+10 seconds. " "Worst-Case MTBF of Design is 679 years or 2.14e+10 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 437 " "Number of Synchronizer Chains Found: 437" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.108 ns " "Worst Case Available Settling Time: 5.108 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928136725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928136725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1536928136734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1536928136768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1536928139996 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536928140503 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1536928140503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928140504 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928140514 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928140514 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250 " "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928140514 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928140514 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928140514 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928140514 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1536928140514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.276 " "Worst-case setup slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 LMS_FCLK1  " "    0.276               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 RX_C3  " "    0.965               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 FT_CLK  " "    1.307               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 TX_C1  " "    1.483               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.595               0.000 LMK_CLK  " "    5.595               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.756               0.000 ONCHIP_FLASH_CLK  " "   11.756               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.653               0.000 FPGA_SPI_SCLK  " "   18.653               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.235               0.000 DUAL_BOOT_CLK  " "   19.235               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.419               0.000 FPGA_SPI_SCLK_out  " "   29.419               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.782               0.000 altera_reserved_tck  " "   45.782               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928140660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 LMK_CLK  " "    0.216               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 RX_C3  " "    0.261               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 FT_CLK  " "    0.268               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 TX_C1  " "    0.295               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 LMS_FCLK1  " "    0.305               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 FPGA_SPI_SCLK  " "    0.324               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.392               0.000 DUAL_BOOT_CLK  " "    1.392               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.064               0.000 ONCHIP_FLASH_CLK  " "    4.064               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.381               0.000 FPGA_SPI_SCLK_out  " "   35.381               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928140713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.126 " "Worst-case recovery slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 RX_C3  " "    1.126               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.050               0.000 TX_C1  " "    4.050               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.231               0.000 LMK_CLK  " "   10.231               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.785               0.000 FPGA_SPI_SCLK  " "   21.785               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.763               0.000 altera_reserved_tck  " "   97.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928140732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 LMK_CLK  " "    0.324               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 RX_C3  " "    0.902               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 TX_C1  " "    0.936               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 altera_reserved_tck  " "    1.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418               0.000 FPGA_SPI_SCLK  " "    1.418               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928140752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1536928140763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.560 " "Worst-case minimum pulse width slack is -1.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.560          -11480.402 LMS_MCLK2  " "   -1.560          -11480.402 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 RX_C3  " "    3.099               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 TX_C1  " "    3.099               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK1  " "    3.556               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK2  " "    3.556               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 RX_C2  " "    3.556               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 TX_C0  " "    3.556               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.566               0.000 FT_CLK  " "    4.566               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.454               0.000 LMK_CLK  " "   10.454               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.886               0.000 ONCHIP_FLASH_CLK  " "   47.886               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.614               0.000 FPGA_SPI_SCLK  " "   49.614               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.727               0.000 altera_reserved_tck  " "   49.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.556               0.000 FPGA_SPI_SCLK_out  " "   95.556               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928140768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928140768 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 437 synchronizer chains. " "Report Metastability: Found 437 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 2.7e+03 years or 8.51e+10 seconds. " "Worst-Case MTBF of Design is 2.7e+03 years or 8.51e+10 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 437 " "Number of Synchronizer Chains Found: 437" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.214 ns " "Worst Case Available Settling Time: 5.214 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928140828 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928140828 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1536928140837 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536928141225 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1536928141225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928141226 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928141236 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928141236 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250 " "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928141236 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928141236 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928141236 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928141236 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1536928141236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.398 " "Worst-case setup slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 LMS_FCLK1  " "    0.398               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 RX_C3  " "    0.865               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.105               0.000 FT_CLK  " "    2.105               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.423               0.000 TX_C1  " "    5.423               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.998               0.000 LMK_CLK  " "    8.998               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.485               0.000 ONCHIP_FLASH_CLK  " "   19.485               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.052               0.000 FPGA_SPI_SCLK  " "   22.052               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.174               0.000 DUAL_BOOT_CLK  " "   22.174               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.323               0.000 FPGA_SPI_SCLK_out  " "   32.323               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.372               0.000 altera_reserved_tck  " "   48.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928141289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1536928141336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.111 " "Worst-case hold slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.111 LMK_CLK  " "   -0.111              -0.111 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 FT_CLK  " "    0.085               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 RX_C3  " "    0.090               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 TX_C1  " "    0.117               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 FPGA_SPI_SCLK  " "    0.145               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 DUAL_BOOT_CLK  " "    0.362               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 LMS_FCLK1  " "    0.626               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 ONCHIP_FLASH_CLK  " "    0.672               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.449               0.000 FPGA_SPI_SCLK_out  " "   35.449               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928141341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.872 " "Worst-case recovery slack is 2.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.872               0.000 RX_C3  " "    2.872               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.140               0.000 TX_C1  " "    6.140               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.771               0.000 LMK_CLK  " "   11.771               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.668               0.000 FPGA_SPI_SCLK  " "   23.668               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.920               0.000 altera_reserved_tck  " "   98.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928141359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.144 " "Worst-case removal slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 LMK_CLK  " "    0.144               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 RX_C3  " "    0.408               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 TX_C1  " "    0.416               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 altera_reserved_tck  " "    0.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 FPGA_SPI_SCLK  " "    0.531               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928141379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 LMS_MCLK2  " "    1.284               0.000 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.524               0.000 RX_C2  " "    3.524               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.640               0.000 RX_C3  " "    3.640               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.649               0.000 TX_C1  " "    3.649               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.665               0.000 TX_C0  " "    3.665               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_FCLK1  " "    4.000               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_FCLK2  " "    4.000               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.259               0.000 FT_CLK  " "    4.259               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.242               0.000 LMK_CLK  " "   10.242               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.966               0.000 ONCHIP_FLASH_CLK  " "   47.966               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.611               0.000 FPGA_SPI_SCLK  " "   49.611               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.703               0.000 altera_reserved_tck  " "   49.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 FPGA_SPI_SCLK_out  " "   96.000               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536928141394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1536928141394 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 437 synchronizer chains. " "Report Metastability: Found 437 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 5.09e+08 years or 1.6e+16 seconds. " "Worst-Case MTBF of Design is 5.09e+08 years or 1.6e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 437 " "Number of Synchronizer Chains Found: 437" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.698 ns " "Worst Case Available Settling Time: 6.698 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536928141455 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1536928141455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1536928142333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1536928142339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 100 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536928142481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 14 13:29:02 2018 " "Processing ended: Fri Sep 14 13:29:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536928142481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536928142481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536928142481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1536928142481 ""}
