{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776532977 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1580776532977 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533022 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1580776533022 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/platform.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/adder.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/alu_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/config.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/constants.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/control_transfer.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/data_memory_interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/immediate_generator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/instruction_decoder.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer4.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/multiplexer8.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_ledr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_data.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_riscv_text.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/regfile.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/register.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/riscv_core.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv " "Source file: /home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/text_memory_interface.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1580776533066 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1580776533066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580776533644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580776533644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 01:35:33 2020 " "Processing started: Tue Feb  4 01:35:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580776533644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776533644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv-test -c riscv-test " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-test -c riscv-test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776533644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580776534060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580776534060 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776538823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:40 Progress: Loading riscv-test/platform.qsys " "2020.02.04.01:35:40 Progress: Loading riscv-test/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776540544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:40 Progress: Reading input file " "2020.02.04.01:35:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776540683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:40 Progress: Adding Instruction_Cache_0 \[Instruction_Cache 1.0\] " "2020.02.04.01:35:40 Progress: Adding Instruction_Cache_0 \[Instruction_Cache 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776540734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module Instruction_Cache_0 " "2020.02.04.01:35:41 Progress: Parameterizing module Instruction_Cache_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding jtag_master \[altera_jtag_avalon_master 19.1\] " "2020.02.04.01:35:41 Progress: Adding jtag_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module jtag_master " "2020.02.04.01:35:41 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding ledr \[altera_avalon_pio 19.1\] " "2020.02.04.01:35:41 Progress: Adding ledr \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module ledr " "2020.02.04.01:35:41 Progress: Parameterizing module ledr" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding riscv_data \[altera_avalon_onchip_memory2 19.1\] " "2020.02.04.01:35:41 Progress: Adding riscv_data \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module riscv_data " "2020.02.04.01:35:41 Progress: Parameterizing module riscv_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding riscv_sdram \[altera_avalon_new_sdram_controller 19.1\] " "2020.02.04.01:35:41 Progress: Adding riscv_sdram \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module riscv_sdram " "2020.02.04.01:35:41 Progress: Parameterizing module riscv_sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding riscv_simple_sv_0 \[riscv_simple_sv 1.0\] " "2020.02.04.01:35:41 Progress: Adding riscv_simple_sv_0 \[riscv_simple_sv 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module riscv_simple_sv_0 " "2020.02.04.01:35:41 Progress: Parameterizing module riscv_simple_sv_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding riscv_text \[altera_avalon_onchip_memory2 19.1\] " "2020.02.04.01:35:41 Progress: Adding riscv_text \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module riscv_text " "2020.02.04.01:35:41 Progress: Parameterizing module riscv_text" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding sw \[altera_avalon_pio 19.1\] " "2020.02.04.01:35:41 Progress: Adding sw \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module sw " "2020.02.04.01:35:41 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.02.04.01:35:41 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing module sys_sdram_pll " "2020.02.04.01:35:41 Progress: Parameterizing module sys_sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Building connections " "2020.02.04.01:35:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Parameterizing connections " "2020.02.04.01:35:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:41 Progress: Validating " "2020.02.04.01:35:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776541207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:35:42 Progress: Done reading input file " "2020.02.04.01:35:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776542935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.riscv_sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Platform.riscv_sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776543216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776543216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.sys_sdram_pll: Refclk Freq: 50.0 " "Platform.sys_sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776543216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776543663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master riscv_simple_sv_0.text_master and slave Instruction_Cache_0.core because they have different value on parameter linewrapBursts. " "Interconnect is inserted between master riscv_simple_sv_0.text_master and slave Instruction_Cache_0.core because they have different value on parameter linewrapBursts." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776544692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instruction_Cache_0: \"platform\" instantiated Instruction_Cache \"Instruction_Cache_0\" " "Instruction_Cache_0: \"platform\" instantiated Instruction_Cache \"Instruction_Cache_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master: \"platform\" instantiated altera_jtag_avalon_master \"jtag_master\" " "Jtag_master: \"platform\" instantiated altera_jtag_avalon_master \"jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Starting RTL generation for module 'platform_ledr' " "Ledr: Starting RTL generation for module 'platform_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_ledr --dir=/tmp/alt8296_9151013022969282860.dir/0003_ledr_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0003_ledr_gen//platform_ledr_component_configuration.pl  --do_build_sim=0  \] " "Ledr:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_ledr --dir=/tmp/alt8296_9151013022969282860.dir/0003_ledr_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0003_ledr_gen//platform_ledr_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Done RTL generation for module 'platform_ledr' " "Ledr: Done RTL generation for module 'platform_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: \"platform\" instantiated altera_avalon_pio \"ledr\" " "Ledr: \"platform\" instantiated altera_avalon_pio \"ledr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data: Starting RTL generation for module 'platform_riscv_data' " "Riscv_data: Starting RTL generation for module 'platform_riscv_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_data --dir=/tmp/alt8296_9151013022969282860.dir/0004_riscv_data_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0004_riscv_data_gen//platform_riscv_data_component_configuration.pl  --do_build_sim=0  \] " "Riscv_data:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_data --dir=/tmp/alt8296_9151013022969282860.dir/0004_riscv_data_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0004_riscv_data_gen//platform_riscv_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data: Done RTL generation for module 'platform_riscv_data' " "Riscv_data: Done RTL generation for module 'platform_riscv_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_data\" " "Riscv_data: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram: Starting RTL generation for module 'platform_riscv_sdram' " "Riscv_sdram: Starting RTL generation for module 'platform_riscv_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platform_riscv_sdram --dir=/tmp/alt8296_9151013022969282860.dir/0005_riscv_sdram_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0005_riscv_sdram_gen//platform_riscv_sdram_component_configuration.pl  --do_build_sim=0  \] " "Riscv_sdram:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platform_riscv_sdram --dir=/tmp/alt8296_9151013022969282860.dir/0005_riscv_sdram_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0005_riscv_sdram_gen//platform_riscv_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776545945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram: Done RTL generation for module 'platform_riscv_sdram' " "Riscv_sdram: Done RTL generation for module 'platform_riscv_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram: \"platform\" instantiated altera_avalon_new_sdram_controller \"riscv_sdram\" " "Riscv_sdram: \"platform\" instantiated altera_avalon_new_sdram_controller \"riscv_sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0: \"platform\" instantiated riscv_simple_sv \"riscv_simple_sv_0\" " "Riscv_simple_sv_0: \"platform\" instantiated riscv_simple_sv \"riscv_simple_sv_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text: Starting RTL generation for module 'platform_riscv_text' " "Riscv_text: Starting RTL generation for module 'platform_riscv_text'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_text --dir=/tmp/alt8296_9151013022969282860.dir/0007_riscv_text_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0007_riscv_text_gen//platform_riscv_text_component_configuration.pl  --do_build_sim=0  \] " "Riscv_text:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_text --dir=/tmp/alt8296_9151013022969282860.dir/0007_riscv_text_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0007_riscv_text_gen//platform_riscv_text_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text: Done RTL generation for module 'platform_riscv_text' " "Riscv_text: Done RTL generation for module 'platform_riscv_text'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_text\" " "Riscv_text: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_text\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'platform_sw' " "Sw: Starting RTL generation for module 'platform_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_sw --dir=/tmp/alt8296_9151013022969282860.dir/0008_sw_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0008_sw_gen//platform_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_sw --dir=/tmp/alt8296_9151013022969282860.dir/0008_sw_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_9151013022969282860.dir/0008_sw_gen//platform_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'platform_sw' " "Sw: Done RTL generation for module 'platform_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"platform\" instantiated altera_avalon_pio \"sw\" " "Sw: \"platform\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll: \"platform\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll\" " "Sys_sdram_pll: \"platform\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776546983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"riscv_simple_sv_0_data_master_translator\" " "Riscv_simple_sv_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"riscv_simple_sv_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"riscv_sdram_s1_translator\" " "Riscv_sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"riscv_sdram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"riscv_simple_sv_0_data_master_agent\" " "Riscv_simple_sv_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"riscv_simple_sv_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"riscv_sdram_s1_agent\" " "Riscv_sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"riscv_sdram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"riscv_simple_sv_0_data_master_limiter\" " "Riscv_simple_sv_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"riscv_simple_sv_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"riscv_sdram_s1_burst_adapter\" " "Riscv_sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"riscv_sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter\" " "Riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Done \"platform\" with 58 modules, 109 files " "Platform: Done \"platform\" with 58 modules, 109 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776547683 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platform.qsys " "Finished elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776548899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv-test.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv-test.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_test " "Found entity 1: riscv_test" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "db/ip/platform/platform.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "db/ip/platform/submodules/adder.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/platform/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549068 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549068 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549068 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549068 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549068 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549068 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/platform/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/platform/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/platform/submodules/altera_default_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/platform/submodules/altera_incr_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549077 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549077 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/platform/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/platform/submodules/altera_jtag_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/platform/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549081 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549083 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549083 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549083 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549083 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/platform/submodules/altera_merlin_master_agent.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/platform/submodules/altera_merlin_master_translator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/platform/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549091 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/platform/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/platform/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/platform/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/platform/submodules/altera_reset_synchronizer.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/platform/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/platform/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/platform/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "db/ip/platform/submodules/alu.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549101 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(31) " "Verilog HDL warning at alu_control.sv(31): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776549102 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(56) " "Verilog HDL warning at alu_control.sv(56): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776549102 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(63) " "Verilog HDL warning at alu_control.sv(63): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776549102 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(74) " "Verilog HDL warning at alu_control.sv(74): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776549102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/config.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/config.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/control_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/control_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_transfer " "Found entity 1: control_transfer" {  } { { "db/ip/platform/submodules/control_transfer.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/control_transfer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549103 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory_interface.sv(63) " "Verilog HDL warning at data_memory_interface.sv(63): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/data_memory_interface.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/data_memory_interface.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776549104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/data_memory_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/data_memory_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_interface " "Found entity 1: data_memory_interface" {  } { { "db/ip/platform/submodules/data_memory_interface.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/data_memory_interface.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/get_data_from_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_data_from_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_data_from_lane " "Found entity 1: get_data_from_lane" {  } { { "db/ip/platform/submodules/get_data_from_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/get_position_for_new_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_position_for_new_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_position_for_new_lane " "Found entity 1: get_position_for_new_lane" {  } { { "db/ip/platform/submodules/get_position_for_new_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_position_for_new_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/get_tag_index.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_tag_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_tag_index " "Found entity 1: get_tag_index" {  } { { "db/ip/platform/submodules/get_tag_index.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_tag_index.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/immediate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/immediate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "db/ip/platform/submodules/immediate_generator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/immediate_generator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/instruction_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache " "Found entity 1: instruction_cache" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/instruction_cache_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_cache_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_memory " "Found entity 1: instruction_cache_memory" {  } { { "db/ip/platform/submodules/instruction_cache_memory.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "db/ip/platform/submodules/instruction_decoder.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_decoder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "db/ip/platform/submodules/multiplexer.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2 " "Found entity 1: multiplexer2" {  } { { "db/ip/platform/submodules/multiplexer2.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer2.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4 " "Found entity 1: multiplexer4" {  } { { "db/ip/platform/submodules/multiplexer4.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer4.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer8.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer8 " "Found entity 1: multiplexer8" {  } { { "db/ip/platform/submodules/multiplexer8.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master " "Found entity 1: platform_jtag_master" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master_b2p_adapter " "Found entity 1: platform_jtag_master_b2p_adapter" {  } { { "db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master_p2b_adapter " "Found entity 1: platform_jtag_master_p2b_adapter" {  } { { "db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master_timing_adt " "Found entity 1: platform_jtag_master_timing_adt" {  } { { "db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_ledr " "Found entity 1: platform_ledr" {  } { { "db/ip/platform/submodules/platform_ledr.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_002 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_004 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549128 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549129 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549130 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_002 " "Found entity 2: platform_mm_interconnect_0_router_002" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549131 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_003 " "Found entity 2: platform_mm_interconnect_0_router_003" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_004_default_decode " "Found entity 1: platform_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549132 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_004 " "Found entity 2: platform_mm_interconnect_0_router_004" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_006_default_decode " "Found entity 1: platform_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549133 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_006 " "Found entity 2: platform_mm_interconnect_0_router_006" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: platform_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549134 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_007 " "Found entity 2: platform_mm_interconnect_0_router_007" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux_004 " "Found entity 1: platform_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_002 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1 " "Found entity 1: platform_mm_interconnect_1" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_demux " "Found entity 1: platform_mm_interconnect_1_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_mux " "Found entity 1: platform_mm_interconnect_1_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_default_decode " "Found entity 1: platform_mm_interconnect_1_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549142 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router " "Found entity 2: platform_mm_interconnect_1_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776549142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_001_default_decode " "Found entity 1: platform_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549143 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router_001 " "Found entity 2: platform_mm_interconnect_1_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_rsp_mux " "Found entity 1: platform_mm_interconnect_1_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_riscv_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_riscv_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_riscv_data " "Found entity 1: platform_riscv_data" {  } { { "db/ip/platform/submodules/platform_riscv_data.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_riscv_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_riscv_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_riscv_sdram_input_efifo_module " "Found entity 1: platform_riscv_sdram_input_efifo_module" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549146 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_riscv_sdram " "Found entity 2: platform_riscv_sdram" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_riscv_text.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_riscv_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_riscv_text " "Found entity 1: platform_riscv_text" {  } { { "db/ip/platform/submodules/platform_riscv_text.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sw " "Found entity 1: platform_sw" {  } { { "db/ip/platform/submodules/platform_sw.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_sys_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sys_sdram_pll " "Found entity 1: platform_sys_sdram_pll" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sys_sdram_pll_sys_pll " "Found entity 1: platform_sys_sdram_pll_sys_pll" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "db/ip/platform/submodules/regfile.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/regfile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "db/ip/platform/submodules/register.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/register.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/riscv_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/riscv_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_core " "Found entity 1: riscv_core" {  } { { "db/ip/platform/submodules/riscv_core.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlecycle_control.sv(36) " "Verilog HDL warning at singlecycle_control.sv(36): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/singlecycle_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776549151 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlecycle_control.sv(39) " "Verilog HDL warning at singlecycle_control.sv(39): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/singlecycle_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776549151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/singlecycle_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle_control " "Found entity 1: singlecycle_control" {  } { { "db/ip/platform/submodules/singlecycle_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/singlecycle_ctlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_ctlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle_ctlpath " "Found entity 1: singlecycle_ctlpath" {  } { { "db/ip/platform/submodules/singlecycle_ctlpath.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/singlecycle_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle_datapath " "Found entity 1: singlecycle_datapath" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/text_memory_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/text_memory_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_memory_interface " "Found entity 1: text_memory_interface" {  } { { "db/ip/platform/submodules/text_memory_interface.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/text_memory_interface.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/update_LRU.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_LRU.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_LRU " "Found entity 1: update_LRU" {  } { { "db/ip/platform/submodules/update_LRU.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/update_data_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_data_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_data_lane " "Found entity 1: update_data_lane" {  } { { "db/ip/platform/submodules/update_data_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_data_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/update_tag_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_tag_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_tag_lane " "Found entity 1: update_tag_lane" {  } { { "db/ip/platform/submodules/update_tag_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_tag_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776549156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(40) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(40): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776549156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(41) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(41): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776549156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(42) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(42): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776549156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(43) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(43): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776549156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache_memory instruction_cache_memory.v(36) " "Verilog HDL Parameter Declaration warning at instruction_cache_memory.v(36): Parameter Declaration in module \"instruction_cache_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache_memory.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776549157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "get_data_from_lane get_data_from_lane.v(18) " "Verilog HDL Parameter Declaration warning at get_data_from_lane.v(18): Parameter Declaration in module \"get_data_from_lane\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/get_data_from_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776549158 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(318) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776549173 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(328) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776549173 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(338) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776549173 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(682) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776549175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_test " "Elaborating entity \"riscv_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580776549277 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 riscv-test.v(28) " "Output port \"HEX0\" at riscv-test.v(28) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776549278 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 riscv-test.v(29) " "Output port \"HEX1\" at riscv-test.v(29) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776549278 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 riscv-test.v(30) " "Output port \"HEX2\" at riscv-test.v(30) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776549278 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 riscv-test.v(31) " "Output port \"HEX3\" at riscv-test.v(31) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776549278 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 riscv-test.v(32) " "Output port \"HEX4\" at riscv-test.v(32) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776549278 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 riscv-test.v(33) " "Output port \"HEX5\" at riscv-test.v(33) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776549278 "|riscv_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:u0 " "Elaborating entity \"platform\" for hierarchy \"platform:u0\"" {  } { { "riscv-test.v" "u0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776549281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache platform:u0\|instruction_cache:instruction_cache_0 " "Elaborating entity \"instruction_cache\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\"" {  } { { "db/ip/platform/platform.v" "instruction_cache_0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776549300 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "instruction_cache.v(154) " "Verilog HDL Conditional Statement error at instruction_cache.v(154): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 154 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580776549338 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instruction_cache.v(137) " "Verilog HDL Always Construct warning at instruction_cache.v(137): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580776549341 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[63\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[63\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[63\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[63\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[63\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[63\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[63\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[63\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[62\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[62\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[62\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[62\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[62\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[62\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[62\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[62\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[61\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[61\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[61\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[61\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[61\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[61\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[61\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[61\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[60\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[60\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[60\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[60\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[60\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[60\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[60\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[60\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[59\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[59\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[59\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[59\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[59\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[59\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[59\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[59\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549486 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[58\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[58\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[58\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[58\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[58\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[58\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[58\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[58\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[57\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[57\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[57\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[57\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[57\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[57\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[57\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[57\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[56\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[56\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[56\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[56\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[56\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[56\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[56\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[56\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[55\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[55\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[55\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[55\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[55\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[55\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[55\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[55\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[54\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[54\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[54\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[54\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[54\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[54\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[54\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[54\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[53\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[53\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[53\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[53\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549487 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[53\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[53\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[53\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[53\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[52\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[52\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[52\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[52\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[52\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[52\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[52\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[52\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[51\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[51\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[51\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[51\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[51\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[51\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[51\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[51\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[50\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[50\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[50\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[50\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[50\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[50\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[50\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[50\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[49\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[49\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[49\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[49\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549488 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[49\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[49\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[49\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[49\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[48\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[48\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[48\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[48\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[48\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[48\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[48\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[48\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[47\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[47\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[47\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[47\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[47\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[47\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[47\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[47\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[46\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[46\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[46\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[46\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[46\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[46\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[46\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[46\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[45\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[45\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[45\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[45\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[45\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[45\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[45\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[45\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[44\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[44\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[44\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[44\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549489 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[44\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[44\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[44\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[44\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[43\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[43\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[43\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[43\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[43\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[43\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[43\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[43\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[42\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[42\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[42\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[42\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[42\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[42\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[42\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[42\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[41\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[41\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[41\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[41\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[41\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[41\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[41\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[41\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[40\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[40\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[40\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[40\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[40\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[40\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[40\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[40\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[39\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[39\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[39\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[39\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[39\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[39\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[39\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[39\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549490 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[38\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[38\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[38\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[38\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[38\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[38\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[38\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[38\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[37\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[37\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[37\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[37\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[37\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[37\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[37\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[37\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[36\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[36\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[36\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[36\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[36\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[36\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[36\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[36\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[35\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[35\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[35\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[35\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[35\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[35\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[35\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[35\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[34\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[34\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[34\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[34\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[34\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[34\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[34\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[34\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[33\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[33\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[33\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[33\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549491 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[33\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[33\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[33\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[33\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[32\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[32\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[32\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[32\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[32\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[32\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[32\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[32\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[31\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[31\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[31\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[31\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[31\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[31\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[31\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[31\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[30\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[30\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[30\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[30\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[30\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[30\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[30\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[30\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[29\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[29\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549492 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[29\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[29\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[29\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[29\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[29\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[29\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[28\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[28\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[28\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[28\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[28\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[28\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[28\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[28\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[27\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[27\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[27\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[27\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[27\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[27\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[27\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[27\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[26\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[26\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[26\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[26\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[26\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[26\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[26\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[26\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[25\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[25\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[25\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[25\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[25\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[25\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[25\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[25\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[24\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[24\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[24\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[24\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549493 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[24\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[24\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[24\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[24\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[23\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[23\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[23\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[23\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[23\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[23\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[23\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[23\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[22\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[22\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[22\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[22\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[22\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[22\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[22\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[22\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[21\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[21\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[21\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[21\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[21\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[21\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[21\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[21\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[20\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[20\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[20\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[20\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[20\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[20\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[20\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[20\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[19\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[19\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[19\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[19\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[19\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[19\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549494 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[19\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[19\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[18\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[18\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[18\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[18\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[18\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[18\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[18\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[18\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[17\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[17\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[17\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[17\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[17\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[17\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[17\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[17\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[16\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[16\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[16\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[16\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[16\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[16\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[16\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[16\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[15\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[15\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[15\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[15\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[15\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[15\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[15\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[15\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[14\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[14\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[14\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[14\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[14\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[14\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[14\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[14\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549495 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[13\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[13\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[13\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[13\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[13\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[13\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[13\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[13\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[12\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[12\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[12\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[12\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[12\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[12\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[12\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[12\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[11\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[11\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[11\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[11\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[11\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[11\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[11\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[11\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[10\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[10\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[10\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[10\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[10\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[10\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[10\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[10\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[9\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[9\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[9\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[9\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[9\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[9\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[9\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[9\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[8\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[8\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549496 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[8\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[8\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[8\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[8\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[8\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[8\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[7\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[7\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[7\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[7\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[7\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[7\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[7\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[7\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[6\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[6\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[6\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[6\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[6\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[6\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[6\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[6\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[5\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[5\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[5\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[5\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[5\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[5\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[5\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[5\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[4\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[4\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[4\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[4\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[4\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[4\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[4\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[4\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[3\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[3\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[3\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[3\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549497 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[3\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[3\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[3\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[3\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[2\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[2\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[2\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[2\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[2\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[2\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[2\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[2\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[1\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[1\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[1\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[1\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[1\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[1\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[1\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[1\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[0\]\[0\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[0\]\[0\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[0\]\[1\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[0\]\[1\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[0\]\[2\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[0\]\[2\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_lanes\[0\]\[3\] instruction_cache.v(137) " "Inferred latch for \"valid_lanes\[0\]\[3\]\" at instruction_cache.v(137)" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549498 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "platform:u0\|instruction_cache:instruction_cache_0 " "Can't elaborate user hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\"" {  } { { "db/ip/platform/platform.v" "instruction_cache_0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 111 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776549573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.map.smsg " "Generated suppressed messages file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549612 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580776549689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb  4 01:35:49 2020 " "Processing ended: Tue Feb  4 01:35:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580776549689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580776549689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580776549689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549689 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776549776 ""}
