#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jul 15 14:18:19 2024
# Process ID: 6108
# Current directory: C:/Dev/apollo_sm_vivado/apollo_sm_xu8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23116 C:\Dev\apollo_sm_vivado\apollo_sm_xu8\apollo_sm_xu8.xpr
# Log file: C:/Dev/apollo_sm_vivado/apollo_sm_xu8/vivado.log
# Journal file: C:/Dev/apollo_sm_vivado/apollo_sm_xu8\vivado.jou
# Running On: Thorntanker, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/bd/zynq_bd/zynq_bd.bd}
startgroup
set_property CONFIG.NUM_MI {9} [get_bd_cells AXI_C2C_INTERCONNECT]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {5 1905 2443} [get_bd_cells axi_dma_0]
set_property location {4 1947 2340} [get_bd_cells axi_dma_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins AXI_C2C_INTERCONNECT/M08_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
set_property location {4 1922 3516} [get_bd_cells axi_dma_0]
open_project C:/Dev/VHDL/cdma_demo/cdma_demo.xpr
update_compile_order -fileset sources_1
current_project apollo_sm_xu8
report_ip_status -name ip_status 
current_project cdma_demo
open_bd_design {C:/Dev/VHDL/cdma_demo/cdma_demo.srcs/sources_1/bd/design_1/design_1.bd}
current_project apollo_sm_xu8
save_bd_design
close_bd_design [get_bd_designs zynq_bd]
open_bd_design {C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/bd/zynq_bd/zynq_bd.bd}
current_project cdma_demo
source C:/Users/aymer/Downloads/axi_dma_user_space_app/zynqmp_axidma_bd.tcl
close_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {4 1514 3417} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
startgroup
set_property -dict [list \
  CONFIG.PSU__SAXIGP2__DATA_WIDTH {32} \
  CONFIG.PSU__USE__S_AXI_GP2 {1} \
] [get_bd_cells ZynqMPSoC]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {2 407 3185} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins ZynqMPSoC/S_AXI_HP0_FPD]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S01_AXI]
connect_bd_net [get_bd_pins AXI_C2C_INTERCONNECT/M08_ARESETN] [get_bd_pins sys_resetter_c2c/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI_C2C_INTERCONNECT/M08_ACLK] [get_bd_pins ZynqMPSoC/pl_clk1]
connect_bd_net [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins ZynqMPSoC/pl_clk1]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins ZynqMPSoC/pl_clk1]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins ZynqMPSoC/pl_clk1]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins ZynqMPSoC/pl_clk1]
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins sys_resetter_c2c/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins sys_resetter_c2c/peripheral_aresetn]
connect_bd_net [get_bd_pins ZynqMPSoC/saxihp0_fpd_aclk] [get_bd_pins ZynqMPSoC/pl_clk1]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins ZynqMPSoC/pl_clk1]
startgroup
endgroup
save_bd_design
validate_bd_design
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs ZynqMPSoC/SAXIGP2/HP0_DDR_HIGH] -force
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_MM2S/SEG_ZynqMPSoC_HP0_DDR_HIGH]
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs ZynqMPSoC/SAXIGP2/HP0_DDR_HIGH] -force
set_property offset 0x000000000 [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_ZynqMPSoC_HP0_DDR_HIGH}]
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs ZynqMPSoC/SAXIGP2/HP0_DDR_LOW] -force
set_property offset 0x800000000 [get_bd_addr_segs {DMA_JTAG/axi_dma_0/Data_MM2S/SEG_ZynqMPSoC_HP1_DDR_HIGH}]
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_MM2S/SEG_ZynqMPSoC_HP0_DDR_LOW]
set_property range 1G [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_ZynqMPSoC_HP0_DDR_HIGH}]
assign_bd_address
validate_bd_design
save_bd_design
launch_runs synth_1 -jobs 10
