
<html><head><title>Wreal Interaction with Nets of Built-In Nettype</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669024" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Wreal Interaction with Nets of Built-In Nettype" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Real Number Modeling, User-Defined Nettypes, Wreal/Real Nets," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669024" />
<meta name="NextFile" content="SystemVerilog_Interconnects.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Wreal Interaction with Nets of Built-In Nettype" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions.html" title="Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions">Wreal_Interaction_with_Built-I ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SystemVerilog_Interconnects.html" title="SystemVerilog_Interconnects">SystemVerilog_Interconnects</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Wreal Interaction with Nets of Built-In Nettype</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The following are some of the extended functionalities you can use with wreal designs and how it works with built-in nettypes:</p>
<ul><li><strong>Wreal Coercion</strong>: In general, nets of built-in nettype behave in a similar manner to the wreal nets. Wreal coercion takes place before port compatibility checking, therefore, once the type of the port is fully known, port compatibility described in<a href="Handling_Port_Connections_of_Nettypes.html">&#160;Handling Port Connections&#160;</a><span style="letter-spacing: 0.0px;">is considered.</span>
<p>Connecting an implied interconnect wire to a net of built-in nettype coerces that implied interconnect to a wreal net. The type of the coerced wreal net is determined by identifying the wreal type that corresponds to the net of built-in nettypes resolution functions described in&#160;<a href="Specifying_Built-In_SystemVerilog_Nettypes.html#SpecifyingBuiltInSystemVerilogNettypes-1063265">Table, Built-In Resolution Functions</a>.</p>

<p>Connecting a net of built-in nettype to a generic wreal net coerces the type of the generic wreal net in the same manner that it coerces an implied interconnect. The final type of the generic wreal is determined by identifying the wreal type that corresponds to the net of built-in nettypes resolution function described in&#160;<a href="Specifying_Built-In_SystemVerilog_Nettypes.html#SpecifyingBuiltInSystemVerilogNettypes-1063265">Table, Built-In Resolution Functions</a>.</p>

<p>If an array of nets of built-in nettype is connected to a collapsible concatenation of nets, all nets in the concatenation that are coercible to wreal is coerced. The type of the coerced wreal nets is determined by identifying the wreal type that corresponds to the net of built-in nettypes resolution function described in&#160;<a href="Specifying_Built-In_SystemVerilog_Nettypes.html#SpecifyingBuiltInSystemVerilogNettypes-1063265">Table, Built-In Resolution Functions</a>. If any of the nets are not coercible they are not coerced and an R2L connect modules is inserted.</p>

<p>If an array of nets of built-in nettype is connected to a non-collapsible concatenation expression no coercion occurs, even if some of the elements of the concatenation would otherwise be coercible.</p>
</li><li><strong>Discipline Resolution</strong>: Discrete or continuous disciplines are not propagated to the nets of built-in nettype and discipline resolution does not propagate disciplines through them in either detailed or default discipline resolution.</li><li><strong>Connect Module Insertion</strong>: Insertion of Verilog-AMS wreal connect modules on nets of built-in nettype is allowed only through the<code style="letter-spacing: 0.0px;">&#160;ie&#160;</code><span style="letter-spacing: 0.0px;">card mechanism. The following connections are supported with an inserted connect module:</span><ul><li><span style=""><strong>Net of built-in nettype to electrical net</strong>.</span>&#160;If an&#160;<code>ie</code>&#160;card exists that applies to this connection, a VAMS connect module with one wreal port of the appropriate direction, one electrical port of appropriate direction, and <code>vsup</code> as defined in the applied<code>&#160;ie&#160;</code>card are inserted.</li><li><span style=""><strong>Net of built-in nettype to logic net or variable</strong>.</span>&#160;If an&#160;<code>ie</code>&#160;card exists that applies to this connection, a VAMS connect module with one wreal port of the appropriate direction, one digital logic wire port of appropriate direction, and <code>vsup</code> as defined in the applied ie card are inserted.</li></ul></li></ul>
<p>&#160; &#160; &#160; &#160; &#160; If a connect module is needed on a net of built-in nettype and there is no&#160;<code style="letter-spacing: 0.0px;">ie</code><span style="letter-spacing: 0.0px;">&#160;card that would apply to that connection, an error is generated and no connect module is inserted.</span></p>
<ul><li><strong>Wreal Concatenation</strong>: Connections of wreal concatenations to arrays of nets of built-in nettype are allowed as long as the concatenation only contains wreal nets (coerced or declared). The port collapses to a single simulated net. If the port cannot collapse, an error is generated. <br /><br />The following connections are not supported:<ul><li>Inherited connections on nets of built-in nettype</li><li>Bit-select, part-select, and indexed part-select of concatenation expressions</li></ul></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions.html" id="prev" title="Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions">Wreal_Interaction_with_Built-I ...</a></em></b><b><em><a href="SystemVerilog_Interconnects.html" id="nex" title="SystemVerilog_Interconnects">SystemVerilog_Interconnects</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>