<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 49</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#000000;}
	.ft02{font-size:11px;font-family:Times;color:#0860a8;}
	.ft03{font-size:9px;font-family:Times;color:#0860a8;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page49-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce049.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 3A</p>
<p style="position:absolute;top:1102px;left:817px;white-space:nowrap" class="ft01">xlix</p>
<p style="position:absolute;top:47px;left:773px;white-space:nowrap" class="ft02">CONTENTS</p>
<p style="position:absolute;top:78px;left:810px;white-space:nowrap" class="ft03">PAGE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1360.html">Table&#160;35-8.</a></p>
<p style="position:absolute;top:100px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1360.html">Specific MSRs&#160;Supported&#160;by Intel®&#160;Atom™&#160;Processors&#160;with&#160;CPUID Signature&#160;06_37H, 06_4AH,&#160;06_5AH,&#160;06_5DH35-80</a></p>
<p style="position:absolute;top:115px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1362.html">Table 35-9.</a></p>
<p style="position:absolute;top:115px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1362.html">Specific MSRs Supported&#160;by&#160;Intel® Atom™ Processor E3000 Series&#160;with&#160;CPUID Signature 06_37H&#160;&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;35-82</a></p>
<p style="position:absolute;top:130px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1362.html">Table&#160;35-10.</a></p>
<p style="position:absolute;top:130px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1362.html">Specific MSRs&#160;Supported&#160;by Intel®&#160;Atom™&#160;Processor C2000 Series&#160;with&#160;CPUID Signature 06_4DH&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;35-82</a></p>
<p style="position:absolute;top:145px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1364.html">Table&#160;35-11.</a></p>
<p style="position:absolute;top:145px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1364.html">&#160;MSRs&#160;in&#160;Intel Atom&#160;Processors&#160;Based&#160;on&#160;the Airmont Microarchitecture&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;35-84</a></p>
<p style="position:absolute;top:160px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1366.html">Table&#160;35-12.</a></p>
<p style="position:absolute;top:160px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1366.html">&#160;MSRs in&#160;Next Generation&#160;Intel Atom&#160;Processors Based&#160;on&#160;the Goldmont Microarchitecture&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;.&#160;35-86</a></p>
<p style="position:absolute;top:175px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1387.html">Table&#160;35-13.</a></p>
<p style="position:absolute;top:175px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1387.html">MSRs in&#160;Processors Based on Intel®&#160;Microarchitecture&#160;Code&#160;Name Nehalem.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-107</a></p>
<p style="position:absolute;top:190px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1404.html">Table&#160;35-14.</a></p>
<p style="position:absolute;top:190px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1404.html">Additional MSRs&#160;in&#160;Intel® Xeon® Processor 5500 and 3400 Series&#160;.&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-124</a></p>
<p style="position:absolute;top:205px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1406.html">Table&#160;35-15.</a></p>
<p style="position:absolute;top:205px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1406.html">Additional MSRs&#160;in&#160;Intel® Xeon® Processor 7500 Series&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-126</a></p>
<p style="position:absolute;top:220px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1420.html">Table 35-16.</a></p>
<p style="position:absolute;top:220px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1420.html">Additional&#160;MSRs&#160;Supported&#160;by&#160;Intel Processors&#160;</a></p>
<p style="position:absolute;top:235px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1420.html">(Based&#160;on&#160;Intel® Microarchitecture&#160;Code&#160;Name&#160;Westmere)35-140</a></p>
<p style="position:absolute;top:250px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1421.html">Table&#160;35-17.</a></p>
<p style="position:absolute;top:250px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1421.html">Additional MSRs&#160;Supported&#160;by&#160;Intel® Xeon® Processor E7&#160;Family&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;.&#160;.&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-141</a></p>
<p style="position:absolute;top:265px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1423.html">Table&#160;35-18.</a></p>
<p style="position:absolute;top:265px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1423.html">MSRs&#160;Supported&#160;by Intel® Processors&#160;</a></p>
<p style="position:absolute;top:280px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1423.html">based on&#160;Intel® microarchitecture code&#160;name&#160;Sandy&#160;Bridge35-143</a></p>
<p style="position:absolute;top:295px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1442.html">Table 35-19.</a></p>
<p style="position:absolute;top:295px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1442.html">MSRs Supported by&#160;2nd Generation&#160;Intel® Core™ Processors (Intel® microarchitecture code&#160;name&#160;Sandy Bridge)35-162</a></p>
<p style="position:absolute;top:310px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1443.html">Table&#160;35-20.</a></p>
<p style="position:absolute;top:310px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1443.html">Uncore&#160;PMU MSRs Supported&#160;by 2nd&#160;Generation&#160;Intel® Core™&#160;Processors.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-163</a></p>
<p style="position:absolute;top:325px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1446.html">Table&#160;35-21.</a></p>
<p style="position:absolute;top:325px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1446.html">Selected&#160;MSRs&#160;Supported by&#160;Intel® Xeon® Processors&#160;E5 Family (based&#160;on&#160;Sandy Bridge&#160;microarchitecture)&#160;.&#160;. .35-166</a></p>
<p style="position:absolute;top:340px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1449.html">Table&#160;35-22.</a></p>
<p style="position:absolute;top:340px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1449.html">Uncore&#160;PMU MSRs in&#160;Intel® Xeon®&#160;Processor E5&#160;Family&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;.&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-169</a></p>
<p style="position:absolute;top:355px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1452.html">Table&#160;35-23.</a></p>
<p style="position:absolute;top:355px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1452.html">Additional MSRs&#160;Supported by&#160;3rd&#160;Generation&#160;Intel® Core™ Processors (based&#160;on&#160;Intel® microarchitecture&#160;code&#160;name&#160;Ivy&#160;</a></p>
<p style="position:absolute;top:370px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1452.html">Bridge)35-172</a></p>
<p style="position:absolute;top:385px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1456.html">Table 35-24.</a></p>
<p style="position:absolute;top:385px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1456.html">MSRs Supported by&#160;Intel® Xeon® Processors E5&#160;v2 Product Family (based&#160;on&#160;Ivy Bridge-E microarchitecture). .35-176</a></p>
<p style="position:absolute;top:400px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1463.html">Table&#160;35-25.</a></p>
<p style="position:absolute;top:400px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1463.html">Additional MSRs&#160;Supported&#160;by&#160;Intel® Xeon® Processor&#160;E7&#160;v2&#160;Family with&#160;DisplayFamily_DisplayModel Signature&#160;06_3EH</a></p>
<p style="position:absolute;top:415px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1463.html">35-183</a></p>
<p style="position:absolute;top:430px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1466.html">Table&#160;35-26.</a></p>
<p style="position:absolute;top:430px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1466.html">Uncore&#160;PMU&#160;MSRs&#160;in&#160;Intel® Xeon®&#160;Processor E5&#160;v2 and&#160;E7 v2 Families&#160;&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-186</a></p>
<p style="position:absolute;top:445px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1468.html">Table&#160;35-27.</a></p>
<p style="position:absolute;top:445px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1468.html">Additional MSRs&#160;Supported&#160;by&#160;Processors&#160;based&#160;on&#160;the&#160;Haswell or&#160;Haswell-E&#160;microarchitectures.&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-188</a></p>
<p style="position:absolute;top:460px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1473.html">Table&#160;35-28.</a></p>
<p style="position:absolute;top:460px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1473.html">MSRs Supported&#160;by 4th Generation&#160;Intel® Core™ Processors (Haswell microarchitecture)&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .35-193</a></p>
<p style="position:absolute;top:475px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1484.html">Table 35-29.</a></p>
<p style="position:absolute;top:475px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1484.html">Additional&#160;Residency MSRs Supported by&#160;4th&#160;Generation&#160;Intel® Core™ Processors with DisplayFamily_DisplayModel&#160;</a></p>
<p style="position:absolute;top:490px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1484.html">Signature 06_45H35-204</a></p>
<p style="position:absolute;top:505px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1486.html">Table&#160;35-30.</a></p>
<p style="position:absolute;top:505px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1486.html">Additional MSRs&#160;Supported&#160;by&#160;Intel® Xeon® Processor E5&#160;v3&#160;Family&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-206</a></p>
<p style="position:absolute;top:520px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1495.html">Table&#160;35-31.</a></p>
<p style="position:absolute;top:520px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1495.html">Uncore&#160;PMU MSRs in&#160;Intel® Xeon®&#160;Processor E5&#160;v3 Family&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-215</a></p>
<p style="position:absolute;top:535px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1503.html">Table&#160;35-32.</a></p>
<p style="position:absolute;top:535px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1503.html">Additional MSRs&#160;Common to&#160;Processors Based&#160;the Broadwell Microarchitectures&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .35-223</a></p>
<p style="position:absolute;top:550px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1505.html">Table&#160;35-33.</a></p>
<p style="position:absolute;top:550px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1505.html">Additional MSRs&#160;Supported&#160;by&#160;Intel® Core™&#160;M Processors and&#160;5th Generation&#160;Intel® Core™&#160;Processors&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-225</a></p>
<p style="position:absolute;top:565px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1507.html">Table 35-34.</a></p>
<p style="position:absolute;top:565px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1507.html">Additional&#160;MSRs&#160;Common&#160;to Intel® Xeon® Processor D and&#160;Intel Xeon&#160;Processors E5&#160;v4 Family Based on&#160;the&#160;Broadwell&#160;</a></p>
<p style="position:absolute;top:580px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1507.html">Microarchitecture35-227</a></p>
<p style="position:absolute;top:595px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1516.html">Table&#160;35-35.</a></p>
<p style="position:absolute;top:595px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1516.html">Additional MSRs&#160;Supported&#160;by&#160;Intel® Xeon® Processor D with&#160;DisplayFamily_DisplayModel 06_56H&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-236</a></p>
<p style="position:absolute;top:610px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1518.html">Table 35-36.</a></p>
<p style="position:absolute;top:610px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1518.html">Additional&#160;MSRs&#160;Supported&#160;by&#160;Intel® Xeon® Processors&#160;with&#160;DisplayFamily_DisplayModel&#160;06_4FH&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-238</a></p>
<p style="position:absolute;top:625px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1522.html">Table 35-37.</a></p>
<p style="position:absolute;top:625px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1522.html">Additional&#160;MSRs&#160;Supported&#160;by&#160;6th Generation&#160;Intel® Core™ Processors&#160;Based on&#160;Skylake&#160;Microarchitecture&#160;.&#160;. .35-242</a></p>
<p style="position:absolute;top:640px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1539.html">Table&#160;35-38.</a></p>
<p style="position:absolute;top:640px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1539.html">Uncore&#160;PMU MSRs Supported&#160;by 6th&#160;Generation&#160;Intel® Core™&#160;Processors&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-259</a></p>
<p style="position:absolute;top:655px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1541.html">Table 35-39.</a></p>
<p style="position:absolute;top:655px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1541.html">Machine Check&#160;MSRs&#160;Supported by&#160;Future&#160;Intel®&#160;Xeon® Processors&#160;with&#160;DisplayFamily_DisplayModel&#160;06_55H&#160;35-261</a></p>
<p style="position:absolute;top:670px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1545.html">Table&#160;35-40.</a></p>
<p style="position:absolute;top:670px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1545.html">Selected&#160;MSRs Supported by&#160;Next&#160;Generation&#160;Intel®&#160;Xeon Phi™ Processors with DisplayFamily_DisplayModel Signature&#160;</a></p>
<p style="position:absolute;top:685px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1545.html">06_57H35-265</a></p>
<p style="position:absolute;top:700px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1558.html">Table&#160;35-41.</a></p>
<p style="position:absolute;top:700px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1558.html">MSRs in&#160;the Pentium®&#160;4 and&#160;Intel® Xeon® Processors&#160;&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-278</a></p>
<p style="position:absolute;top:715px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1582.html">Table&#160;35-42.</a></p>
<p style="position:absolute;top:715px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1582.html">MSRs&#160;Unique&#160;to&#160;64-bit&#160;Intel® Xeon® Processor&#160;MP with&#160;</a></p>
<p style="position:absolute;top:730px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1582.html">Up to an 8&#160;MB L3 Cache35-302</a></p>
<p style="position:absolute;top:745px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1583.html">Table&#160;35-43.</a></p>
<p style="position:absolute;top:745px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1583.html">MSRs Unique&#160;to&#160;Intel® Xeon® Processor 7100 Series.&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-303</a></p>
<p style="position:absolute;top:760px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1584.html">Table 35-44.</a></p>
<p style="position:absolute;top:760px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1584.html">MSRs in&#160;Intel® Core™&#160;Solo, Intel® Core™ Duo Processors, and&#160;Dual-Core&#160;Intel® Xeon® Processor LV. .&#160;. . .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .35-304</a></p>
<p style="position:absolute;top:775px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1593.html">Table&#160;35-45.</a></p>
<p style="position:absolute;top:775px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1593.html">MSRs in&#160;Pentium M&#160;Processors&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;.&#160;.&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-313</a></p>
<p style="position:absolute;top:790px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1600.html">Table 35-46.</a></p>
<p style="position:absolute;top:790px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1600.html">MSRs&#160;in&#160;the&#160;P6&#160;Family Processors&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-320</a></p>
<p style="position:absolute;top:805px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1608.html">Table&#160;35-47.</a></p>
<p style="position:absolute;top:805px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1608.html">MSRs in&#160;the Pentium Processor&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;.&#160;.&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.35-328</a></p>
<p style="position:absolute;top:820px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1686.html">Table&#160;36-1.</a></p>
<p style="position:absolute;top:820px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1686.html">COFI Type&#160;for Branch&#160;Instructions&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;36-2</a></p>
<p style="position:absolute;top:835px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1690.html">Table&#160;36-2.</a></p>
<p style="position:absolute;top:835px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1690.html">IP Filtering&#160;Packet&#160;Example&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;36-6</a></p>
<p style="position:absolute;top:850px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1695.html">Table&#160;36-3.</a></p>
<p style="position:absolute;top:850px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1695.html">ToPA Table Entry Fields&#160;.&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-11</a></p>
<p style="position:absolute;top:865px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1698.html">Table&#160;36-4.</a></p>
<p style="position:absolute;top:865px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1698.html">Algorithm&#160;to Manage&#160;Intel PT ToPA&#160;PMI and&#160;XSAVES/XRSTORS.&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-14</a></p>
<p style="position:absolute;top:880px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1699.html">Table&#160;36-5.</a></p>
<p style="position:absolute;top:880px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1699.html">Behavior&#160;on&#160;Restricted&#160;Memory Access. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-15</a></p>
<p style="position:absolute;top:895px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1700.html">Table&#160;36-6.</a></p>
<p style="position:absolute;top:895px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1700.html">IA32_RTIT_CTL&#160;MSR.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-16</a></p>
<p style="position:absolute;top:910px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1704.html">Table&#160;36-7.</a></p>
<p style="position:absolute;top:910px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1704.html">IA32_RTIT_STATUS MSR&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-20</a></p>
<p style="position:absolute;top:925px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1706.html">Table&#160;36-9.</a></p>
<p style="position:absolute;top:925px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1706.html">IA32_RTIT_OUTPUT_MASK_PTRS MSR.&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-22</a></p>
<p style="position:absolute;top:940px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1706.html">Table&#160;36-8.</a></p>
<p style="position:absolute;top:940px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1706.html">IA32_RTIT_OUTPUT_BASE&#160;MSR.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-22</a></p>
<p style="position:absolute;top:955px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1707.html">Table&#160;36-10.</a></p>
<p style="position:absolute;top:955px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1707.html">TSX Packet&#160;Scenarios.&#160;.&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-23</a></p>
<p style="position:absolute;top:970px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1710.html">Table&#160;36-11.</a></p>
<p style="position:absolute;top:970px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1710.html">CPUID Leaf&#160;14H&#160;Enumeration of&#160;Intel Processor Trace&#160;Capabilities&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-26</a></p>
<p style="position:absolute;top:985px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1712.html">Table 36-12.</a></p>
<p style="position:absolute;top:985px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1712.html">CPUID&#160;Leaf&#160;14H,&#160;sub-leaf&#160;1H&#160;Enumeration of&#160;Intel Processor&#160;Trace Capabilities. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-28</a></p>
<p style="position:absolute;top:1000px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1715.html">Table&#160;36-13.</a></p>
<p style="position:absolute;top:1000px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1715.html">Memory Layout of&#160;the&#160;Trace Configuration&#160;State&#160;Component.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;.&#160;.&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-31</a></p>
<p style="position:absolute;top:1015px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1717.html">Table&#160;36-14.</a></p>
<p style="position:absolute;top:1015px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1717.html">An&#160;Illustrative&#160;CYC Packet&#160;Example&#160;.&#160;.&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-33</a></p>
<p style="position:absolute;top:1030px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1720.html">Table&#160;36-15.</a></p>
<p style="position:absolute;top:1030px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1720.html">Compound&#160;Packet Event Summary&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-36</a></p>
<p style="position:absolute;top:1045px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1720.html">Table&#160;36-16.</a></p>
<p style="position:absolute;top:1045px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1720.html">TNT&#160;Packet Definition&#160;.&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-36</a></p>
<p style="position:absolute;top:1060px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1722.html">Table&#160;36-17.</a></p>
<p style="position:absolute;top:1060px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1722.html">IP Packet&#160;Definition. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;36-38</a></p>
</div>
</body>
</html>
