

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon Jul 22 20:54:56 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    20.083|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9716|  9716|  9716|  9716|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop  |  9714|  9714|        40|          5|          1|  1936|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 5, D = 40, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 42 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 2 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.4>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten75 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 44 'phi' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln37_1, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 45 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 46 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln37_7, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 47 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 48 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 49 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 50 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 51 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten75, -112" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 52 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten75, 1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 53 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter2_Loop_begin" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten, 176" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 55 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln11, i4 0, i4 %c_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 56 'select' 'select_ln37' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.02ns)   --->   "%select_ln37_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 57 'select' 'select_ln37_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %select_ln37_1 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 58 'zext' 'zext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 13, %zext_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 59 'mul' 'mul_ln1117' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 2, %r_0" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 60 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.02ns)   --->   "%select_ln37_2 = select i1 %icmp_ln11, i4 %add_ln26, i4 %r" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 61 'select' 'select_ln37_2' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%select_ln37_3 = select i1 %icmp_ln11, i4 3, i4 2" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 62 'select' 'select_ln37_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln37 = add i4 %r_0, %select_ln37_3" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 63 'add' 'add_ln37' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_8)   --->   "%select_ln37_4 = select i1 %icmp_ln11, i4 1, i4 %c" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 64 'select' 'select_ln37_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_9)   --->   "%select_ln37_5 = select i1 %icmp_ln11, i4 2, i4 %add_ln26_1" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 65 'select' 'select_ln37_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln11, true" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 66 'xor' 'xor_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 67 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln14, %xor_ln37" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 68 'and' 'and_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 1, %select_ln37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 69 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_6)   --->   "%or_ln37 = or i1 %and_ln37, %icmp_ln11" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 70 'or' 'or_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln37_6 = select i1 %or_ln37, i5 0, i5 %f_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 71 'select' 'select_ln37_6' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.02ns)   --->   "%select_ln37_7 = select i1 %and_ln37, i4 %add_ln26_3, i4 %select_ln37" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 72 'select' 'select_ln37_7' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %select_ln37_7 to i8" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 73 'zext' 'zext_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %mul_ln1117, %zext_ln37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 74 'add' 'add_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1117_103 = zext i8 %add_ln1117 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 75 'zext' 'zext_ln1117_103' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 76 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%input_1_V_addr = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 77 'getelementptr' 'input_1_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 78 'getelementptr' 'input_2_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_3_V_addr = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 79 'getelementptr' 'input_3_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%input_4_V_addr = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 80 'getelementptr' 'input_4_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%input_5_V_addr = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 81 'getelementptr' 'input_5_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i4 2, %select_ln37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 82 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln37_8 = select i1 %and_ln37, i4 %add_ln26_4, i4 %select_ln37_4" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 83 'select' 'select_ln37_8' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %select_ln37_8 to i8" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 84 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln1117_52 = add i8 %mul_ln1117, %zext_ln37_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 85 'add' 'add_ln1117_52' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1117_106 = zext i8 %add_ln1117_52 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 86 'zext' 'zext_ln1117_106' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%input_0_V_addr_3 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 87 'getelementptr' 'input_0_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%input_1_V_addr_3 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 88 'getelementptr' 'input_1_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%input_2_V_addr_3 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 89 'getelementptr' 'input_2_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%input_3_V_addr_3 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 90 'getelementptr' 'input_3_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%input_4_V_addr_3 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 91 'getelementptr' 'input_4_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%input_5_V_addr_3 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 92 'getelementptr' 'input_5_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln26_5 = add i4 3, %select_ln37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 93 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln37_9 = select i1 %and_ln37, i4 %add_ln26_5, i4 %select_ln37_5" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 94 'select' 'select_ln37_9' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3983)" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 95 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln37_6 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 96 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_0_6 = getelementptr [16 x i8]* @conv_2_weights_V_0_0, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 97 'getelementptr' 'conv_2_weights_V_0_0_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_7 = load i8* %conv_2_weights_V_0_0_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 98 'load' 'conv_2_weights_V_0_0_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 99 [2/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 99 'load' 'input_0_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_0_8 = getelementptr [16 x i9]* @conv_2_weights_V_0_0_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 100 'getelementptr' 'conv_2_weights_V_0_0_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_9 = load i9* %conv_2_weights_V_0_0_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 101 'load' 'conv_2_weights_V_0_0_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 102 'load' 'input_1_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_0_10 = getelementptr [16 x i8]* @conv_2_weights_V_0_0_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 103 'getelementptr' 'conv_2_weights_V_0_0_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_11 = load i8* %conv_2_weights_V_0_0_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 104 'load' 'conv_2_weights_V_0_0_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%input_2_V_load = load i14* %input_2_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 105 'load' 'input_2_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_0_12 = getelementptr [16 x i8]* @conv_2_weights_V_0_0_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 106 'getelementptr' 'conv_2_weights_V_0_0_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_13 = load i8* %conv_2_weights_V_0_0_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 107 'load' 'conv_2_weights_V_0_0_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%input_3_V_load = load i14* %input_3_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 108 'load' 'input_3_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_0_14 = getelementptr [16 x i9]* @conv_2_weights_V_0_0_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 109 'getelementptr' 'conv_2_weights_V_0_0_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_15 = load i9* %conv_2_weights_V_0_0_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 110 'load' 'conv_2_weights_V_0_0_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 111 [2/2] (3.25ns)   --->   "%input_4_V_load = load i14* %input_4_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 111 'load' 'input_4_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_0_16 = getelementptr [16 x i8]* @conv_2_weights_V_0_0_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 112 'getelementptr' 'conv_2_weights_V_0_0_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_17 = load i8* %conv_2_weights_V_0_0_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 113 'load' 'conv_2_weights_V_0_0_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%input_5_V_load = load i14* %input_5_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 114 'load' 'input_5_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_1_6 = getelementptr [16 x i8]* @conv_2_weights_V_0_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 115 'getelementptr' 'conv_2_weights_V_0_1_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_7 = load i8* %conv_2_weights_V_0_1_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 116 'load' 'conv_2_weights_V_0_1_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 117 [2/2] (3.25ns)   --->   "%input_0_V_load_1 = load i14* %input_0_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 117 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_1_8 = getelementptr [16 x i9]* @conv_2_weights_V_0_1_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 118 'getelementptr' 'conv_2_weights_V_0_1_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_9 = load i9* %conv_2_weights_V_0_1_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 119 'load' 'conv_2_weights_V_0_1_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%input_1_V_load_1 = load i14* %input_1_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 120 'load' 'input_1_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_1_10 = getelementptr [16 x i8]* @conv_2_weights_V_0_1_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 121 'getelementptr' 'conv_2_weights_V_0_1_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_11 = load i8* %conv_2_weights_V_0_1_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 122 'load' 'conv_2_weights_V_0_1_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%input_2_V_load_1 = load i14* %input_2_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 123 'load' 'input_2_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_1_12 = getelementptr [16 x i8]* @conv_2_weights_V_0_1_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 124 'getelementptr' 'conv_2_weights_V_0_1_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_13 = load i8* %conv_2_weights_V_0_1_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 125 'load' 'conv_2_weights_V_0_1_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%input_3_V_load_1 = load i14* %input_3_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 126 'load' 'input_3_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_1_14 = getelementptr [16 x i9]* @conv_2_weights_V_0_1_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 127 'getelementptr' 'conv_2_weights_V_0_1_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_15 = load i9* %conv_2_weights_V_0_1_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 128 'load' 'conv_2_weights_V_0_1_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%input_4_V_load_1 = load i14* %input_4_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 129 'load' 'input_4_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_1_16 = getelementptr [16 x i8]* @conv_2_weights_V_0_1_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 130 'getelementptr' 'conv_2_weights_V_0_1_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_17 = load i8* %conv_2_weights_V_0_1_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 131 'load' 'conv_2_weights_V_0_1_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%input_5_V_load_1 = load i14* %input_5_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 132 'load' 'input_5_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_2_6 = getelementptr [16 x i8]* @conv_2_weights_V_0_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 133 'getelementptr' 'conv_2_weights_V_0_2_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_7 = load i8* %conv_2_weights_V_0_2_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 134 'load' 'conv_2_weights_V_0_2_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_2_8 = getelementptr [16 x i9]* @conv_2_weights_V_0_2_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 135 'getelementptr' 'conv_2_weights_V_0_2_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_9 = load i9* %conv_2_weights_V_0_2_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 136 'load' 'conv_2_weights_V_0_2_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_2_10 = getelementptr [16 x i8]* @conv_2_weights_V_0_2_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 137 'getelementptr' 'conv_2_weights_V_0_2_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_11 = load i8* %conv_2_weights_V_0_2_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 138 'load' 'conv_2_weights_V_0_2_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_2_12 = getelementptr [16 x i8]* @conv_2_weights_V_0_2_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 139 'getelementptr' 'conv_2_weights_V_0_2_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_13 = load i8* %conv_2_weights_V_0_2_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 140 'load' 'conv_2_weights_V_0_2_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_2_14 = getelementptr [16 x i9]* @conv_2_weights_V_0_2_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 141 'getelementptr' 'conv_2_weights_V_0_2_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_15 = load i9* %conv_2_weights_V_0_2_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 142 'load' 'conv_2_weights_V_0_2_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_2_16 = getelementptr [16 x i9]* @conv_2_weights_V_0_2_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 143 'getelementptr' 'conv_2_weights_V_0_2_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_17 = load i9* %conv_2_weights_V_0_2_16, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 144 'load' 'conv_2_weights_V_0_2_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_0_6 = getelementptr [16 x i8]* @conv_2_weights_V_1_0, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 145 'getelementptr' 'conv_2_weights_V_1_0_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_7 = load i8* %conv_2_weights_V_1_0_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 146 'load' 'conv_2_weights_V_1_0_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_0_8 = getelementptr [16 x i9]* @conv_2_weights_V_1_0_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 147 'getelementptr' 'conv_2_weights_V_1_0_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_9 = load i9* %conv_2_weights_V_1_0_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 148 'load' 'conv_2_weights_V_1_0_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_0_10 = getelementptr [16 x i8]* @conv_2_weights_V_1_0_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 149 'getelementptr' 'conv_2_weights_V_1_0_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_11 = load i8* %conv_2_weights_V_1_0_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 150 'load' 'conv_2_weights_V_1_0_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_0_12 = getelementptr [16 x i9]* @conv_2_weights_V_1_0_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 151 'getelementptr' 'conv_2_weights_V_1_0_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_13 = load i9* %conv_2_weights_V_1_0_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 152 'load' 'conv_2_weights_V_1_0_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_0_14 = getelementptr [16 x i8]* @conv_2_weights_V_1_0_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 153 'getelementptr' 'conv_2_weights_V_1_0_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_15 = load i8* %conv_2_weights_V_1_0_14, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 154 'load' 'conv_2_weights_V_1_0_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_0_16 = getelementptr [16 x i9]* @conv_2_weights_V_1_0_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 155 'getelementptr' 'conv_2_weights_V_1_0_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_17 = load i9* %conv_2_weights_V_1_0_16, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 156 'load' 'conv_2_weights_V_1_0_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_1_6 = getelementptr [16 x i8]* @conv_2_weights_V_1_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 157 'getelementptr' 'conv_2_weights_V_1_1_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_7 = load i8* %conv_2_weights_V_1_1_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 158 'load' 'conv_2_weights_V_1_1_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_1_8 = getelementptr [16 x i9]* @conv_2_weights_V_1_1_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 159 'getelementptr' 'conv_2_weights_V_1_1_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_9 = load i9* %conv_2_weights_V_1_1_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 160 'load' 'conv_2_weights_V_1_1_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_1_10 = getelementptr [16 x i8]* @conv_2_weights_V_1_1_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 161 'getelementptr' 'conv_2_weights_V_1_1_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_11 = load i8* %conv_2_weights_V_1_1_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 162 'load' 'conv_2_weights_V_1_1_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_1_12 = getelementptr [16 x i8]* @conv_2_weights_V_1_1_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 163 'getelementptr' 'conv_2_weights_V_1_1_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_13 = load i8* %conv_2_weights_V_1_1_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 164 'load' 'conv_2_weights_V_1_1_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_1_14 = getelementptr [16 x i10]* @conv_2_weights_V_1_1_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 165 'getelementptr' 'conv_2_weights_V_1_1_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_15 = load i10* %conv_2_weights_V_1_1_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 166 'load' 'conv_2_weights_V_1_1_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_1_16 = getelementptr [16 x i8]* @conv_2_weights_V_1_1_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 167 'getelementptr' 'conv_2_weights_V_1_1_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_17 = load i8* %conv_2_weights_V_1_1_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 168 'load' 'conv_2_weights_V_1_1_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_2_6 = getelementptr [16 x i8]* @conv_2_weights_V_1_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 169 'getelementptr' 'conv_2_weights_V_1_2_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 170 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_7 = load i8* %conv_2_weights_V_1_2_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 170 'load' 'conv_2_weights_V_1_2_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_2_8 = getelementptr [16 x i9]* @conv_2_weights_V_1_2_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 171 'getelementptr' 'conv_2_weights_V_1_2_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_9 = load i9* %conv_2_weights_V_1_2_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 172 'load' 'conv_2_weights_V_1_2_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_2_10 = getelementptr [16 x i8]* @conv_2_weights_V_1_2_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 173 'getelementptr' 'conv_2_weights_V_1_2_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_11 = load i8* %conv_2_weights_V_1_2_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 174 'load' 'conv_2_weights_V_1_2_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_2_12 = getelementptr [16 x i9]* @conv_2_weights_V_1_2_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 175 'getelementptr' 'conv_2_weights_V_1_2_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 176 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_13 = load i9* %conv_2_weights_V_1_2_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 176 'load' 'conv_2_weights_V_1_2_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_2_14 = getelementptr [16 x i9]* @conv_2_weights_V_1_2_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 177 'getelementptr' 'conv_2_weights_V_1_2_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 178 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_15 = load i9* %conv_2_weights_V_1_2_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 178 'load' 'conv_2_weights_V_1_2_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_2_16 = getelementptr [16 x i8]* @conv_2_weights_V_1_2_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 179 'getelementptr' 'conv_2_weights_V_1_2_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_17 = load i8* %conv_2_weights_V_1_2_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 180 'load' 'conv_2_weights_V_1_2_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_0_6 = getelementptr [16 x i8]* @conv_2_weights_V_2_0, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 181 'getelementptr' 'conv_2_weights_V_2_0_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_7 = load i8* %conv_2_weights_V_2_0_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 182 'load' 'conv_2_weights_V_2_0_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_0_8 = getelementptr [16 x i9]* @conv_2_weights_V_2_0_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 183 'getelementptr' 'conv_2_weights_V_2_0_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 184 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_9 = load i9* %conv_2_weights_V_2_0_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 184 'load' 'conv_2_weights_V_2_0_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_0_10 = getelementptr [16 x i8]* @conv_2_weights_V_2_0_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 185 'getelementptr' 'conv_2_weights_V_2_0_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 186 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_11 = load i8* %conv_2_weights_V_2_0_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 186 'load' 'conv_2_weights_V_2_0_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_0_12 = getelementptr [16 x i9]* @conv_2_weights_V_2_0_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 187 'getelementptr' 'conv_2_weights_V_2_0_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_13 = load i9* %conv_2_weights_V_2_0_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 188 'load' 'conv_2_weights_V_2_0_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_0_14 = getelementptr [16 x i9]* @conv_2_weights_V_2_0_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 189 'getelementptr' 'conv_2_weights_V_2_0_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_15 = load i9* %conv_2_weights_V_2_0_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 190 'load' 'conv_2_weights_V_2_0_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_0_16 = getelementptr [16 x i8]* @conv_2_weights_V_2_0_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 191 'getelementptr' 'conv_2_weights_V_2_0_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_17 = load i8* %conv_2_weights_V_2_0_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 192 'load' 'conv_2_weights_V_2_0_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_1_6 = getelementptr [16 x i8]* @conv_2_weights_V_2_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 193 'getelementptr' 'conv_2_weights_V_2_1_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_7 = load i8* %conv_2_weights_V_2_1_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 194 'load' 'conv_2_weights_V_2_1_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_1_8 = getelementptr [16 x i9]* @conv_2_weights_V_2_1_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 195 'getelementptr' 'conv_2_weights_V_2_1_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_9 = load i9* %conv_2_weights_V_2_1_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 196 'load' 'conv_2_weights_V_2_1_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_1_10 = getelementptr [16 x i7]* @conv_2_weights_V_2_1_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 197 'getelementptr' 'conv_2_weights_V_2_1_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_11 = load i7* %conv_2_weights_V_2_1_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 198 'load' 'conv_2_weights_V_2_1_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_1_12 = getelementptr [16 x i8]* @conv_2_weights_V_2_1_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 199 'getelementptr' 'conv_2_weights_V_2_1_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_13 = load i8* %conv_2_weights_V_2_1_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 200 'load' 'conv_2_weights_V_2_1_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_1_14 = getelementptr [16 x i9]* @conv_2_weights_V_2_1_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 201 'getelementptr' 'conv_2_weights_V_2_1_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 202 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_15 = load i9* %conv_2_weights_V_2_1_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 202 'load' 'conv_2_weights_V_2_1_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_1_16 = getelementptr [16 x i8]* @conv_2_weights_V_2_1_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 203 'getelementptr' 'conv_2_weights_V_2_1_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_17 = load i8* %conv_2_weights_V_2_1_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 204 'load' 'conv_2_weights_V_2_1_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_2_6 = getelementptr [16 x i8]* @conv_2_weights_V_2_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 205 'getelementptr' 'conv_2_weights_V_2_2_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 206 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_7 = load i8* %conv_2_weights_V_2_2_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 206 'load' 'conv_2_weights_V_2_2_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_2_8 = getelementptr [16 x i8]* @conv_2_weights_V_2_2_1, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 207 'getelementptr' 'conv_2_weights_V_2_2_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 208 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_9 = load i8* %conv_2_weights_V_2_2_8, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 208 'load' 'conv_2_weights_V_2_2_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_2_10 = getelementptr [16 x i8]* @conv_2_weights_V_2_2_2, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 209 'getelementptr' 'conv_2_weights_V_2_2_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_11 = load i8* %conv_2_weights_V_2_2_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 210 'load' 'conv_2_weights_V_2_2_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_2_12 = getelementptr [16 x i8]* @conv_2_weights_V_2_2_3, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 211 'getelementptr' 'conv_2_weights_V_2_2_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 212 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_13 = load i8* %conv_2_weights_V_2_2_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 212 'load' 'conv_2_weights_V_2_2_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_2_14 = getelementptr [16 x i9]* @conv_2_weights_V_2_2_4, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 213 'getelementptr' 'conv_2_weights_V_2_2_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_15 = load i9* %conv_2_weights_V_2_2_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 214 'load' 'conv_2_weights_V_2_2_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_2_16 = getelementptr [16 x i8]* @conv_2_weights_V_2_2_5, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 215 'getelementptr' 'conv_2_weights_V_2_2_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_17 = load i8* %conv_2_weights_V_2_2_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 216 'load' 'conv_2_weights_V_2_2_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 217 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 218 [2/2] (3.25ns)   --->   "%p_Val2_s = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 218 'load' 'p_Val2_s' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 219 [1/1] (1.82ns)   --->   "%add_ln11 = add i9 %indvar_flatten, 1" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 219 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.3>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln37_1 to i8" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 220 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 11, %zext_ln203" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 221 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1117_101 = zext i4 %select_ln37_2 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 222 'zext' 'zext_ln1117_101' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (3.49ns)   --->   "%mul_ln1117_50 = mul i8 13, %zext_ln1117_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 223 'mul' 'mul_ln1117_50' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (1.91ns)   --->   "%add_ln1117_50 = add i8 %mul_ln1117_50, %zext_ln37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 224 'add' 'add_ln1117_50' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1117_104 = zext i8 %add_ln1117_50 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 225 'zext' 'zext_ln1117_104' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%input_0_V_addr_1 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 226 'getelementptr' 'input_0_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%input_1_V_addr_1 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 227 'getelementptr' 'input_1_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%input_2_V_addr_1 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 228 'getelementptr' 'input_2_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%input_3_V_addr_1 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 229 'getelementptr' 'input_3_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%input_4_V_addr_1 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 230 'getelementptr' 'input_4_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%input_5_V_addr_1 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 231 'getelementptr' 'input_5_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %mul_ln203, %zext_ln37" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 232 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i4 %select_ln37_9 to i8" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 233 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.91ns)   --->   "%add_ln1117_55 = add i8 %mul_ln1117, %zext_ln37_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 234 'add' 'add_ln1117_55' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1117_109 = zext i8 %add_ln1117_55 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 235 'zext' 'zext_ln1117_109' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 236 'getelementptr' 'input_0_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%input_1_V_addr_6 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 237 'getelementptr' 'input_1_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%input_2_V_addr_6 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 238 'getelementptr' 'input_2_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%input_3_V_addr_6 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 239 'getelementptr' 'input_3_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%input_4_V_addr_6 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 240 'getelementptr' 'input_4_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%input_5_V_addr_6 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 241 'getelementptr' 'input_5_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 242 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_7 = load i8* %conv_2_weights_V_0_0_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 242 'load' 'conv_2_weights_V_0_0_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %conv_2_weights_V_0_0_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 243 'sext' 'sext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 244 [1/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 244 'load' 'input_0_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_0_V_load to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 245 'sext' 'sext_ln1118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i22 %sext_ln1117, %sext_ln1118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 246 'mul' 'mul_ln1118' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %mul_ln1118, i32 20)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 247 'bitselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 248 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %mul_ln1118, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 249 'bitselect' 'tmp_420' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %mul_ln1118, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 250 'bitselect' 'tmp_421' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_421 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 251 'zext' 'zext_ln415' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.81ns)   --->   "%add_ln415 = add i14 %trunc_ln6, %zext_ln415" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 252 'add' 'add_ln415' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 253 'bitselect' 'tmp_422' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416_65 = xor i1 %tmp_422, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 254 'xor' 'xor_ln416_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_420, %xor_ln416_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 255 'and' 'and_ln416' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 256 'bitselect' 'tmp_423' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %mul_ln1118, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 257 'bitselect' 'tmp_424' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %mul_ln1118, i32 20)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 258 'bitselect' 'tmp_425' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_425, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 259 'xor' 'xor_ln779' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_66 = xor i1 %tmp_420, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 260 'xor' 'xor_ln416_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_60 = or i1 %tmp_422, %xor_ln416_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 261 'or' 'or_ln416_60' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_60, %xor_ln779" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 262 'or' 'or_ln416' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln416_103 = and i1 %tmp_424, %or_ln416" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 263 'and' 'and_ln416_103' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %and_ln416, %tmp_424" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 264 'and' 'and_ln781' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln785 = xor i1 %tmp_424, %and_ln416" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 265 'xor' 'xor_ln785' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %tmp_423, %xor_ln785" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 266 'or' 'or_ln785' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.97ns)   --->   "%xor_ln785_102 = xor i1 %tmp, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 267 'xor' 'xor_ln785_102' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 268 'and' 'and_ln785' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_423, %and_ln416_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 269 'and' 'and_ln786' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_100)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 270 'or' 'or_ln786' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_100)   --->   "%xor_ln786_55 = xor i1 %or_ln786, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 271 'xor' 'xor_ln786_55' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_100 = and i1 %tmp, %xor_ln786_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 272 'and' 'and_ln786_100' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340_160 = or i1 %and_ln786_100, %and_ln785" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 273 'or' 'or_ln340_160' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%or_ln340_161 = or i1 %and_ln786, %xor_ln785_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 274 'or' 'or_ln340_161' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%or_ln340_162 = or i1 %or_ln340_161, %and_ln781" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 275 'or' 'or_ln340_162' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_9 = load i9* %conv_2_weights_V_0_0_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 276 'load' 'conv_2_weights_V_0_0_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 277 [1/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 277 'load' 'input_1_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_160, i14 8191, i14 %add_ln415" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 278 'select' 'select_ln340' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%select_ln388 = select i1 %and_ln786_100, i14 -8192, i14 %add_ln415" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 279 'select' 'select_ln388' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_111 = select i1 %or_ln340_162, i14 %select_ln340, i14 %select_ln388" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 280 'select' 'select_ln340_111' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_11 = load i8* %conv_2_weights_V_0_0_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 281 'load' 'conv_2_weights_V_0_0_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i8 %conv_2_weights_V_0_0_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 282 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 283 [1/2] (3.25ns)   --->   "%input_2_V_load = load i14* %input_2_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 283 'load' 'input_2_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %input_2_V_load to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 284 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i22 %sext_ln1118_1, %sext_ln1117_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 285 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_13 = load i8* %conv_2_weights_V_0_0_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 286 'load' 'conv_2_weights_V_0_0_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i8 %conv_2_weights_V_0_0_13 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 287 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 288 [1/2] (3.25ns)   --->   "%input_3_V_load = load i14* %input_3_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 288 'load' 'input_3_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %input_3_V_load to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 289 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i22 %sext_ln1118_3, %sext_ln1117_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 290 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 291 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_15 = load i9* %conv_2_weights_V_0_0_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 291 'load' 'conv_2_weights_V_0_0_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 292 [1/2] (3.25ns)   --->   "%input_4_V_load = load i14* %input_4_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 292 'load' 'input_4_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 293 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_17 = load i8* %conv_2_weights_V_0_0_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 293 'load' 'conv_2_weights_V_0_0_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i8 %conv_2_weights_V_0_0_17 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 294 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 295 [1/2] (3.25ns)   --->   "%input_5_V_load = load i14* %input_5_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 295 'load' 'input_5_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i14 %input_5_V_load to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 296 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i22 %sext_ln1118_5, %sext_ln1117_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 297 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 298 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_7 = load i8* %conv_2_weights_V_0_1_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 298 'load' 'conv_2_weights_V_0_1_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i8 %conv_2_weights_V_0_1_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 299 'sext' 'sext_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 300 [1/2] (3.25ns)   --->   "%input_0_V_load_1 = load i14* %input_0_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 300 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %input_0_V_load_1 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 301 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i22 %sext_ln1118_7, %sext_ln1117_4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 302 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 303 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_9 = load i9* %conv_2_weights_V_0_1_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 303 'load' 'conv_2_weights_V_0_1_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 304 [1/2] (3.25ns)   --->   "%input_1_V_load_1 = load i14* %input_1_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 304 'load' 'input_1_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 305 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_11 = load i8* %conv_2_weights_V_0_1_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 305 'load' 'conv_2_weights_V_0_1_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i8 %conv_2_weights_V_0_1_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 306 'sext' 'sext_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 307 [1/2] (3.25ns)   --->   "%input_2_V_load_1 = load i14* %input_2_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 307 'load' 'input_2_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i14 %input_2_V_load_1 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 308 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i22 %sext_ln1118_9, %sext_ln1117_5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 309 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 310 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_13 = load i8* %conv_2_weights_V_0_1_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 310 'load' 'conv_2_weights_V_0_1_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i8 %conv_2_weights_V_0_1_13 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 311 'sext' 'sext_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 312 [1/2] (3.25ns)   --->   "%input_3_V_load_1 = load i14* %input_3_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 312 'load' 'input_3_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i14 %input_3_V_load_1 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 313 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i22 %sext_ln1118_11, %sext_ln1117_6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 314 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 315 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_15 = load i9* %conv_2_weights_V_0_1_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 315 'load' 'conv_2_weights_V_0_1_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 316 [1/2] (3.25ns)   --->   "%input_4_V_load_1 = load i14* %input_4_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 316 'load' 'input_4_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 317 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_17 = load i8* %conv_2_weights_V_0_1_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 317 'load' 'conv_2_weights_V_0_1_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i8 %conv_2_weights_V_0_1_17 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 318 'sext' 'sext_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 319 [1/2] (3.25ns)   --->   "%input_5_V_load_1 = load i14* %input_5_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 319 'load' 'input_5_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i14 %input_5_V_load_1 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 320 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i22 %sext_ln1118_13, %sext_ln1117_7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 321 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 322 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_7 = load i8* %conv_2_weights_V_0_2_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 322 'load' 'conv_2_weights_V_0_2_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 323 [2/2] (3.25ns)   --->   "%input_0_V_load_2 = load i14* %input_0_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 323 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 324 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_9 = load i9* %conv_2_weights_V_0_2_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 324 'load' 'conv_2_weights_V_0_2_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 325 [2/2] (3.25ns)   --->   "%input_1_V_load_2 = load i14* %input_1_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 325 'load' 'input_1_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 326 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_11 = load i8* %conv_2_weights_V_0_2_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 326 'load' 'conv_2_weights_V_0_2_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 327 [2/2] (3.25ns)   --->   "%input_2_V_load_2 = load i14* %input_2_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 327 'load' 'input_2_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 328 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_13 = load i8* %conv_2_weights_V_0_2_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 328 'load' 'conv_2_weights_V_0_2_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 329 [2/2] (3.25ns)   --->   "%input_3_V_load_2 = load i14* %input_3_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 329 'load' 'input_3_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 330 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_15 = load i9* %conv_2_weights_V_0_2_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 330 'load' 'conv_2_weights_V_0_2_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 331 [2/2] (3.25ns)   --->   "%input_4_V_load_2 = load i14* %input_4_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 331 'load' 'input_4_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 332 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_17 = load i9* %conv_2_weights_V_0_2_16, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 332 'load' 'conv_2_weights_V_0_2_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 333 [2/2] (3.25ns)   --->   "%input_5_V_load_2 = load i14* %input_5_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 333 'load' 'input_5_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 334 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_7 = load i8* %conv_2_weights_V_1_0_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 334 'load' 'conv_2_weights_V_1_0_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 335 [2/2] (3.25ns)   --->   "%input_0_V_load_3 = load i14* %input_0_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 335 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 336 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_9 = load i9* %conv_2_weights_V_1_0_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 336 'load' 'conv_2_weights_V_1_0_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 337 [2/2] (3.25ns)   --->   "%input_1_V_load_3 = load i14* %input_1_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 337 'load' 'input_1_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 338 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_11 = load i8* %conv_2_weights_V_1_0_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 338 'load' 'conv_2_weights_V_1_0_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 339 [2/2] (3.25ns)   --->   "%input_2_V_load_3 = load i14* %input_2_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 339 'load' 'input_2_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 340 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_13 = load i9* %conv_2_weights_V_1_0_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 340 'load' 'conv_2_weights_V_1_0_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 341 [2/2] (3.25ns)   --->   "%input_3_V_load_3 = load i14* %input_3_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 341 'load' 'input_3_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 342 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_15 = load i8* %conv_2_weights_V_1_0_14, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 342 'load' 'conv_2_weights_V_1_0_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 343 [2/2] (3.25ns)   --->   "%input_4_V_load_3 = load i14* %input_4_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 343 'load' 'input_4_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 344 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_17 = load i9* %conv_2_weights_V_1_0_16, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 344 'load' 'conv_2_weights_V_1_0_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 345 [2/2] (3.25ns)   --->   "%input_5_V_load_3 = load i14* %input_5_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 345 'load' 'input_5_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 346 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_7 = load i8* %conv_2_weights_V_1_1_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 346 'load' 'conv_2_weights_V_1_1_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 347 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_9 = load i9* %conv_2_weights_V_1_1_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 347 'load' 'conv_2_weights_V_1_1_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 348 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_11 = load i8* %conv_2_weights_V_1_1_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 348 'load' 'conv_2_weights_V_1_1_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 349 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_13 = load i8* %conv_2_weights_V_1_1_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 349 'load' 'conv_2_weights_V_1_1_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 350 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_15 = load i10* %conv_2_weights_V_1_1_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 350 'load' 'conv_2_weights_V_1_1_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 351 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_17 = load i8* %conv_2_weights_V_1_1_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 351 'load' 'conv_2_weights_V_1_1_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 352 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_7 = load i8* %conv_2_weights_V_1_2_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 352 'load' 'conv_2_weights_V_1_2_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 353 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_9 = load i9* %conv_2_weights_V_1_2_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 353 'load' 'conv_2_weights_V_1_2_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 354 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_11 = load i8* %conv_2_weights_V_1_2_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 354 'load' 'conv_2_weights_V_1_2_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 355 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_13 = load i9* %conv_2_weights_V_1_2_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 355 'load' 'conv_2_weights_V_1_2_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 356 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_15 = load i9* %conv_2_weights_V_1_2_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 356 'load' 'conv_2_weights_V_1_2_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 357 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_17 = load i8* %conv_2_weights_V_1_2_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 357 'load' 'conv_2_weights_V_1_2_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 358 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_7 = load i8* %conv_2_weights_V_2_0_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 358 'load' 'conv_2_weights_V_2_0_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 359 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_9 = load i9* %conv_2_weights_V_2_0_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 359 'load' 'conv_2_weights_V_2_0_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 360 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_11 = load i8* %conv_2_weights_V_2_0_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 360 'load' 'conv_2_weights_V_2_0_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 361 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_13 = load i9* %conv_2_weights_V_2_0_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 361 'load' 'conv_2_weights_V_2_0_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 362 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_15 = load i9* %conv_2_weights_V_2_0_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 362 'load' 'conv_2_weights_V_2_0_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 363 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_17 = load i8* %conv_2_weights_V_2_0_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 363 'load' 'conv_2_weights_V_2_0_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 364 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_7 = load i8* %conv_2_weights_V_2_1_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 364 'load' 'conv_2_weights_V_2_1_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 365 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_9 = load i9* %conv_2_weights_V_2_1_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 365 'load' 'conv_2_weights_V_2_1_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 366 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_11 = load i7* %conv_2_weights_V_2_1_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 366 'load' 'conv_2_weights_V_2_1_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 367 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_13 = load i8* %conv_2_weights_V_2_1_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 367 'load' 'conv_2_weights_V_2_1_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 368 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_15 = load i9* %conv_2_weights_V_2_1_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 368 'load' 'conv_2_weights_V_2_1_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 369 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_17 = load i8* %conv_2_weights_V_2_1_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 369 'load' 'conv_2_weights_V_2_1_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 370 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_7 = load i8* %conv_2_weights_V_2_2_6, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 370 'load' 'conv_2_weights_V_2_2_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 371 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_9 = load i8* %conv_2_weights_V_2_2_8, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 371 'load' 'conv_2_weights_V_2_2_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 372 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_11 = load i8* %conv_2_weights_V_2_2_10, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 372 'load' 'conv_2_weights_V_2_2_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 373 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_13 = load i8* %conv_2_weights_V_2_2_12, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 373 'load' 'conv_2_weights_V_2_2_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 374 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_15 = load i9* %conv_2_weights_V_2_2_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 374 'load' 'conv_2_weights_V_2_2_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 375 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_17 = load i8* %conv_2_weights_V_2_2_16, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 375 'load' 'conv_2_weights_V_2_2_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 376 [1/2] (3.25ns)   --->   "%p_Val2_s = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 376 'load' 'p_Val2_s' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 20.0>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln1117_102 = zext i4 %add_ln37 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 377 'zext' 'zext_ln1117_102' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (3.49ns)   --->   "%mul_ln1117_51 = mul i8 13, %zext_ln1117_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 378 'mul' 'mul_ln1117_51' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (1.91ns)   --->   "%add_ln1117_51 = add i8 %mul_ln1117_51, %zext_ln37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 379 'add' 'add_ln1117_51' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (1.91ns)   --->   "%add_ln1117_53 = add i8 %mul_ln1117_50, %zext_ln37_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 380 'add' 'add_ln1117_53' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1117_107 = zext i8 %add_ln1117_53 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 381 'zext' 'zext_ln1117_107' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%input_0_V_addr_4 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 382 'getelementptr' 'input_0_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (1.91ns)   --->   "%add_ln1117_54 = add i8 %mul_ln1117_51, %zext_ln37_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 383 'add' 'add_ln1117_54' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%input_1_V_addr_4 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 384 'getelementptr' 'input_1_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%input_2_V_addr_4 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 385 'getelementptr' 'input_2_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%input_3_V_addr_4 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 386 'getelementptr' 'input_3_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%input_4_V_addr_4 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 387 'getelementptr' 'input_4_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%input_5_V_addr_4 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 388 'getelementptr' 'input_5_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (1.91ns)   --->   "%add_ln1117_56 = add i8 %mul_ln1117_50, %zext_ln37_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 389 'add' 'add_ln1117_56' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1117_110 = zext i8 %add_ln1117_56 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 390 'zext' 'zext_ln1117_110' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%input_0_V_addr_7 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 391 'getelementptr' 'input_0_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (1.91ns)   --->   "%add_ln1117_57 = add i8 %mul_ln1117_51, %zext_ln37_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 392 'add' 'add_ln1117_57' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%input_1_V_addr_7 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 393 'getelementptr' 'input_1_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%input_2_V_addr_7 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 394 'getelementptr' 'input_2_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%input_3_V_addr_7 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 395 'getelementptr' 'input_3_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%input_4_V_addr_7 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 396 'getelementptr' 'input_4_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%input_5_V_addr_7 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 397 'getelementptr' 'input_5_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %conv_2_weights_V_0_0_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 398 'sext' 'sext_ln1192' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i14 %input_1_V_load to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 399 'sext' 'sext_ln1192_100' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_100, %sext_ln1192" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 400 'mul' 'mul_ln1192' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_111, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 401 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i22 %shl_ln to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 402 'sext' 'sext_ln728' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i23 %mul_ln1192, %sext_ln728" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 403 'add' 'add_ln1192' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 404 'bitselect' 'tmp_426' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 405 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 406 'bitselect' 'tmp_427' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 407 'bitselect' 'tmp_428' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln415_50 = zext i1 %tmp_428 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 408 'zext' 'zext_ln415_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (1.81ns)   --->   "%add_ln415_50 = add i14 %zext_ln415_50, %trunc_ln708_s" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 409 'add' 'add_ln415_50' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_50, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 410 'bitselect' 'tmp_429' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%xor_ln416 = xor i1 %tmp_429, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 411 'xor' 'xor_ln416' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_50 = and i1 %tmp_427, %xor_ln416" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 412 'and' 'and_ln416_50' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_50, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 413 'bitselect' 'tmp_430' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 414 'bitselect' 'tmp_431' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 415 'bitselect' 'tmp_432' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%xor_ln779_50 = xor i1 %tmp_432, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 416 'xor' 'xor_ln779_50' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%xor_ln416_67 = xor i1 %tmp_427, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 417 'xor' 'xor_ln416_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%or_ln416_61 = or i1 %tmp_429, %xor_ln416_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 418 'or' 'or_ln416_61' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%or_ln416_8 = or i1 %or_ln416_61, %xor_ln779_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 419 'or' 'or_ln416_8' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%and_ln416_104 = and i1 %tmp_431, %or_ln416_8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 420 'and' 'and_ln416_104' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.97ns)   --->   "%and_ln781_50 = and i1 %and_ln416_50, %tmp_431" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 421 'and' 'and_ln781_50' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%xor_ln785_103 = xor i1 %tmp_431, %and_ln416_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 422 'xor' 'xor_ln785_103' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%or_ln785_50 = or i1 %tmp_430, %xor_ln785_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 423 'or' 'or_ln785_50' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.97ns)   --->   "%xor_ln785_104 = xor i1 %tmp_426, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 424 'xor' 'xor_ln785_104' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%and_ln785_50 = and i1 %or_ln785_50, %xor_ln785_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 425 'and' 'and_ln785_50' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_101 = and i1 %tmp_430, %and_ln416_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 426 'and' 'and_ln786_101' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%or_ln786_50 = or i1 %and_ln781_50, %and_ln786_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 427 'or' 'or_ln786_50' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%xor_ln786_56 = xor i1 %or_ln786_50, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 428 'xor' 'xor_ln786_56' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_102 = and i1 %tmp_426, %xor_ln786_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 429 'and' 'and_ln786_102' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%or_ln340_163 = or i1 %and_ln786_102, %and_ln785_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 430 'or' 'or_ln340_163' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%or_ln340_164 = or i1 %and_ln786_101, %xor_ln785_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 431 'or' 'or_ln340_164' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%or_ln340_165 = or i1 %or_ln340_164, %and_ln781_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 432 'or' 'or_ln340_165' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %mul_ln1118_1 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 433 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_112 = select i1 %or_ln340_163, i14 8191, i14 %add_ln415_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 434 'select' 'select_ln340_112' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%select_ln388_55 = select i1 %and_ln786_102, i14 -8192, i14 %add_ln415_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 435 'select' 'select_ln388_55' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_113 = select i1 %or_ln340_165, i14 %select_ln340_112, i14 %select_ln388_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 436 'select' 'select_ln340_113' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_113, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 437 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln728_50 = sext i22 %shl_ln728_s to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 438 'sext' 'sext_ln728_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (2.25ns)   --->   "%add_ln1192_103 = add i22 %shl_ln728_s, %mul_ln1118_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 439 'add' 'add_ln1192_103' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (2.25ns)   --->   "%add_ln1192_50 = add i23 %sext_ln1118_2, %sext_ln728_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 440 'add' 'add_ln1192_50' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_50, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 441 'bitselect' 'tmp_433' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_103, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 442 'partselect' 'trunc_ln708_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_103, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 443 'bitselect' 'tmp_434' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_103, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 444 'bitselect' 'tmp_435' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln415_51 = zext i1 %tmp_435 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 445 'zext' 'zext_ln415_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (1.81ns)   --->   "%add_ln415_51 = add i14 %zext_ln415_51, %trunc_ln708_49" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 446 'add' 'add_ln415_51' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_51, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 447 'bitselect' 'tmp_436' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%xor_ln416_68 = xor i1 %tmp_436, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 448 'xor' 'xor_ln416_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_51 = and i1 %tmp_434, %xor_ln416_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 449 'and' 'and_ln416_51' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_51, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 450 'bitselect' 'tmp_437' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_50, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 451 'bitselect' 'tmp_438' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_50, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 452 'bitselect' 'tmp_439' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%xor_ln779_51 = xor i1 %tmp_439, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 453 'xor' 'xor_ln779_51' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%xor_ln416_69 = xor i1 %tmp_434, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 454 'xor' 'xor_ln416_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%or_ln416_62 = or i1 %tmp_436, %xor_ln416_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 455 'or' 'or_ln416_62' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%or_ln416_9 = or i1 %or_ln416_62, %xor_ln779_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 456 'or' 'or_ln416_9' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%and_ln416_105 = and i1 %tmp_438, %or_ln416_9" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 457 'and' 'and_ln416_105' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.97ns)   --->   "%and_ln781_51 = and i1 %and_ln416_51, %tmp_438" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 458 'and' 'and_ln781_51' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.97ns)   --->   "%xor_ln785_106 = xor i1 %tmp_433, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 459 'xor' 'xor_ln785_106' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_103 = and i1 %tmp_437, %and_ln416_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 460 'and' 'and_ln786_103' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_104)   --->   "%or_ln786_51 = or i1 %and_ln781_51, %and_ln786_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 461 'or' 'or_ln786_51' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_104)   --->   "%xor_ln786_57 = xor i1 %or_ln786_51, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 462 'xor' 'xor_ln786_57' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_104 = and i1 %tmp_433, %xor_ln786_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 463 'and' 'and_ln786_104' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i8 %conv_2_weights_V_0_2_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 464 'sext' 'sext_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 465 [1/2] (3.25ns)   --->   "%input_0_V_load_2 = load i14* %input_0_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 465 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i14 %input_0_V_load_2 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 466 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i22 %sext_ln1118_15, %sext_ln1117_8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 467 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 468 [1/2] (3.25ns)   --->   "%input_1_V_load_2 = load i14* %input_1_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 468 'load' 'input_1_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i8 %conv_2_weights_V_0_2_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 469 'sext' 'sext_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 470 [1/2] (3.25ns)   --->   "%input_2_V_load_2 = load i14* %input_2_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 470 'load' 'input_2_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i14 %input_2_V_load_2 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 471 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i22 %sext_ln1118_17, %sext_ln1117_9" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 472 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1117_10 = sext i8 %conv_2_weights_V_0_2_13 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 473 'sext' 'sext_ln1117_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 474 [1/2] (3.25ns)   --->   "%input_3_V_load_2 = load i14* %input_3_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 474 'load' 'input_3_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %input_3_V_load_2 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 475 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul i22 %sext_ln1118_19, %sext_ln1117_10" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 476 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 477 [1/2] (3.25ns)   --->   "%input_4_V_load_2 = load i14* %input_4_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 477 'load' 'input_4_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 478 [1/2] (3.25ns)   --->   "%input_5_V_load_2 = load i14* %input_5_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 478 'load' 'input_5_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1117_11 = sext i8 %conv_2_weights_V_1_0_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 479 'sext' 'sext_ln1117_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 480 [1/2] (3.25ns)   --->   "%input_0_V_load_3 = load i14* %input_0_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 480 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i14 %input_0_V_load_3 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 481 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i22 %sext_ln1118_21, %sext_ln1117_11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 482 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 483 [1/2] (3.25ns)   --->   "%input_1_V_load_3 = load i14* %input_1_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 483 'load' 'input_1_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1117_12 = sext i8 %conv_2_weights_V_1_0_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 484 'sext' 'sext_ln1117_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 485 [1/2] (3.25ns)   --->   "%input_2_V_load_3 = load i14* %input_2_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 485 'load' 'input_2_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %input_2_V_load_3 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 486 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i22 %sext_ln1118_23, %sext_ln1117_12" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 487 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 488 [1/2] (3.25ns)   --->   "%input_3_V_load_3 = load i14* %input_3_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 488 'load' 'input_3_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1117_13 = sext i8 %conv_2_weights_V_1_0_15 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 489 'sext' 'sext_ln1117_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 490 [1/2] (3.25ns)   --->   "%input_4_V_load_3 = load i14* %input_4_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 490 'load' 'input_4_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i14 %input_4_V_load_3 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 491 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul i22 %sext_ln1118_25, %sext_ln1117_13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 492 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 493 [1/2] (3.25ns)   --->   "%input_5_V_load_3 = load i14* %input_5_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 493 'load' 'input_5_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 494 [2/2] (3.25ns)   --->   "%input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 494 'load' 'input_0_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 495 [2/2] (3.25ns)   --->   "%input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 495 'load' 'input_1_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 496 [2/2] (3.25ns)   --->   "%input_2_V_load_4 = load i14* %input_2_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 496 'load' 'input_2_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 497 [2/2] (3.25ns)   --->   "%input_3_V_load_4 = load i14* %input_3_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 497 'load' 'input_3_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 498 [2/2] (3.25ns)   --->   "%input_4_V_load_4 = load i14* %input_4_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 498 'load' 'input_4_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 499 [2/2] (3.25ns)   --->   "%input_5_V_load_4 = load i14* %input_5_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 499 'load' 'input_5_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 500 [2/2] (3.25ns)   --->   "%input_0_V_load_5 = load i14* %input_0_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 500 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 501 [2/2] (3.25ns)   --->   "%input_1_V_load_5 = load i14* %input_1_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 501 'load' 'input_1_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 502 [2/2] (3.25ns)   --->   "%input_2_V_load_5 = load i14* %input_2_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 502 'load' 'input_2_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 503 [2/2] (3.25ns)   --->   "%input_3_V_load_5 = load i14* %input_3_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 503 'load' 'input_3_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 504 [2/2] (3.25ns)   --->   "%input_4_V_load_5 = load i14* %input_4_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 504 'load' 'input_4_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 505 [2/2] (3.25ns)   --->   "%input_5_V_load_5 = load i14* %input_5_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 505 'load' 'input_5_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 5 <SV = 4> <Delay = 16.7>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1117_105 = zext i8 %add_ln1117_51 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 506 'zext' 'zext_ln1117_105' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%input_0_V_addr_2 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 507 'getelementptr' 'input_0_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%input_1_V_addr_2 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 508 'getelementptr' 'input_1_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%input_2_V_addr_2 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 509 'getelementptr' 'input_2_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%input_3_V_addr_2 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 510 'getelementptr' 'input_3_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.00ns)   --->   "%input_4_V_addr_2 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 511 'getelementptr' 'input_4_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%input_5_V_addr_2 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 512 'getelementptr' 'input_5_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1117_108 = zext i8 %add_ln1117_54 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 513 'zext' 'zext_ln1117_108' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 514 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%input_1_V_addr_5 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 515 'getelementptr' 'input_1_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%input_2_V_addr_5 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 516 'getelementptr' 'input_2_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%input_3_V_addr_5 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 517 'getelementptr' 'input_3_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%input_4_V_addr_5 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 518 'getelementptr' 'input_4_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%input_5_V_addr_5 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 519 'getelementptr' 'input_5_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%xor_ln785_105 = xor i1 %tmp_438, %and_ln416_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 520 'xor' 'xor_ln785_105' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%or_ln785_51 = or i1 %tmp_437, %xor_ln785_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 521 'or' 'or_ln785_51' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%and_ln785_51 = and i1 %or_ln785_51, %xor_ln785_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 522 'and' 'and_ln785_51' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%or_ln340_166 = or i1 %and_ln786_104, %and_ln785_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 523 'or' 'or_ln340_166' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%or_ln340_167 = or i1 %and_ln786_103, %xor_ln785_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 524 'or' 'or_ln340_167' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%or_ln340_168 = or i1 %or_ln340_167, %and_ln781_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 525 'or' 'or_ln340_168' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %mul_ln1118_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 526 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_114 = select i1 %or_ln340_166, i14 8191, i14 %add_ln415_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 527 'select' 'select_ln340_114' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%select_ln388_56 = select i1 %and_ln786_104, i14 -8192, i14 %add_ln415_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 528 'select' 'select_ln388_56' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_115 = select i1 %or_ln340_168, i14 %select_ln340_114, i14 %select_ln388_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 529 'select' 'select_ln340_115' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_115, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 530 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln728_51 = sext i22 %shl_ln728_49 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 531 'sext' 'sext_ln728_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 532 [1/1] (2.25ns)   --->   "%add_ln1192_104 = add i22 %shl_ln728_49, %mul_ln1118_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 532 'add' 'add_ln1192_104' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 533 [1/1] (2.25ns)   --->   "%add_ln1192_51 = add i23 %sext_ln1118_4, %sext_ln728_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 533 'add' 'add_ln1192_51' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_51, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 534 'bitselect' 'tmp_440' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_104, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 535 'partselect' 'trunc_ln708_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_104, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 536 'bitselect' 'tmp_441' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_104, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 537 'bitselect' 'tmp_442' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln415_52 = zext i1 %tmp_442 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 538 'zext' 'zext_ln415_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (1.81ns)   --->   "%add_ln415_52 = add i14 %zext_ln415_52, %trunc_ln708_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 539 'add' 'add_ln415_52' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_52, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 540 'bitselect' 'tmp_443' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%xor_ln416_70 = xor i1 %tmp_443, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 541 'xor' 'xor_ln416_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_52 = and i1 %tmp_441, %xor_ln416_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 542 'and' 'and_ln416_52' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_52, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 543 'bitselect' 'tmp_444' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_51, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 544 'bitselect' 'tmp_445' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_51, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 545 'bitselect' 'tmp_446' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%xor_ln779_52 = xor i1 %tmp_446, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 546 'xor' 'xor_ln779_52' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%xor_ln416_71 = xor i1 %tmp_441, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 547 'xor' 'xor_ln416_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%or_ln416_63 = or i1 %tmp_443, %xor_ln416_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 548 'or' 'or_ln416_63' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%or_ln416_10 = or i1 %or_ln416_63, %xor_ln779_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 549 'or' 'or_ln416_10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%and_ln416_106 = and i1 %tmp_445, %or_ln416_10" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 550 'and' 'and_ln416_106' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.97ns)   --->   "%and_ln781_52 = and i1 %and_ln416_52, %tmp_445" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 551 'and' 'and_ln781_52' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%xor_ln785_107 = xor i1 %tmp_445, %and_ln416_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 552 'xor' 'xor_ln785_107' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%or_ln785_52 = or i1 %tmp_444, %xor_ln785_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 553 'or' 'or_ln785_52' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.97ns)   --->   "%xor_ln785_108 = xor i1 %tmp_440, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 554 'xor' 'xor_ln785_108' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%and_ln785_52 = and i1 %or_ln785_52, %xor_ln785_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 555 'and' 'and_ln785_52' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_105 = and i1 %tmp_444, %and_ln416_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 556 'and' 'and_ln786_105' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_106)   --->   "%or_ln786_52 = or i1 %and_ln781_52, %and_ln786_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 557 'or' 'or_ln786_52' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_106)   --->   "%xor_ln786_58 = xor i1 %or_ln786_52, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 558 'xor' 'xor_ln786_58' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_106 = and i1 %tmp_440, %xor_ln786_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 559 'and' 'and_ln786_106' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%or_ln340_169 = or i1 %and_ln786_106, %and_ln785_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 560 'or' 'or_ln340_169' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%or_ln340_170 = or i1 %and_ln786_105, %xor_ln785_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 561 'or' 'or_ln340_170' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%or_ln340_171 = or i1 %or_ln340_170, %and_ln781_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 562 'or' 'or_ln340_171' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i9 %conv_2_weights_V_0_0_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 563 'sext' 'sext_ln1192_101' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i14 %input_4_V_load to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 564 'sext' 'sext_ln1192_102' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1192_50 = mul i23 %sext_ln1192_102, %sext_ln1192_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 565 'mul' 'mul_ln1192_50' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 566 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_116 = select i1 %or_ln340_169, i14 8191, i14 %add_ln415_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 566 'select' 'select_ln340_116' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%select_ln388_57 = select i1 %and_ln786_106, i14 -8192, i14 %add_ln415_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 567 'select' 'select_ln388_57' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_117 = select i1 %or_ln340_171, i14 %select_ln340_116, i14 %select_ln388_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 568 'select' 'select_ln340_117' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_117, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 569 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln728_52 = sext i22 %shl_ln728_50 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 570 'sext' 'sext_ln728_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i23 %mul_ln1192_50, %sext_ln728_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 571 'add' 'add_ln1192_52' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_52, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 572 'bitselect' 'tmp_447' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_52, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 573 'partselect' 'trunc_ln708_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_52, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 574 'bitselect' 'tmp_448' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_52, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 575 'bitselect' 'tmp_449' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln415_53 = zext i1 %tmp_449 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 576 'zext' 'zext_ln415_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (1.81ns)   --->   "%add_ln415_53 = add i14 %zext_ln415_53, %trunc_ln708_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 577 'add' 'add_ln415_53' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_53, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 578 'bitselect' 'tmp_450' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%xor_ln416_72 = xor i1 %tmp_450, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 579 'xor' 'xor_ln416_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_53 = and i1 %tmp_448, %xor_ln416_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 580 'and' 'and_ln416_53' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_53, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 581 'bitselect' 'tmp_451' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_52, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 582 'bitselect' 'tmp_452' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_52, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 583 'bitselect' 'tmp_453' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%xor_ln779_53 = xor i1 %tmp_453, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 584 'xor' 'xor_ln779_53' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%xor_ln416_73 = xor i1 %tmp_448, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 585 'xor' 'xor_ln416_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%or_ln416_64 = or i1 %tmp_450, %xor_ln416_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 586 'or' 'or_ln416_64' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%or_ln416_11 = or i1 %or_ln416_64, %xor_ln779_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 587 'or' 'or_ln416_11' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%and_ln416_107 = and i1 %tmp_452, %or_ln416_11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 588 'and' 'and_ln416_107' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_107 = and i1 %tmp_451, %and_ln416_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 589 'and' 'and_ln786_107' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1117_14 = sext i8 %conv_2_weights_V_1_1_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 590 'sext' 'sext_ln1117_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 591 [1/2] (3.25ns)   --->   "%input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 591 'load' 'input_0_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i14 %input_0_V_load_4 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 592 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i22 %sext_ln1118_27, %sext_ln1117_14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 593 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 594 [1/2] (3.25ns)   --->   "%input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 594 'load' 'input_1_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1117_15 = sext i8 %conv_2_weights_V_1_1_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 595 'sext' 'sext_ln1117_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 596 [1/2] (3.25ns)   --->   "%input_2_V_load_4 = load i14* %input_2_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 596 'load' 'input_2_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i14 %input_2_V_load_4 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 597 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i22 %sext_ln1118_29, %sext_ln1117_15" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 598 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1117_16 = sext i8 %conv_2_weights_V_1_1_13 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 599 'sext' 'sext_ln1117_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 600 [1/2] (3.25ns)   --->   "%input_3_V_load_4 = load i14* %input_3_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 600 'load' 'input_3_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i14 %input_3_V_load_4 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 601 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i22 %sext_ln1118_31, %sext_ln1117_16" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 602 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 603 [1/2] (3.25ns)   --->   "%input_4_V_load_4 = load i14* %input_4_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 603 'load' 'input_4_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1117_17 = sext i8 %conv_2_weights_V_1_1_17 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 604 'sext' 'sext_ln1117_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 605 [1/2] (3.25ns)   --->   "%input_5_V_load_4 = load i14* %input_5_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 605 'load' 'input_5_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i14 %input_5_V_load_4 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 606 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i22 %sext_ln1118_33, %sext_ln1117_17" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 607 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1117_18 = sext i8 %conv_2_weights_V_1_2_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 608 'sext' 'sext_ln1117_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 609 [1/2] (3.25ns)   --->   "%input_0_V_load_5 = load i14* %input_0_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 609 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i14 %input_0_V_load_5 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 610 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_18 = mul i22 %sext_ln1118_35, %sext_ln1117_18" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 611 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 612 [1/2] (3.25ns)   --->   "%input_1_V_load_5 = load i14* %input_1_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 612 'load' 'input_1_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1117_19 = sext i8 %conv_2_weights_V_1_2_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 613 'sext' 'sext_ln1117_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 614 [1/2] (3.25ns)   --->   "%input_2_V_load_5 = load i14* %input_2_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 614 'load' 'input_2_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i14 %input_2_V_load_5 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 615 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 616 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i22 %sext_ln1118_37, %sext_ln1117_19" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 616 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 617 [1/2] (3.25ns)   --->   "%input_3_V_load_5 = load i14* %input_3_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 617 'load' 'input_3_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 618 [1/2] (3.25ns)   --->   "%input_4_V_load_5 = load i14* %input_4_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 618 'load' 'input_4_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1117_20 = sext i8 %conv_2_weights_V_1_2_17 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 619 'sext' 'sext_ln1117_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 620 [1/2] (3.25ns)   --->   "%input_5_V_load_5 = load i14* %input_5_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 620 'load' 'input_5_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i14 %input_5_V_load_5 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 621 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 622 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i22 %sext_ln1118_39, %sext_ln1117_20" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 622 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 623 [2/2] (3.25ns)   --->   "%input_0_V_load_6 = load i14* %input_0_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 623 'load' 'input_0_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 624 [2/2] (3.25ns)   --->   "%input_1_V_load_6 = load i14* %input_1_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 624 'load' 'input_1_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 625 [2/2] (3.25ns)   --->   "%input_2_V_load_6 = load i14* %input_2_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 625 'load' 'input_2_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 626 [2/2] (3.25ns)   --->   "%input_3_V_load_6 = load i14* %input_3_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 626 'load' 'input_3_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 627 [2/2] (3.25ns)   --->   "%input_4_V_load_6 = load i14* %input_4_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 627 'load' 'input_4_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 628 [2/2] (3.25ns)   --->   "%input_5_V_load_6 = load i14* %input_5_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 628 'load' 'input_5_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 629 [2/2] (3.25ns)   --->   "%input_0_V_load_7 = load i14* %input_0_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 629 'load' 'input_0_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 630 [2/2] (3.25ns)   --->   "%input_1_V_load_7 = load i14* %input_1_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 630 'load' 'input_1_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 631 [2/2] (3.25ns)   --->   "%input_2_V_load_7 = load i14* %input_2_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 631 'load' 'input_2_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 632 [2/2] (3.25ns)   --->   "%input_3_V_load_7 = load i14* %input_3_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 632 'load' 'input_3_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 633 [2/2] (3.25ns)   --->   "%input_4_V_load_7 = load i14* %input_4_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 633 'load' 'input_4_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 634 [2/2] (3.25ns)   --->   "%input_5_V_load_7 = load i14* %input_5_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 634 'load' 'input_5_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 6 <SV = 5> <Delay = 15.1>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_100_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203, i4 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 635 'bitconcatenate' 'tmp_100_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1117_111 = zext i8 %add_ln1117_57 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 636 'zext' 'zext_ln1117_111' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%input_0_V_addr_8 = getelementptr [169 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 637 'getelementptr' 'input_0_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%input_1_V_addr_8 = getelementptr [169 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 638 'getelementptr' 'input_1_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%input_2_V_addr_8 = getelementptr [169 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 639 'getelementptr' 'input_2_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%input_3_V_addr_8 = getelementptr [169 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 640 'getelementptr' 'input_3_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%input_4_V_addr_8 = getelementptr [169 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 641 'getelementptr' 'input_4_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%input_5_V_addr_8 = getelementptr [169 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 642 'getelementptr' 'input_5_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %select_ln37_6 to i12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 643 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (1.54ns)   --->   "%add_ln203_5 = add i12 %tmp_100_cast, %zext_ln203_11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 644 'add' 'add_ln203_5' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_5 to i64" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 645 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 646 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (0.97ns)   --->   "%and_ln781_53 = and i1 %and_ln416_53, %tmp_452" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 647 'and' 'and_ln781_53' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%xor_ln785_109 = xor i1 %tmp_452, %and_ln416_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 648 'xor' 'xor_ln785_109' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%or_ln785_53 = or i1 %tmp_451, %xor_ln785_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 649 'or' 'or_ln785_53' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [1/1] (0.97ns)   --->   "%xor_ln785_110 = xor i1 %tmp_447, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 650 'xor' 'xor_ln785_110' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%and_ln785_53 = and i1 %or_ln785_53, %xor_ln785_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 651 'and' 'and_ln785_53' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%or_ln786_53 = or i1 %and_ln781_53, %and_ln786_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 652 'or' 'or_ln786_53' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%xor_ln786_59 = xor i1 %or_ln786_53, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 653 'xor' 'xor_ln786_59' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_108 = and i1 %tmp_447, %xor_ln786_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 654 'and' 'and_ln786_108' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%or_ln340_172 = or i1 %and_ln786_108, %and_ln785_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 655 'or' 'or_ln340_172' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%or_ln340_173 = or i1 %and_ln786_107, %xor_ln785_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 656 'or' 'or_ln340_173' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%or_ln340_174 = or i1 %or_ln340_173, %and_ln781_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 657 'or' 'or_ln340_174' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i22 %mul_ln1118_3 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 658 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 659 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_118 = select i1 %or_ln340_172, i14 8191, i14 %add_ln415_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 659 'select' 'select_ln340_118' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%select_ln388_58 = select i1 %and_ln786_108, i14 -8192, i14 %add_ln415_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 660 'select' 'select_ln388_58' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 661 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_119 = select i1 %or_ln340_174, i14 %select_ln340_118, i14 %select_ln388_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 661 'select' 'select_ln340_119' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_119, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 662 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln728_53 = sext i22 %shl_ln728_51 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 663 'sext' 'sext_ln728_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (2.25ns)   --->   "%add_ln1192_105 = add i22 %shl_ln728_51, %mul_ln1118_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 664 'add' 'add_ln1192_105' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (2.25ns)   --->   "%add_ln1192_53 = add i23 %sext_ln1118_6, %sext_ln728_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 665 'add' 'add_ln1192_53' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_53, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 666 'bitselect' 'tmp_454' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_105, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 667 'partselect' 'trunc_ln708_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_105, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 668 'bitselect' 'tmp_455' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_105, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 669 'bitselect' 'tmp_456' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln415_54 = zext i1 %tmp_456 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 670 'zext' 'zext_ln415_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 671 [1/1] (1.81ns)   --->   "%add_ln415_54 = add i14 %zext_ln415_54, %trunc_ln708_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 671 'add' 'add_ln415_54' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_54, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 672 'bitselect' 'tmp_457' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%xor_ln416_74 = xor i1 %tmp_457, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 673 'xor' 'xor_ln416_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 674 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_54 = and i1 %tmp_455, %xor_ln416_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 674 'and' 'and_ln416_54' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_54, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 675 'bitselect' 'tmp_458' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_53, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 676 'bitselect' 'tmp_459' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_53, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 677 'bitselect' 'tmp_460' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%xor_ln779_54 = xor i1 %tmp_460, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 678 'xor' 'xor_ln779_54' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%xor_ln416_75 = xor i1 %tmp_455, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 679 'xor' 'xor_ln416_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%or_ln416_65 = or i1 %tmp_457, %xor_ln416_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 680 'or' 'or_ln416_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%or_ln416_12 = or i1 %or_ln416_65, %xor_ln779_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 681 'or' 'or_ln416_12' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%and_ln416_108 = and i1 %tmp_459, %or_ln416_12" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 682 'and' 'and_ln416_108' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [1/1] (0.97ns)   --->   "%and_ln781_54 = and i1 %and_ln416_54, %tmp_459" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 683 'and' 'and_ln781_54' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%xor_ln785_111 = xor i1 %tmp_459, %and_ln416_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 684 'xor' 'xor_ln785_111' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%or_ln785_54 = or i1 %tmp_458, %xor_ln785_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 685 'or' 'or_ln785_54' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (0.97ns)   --->   "%xor_ln785_112 = xor i1 %tmp_454, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 686 'xor' 'xor_ln785_112' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%and_ln785_54 = and i1 %or_ln785_54, %xor_ln785_112" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 687 'and' 'and_ln785_54' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_109 = and i1 %tmp_458, %and_ln416_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 688 'and' 'and_ln786_109' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_110)   --->   "%or_ln786_54 = or i1 %and_ln781_54, %and_ln786_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 689 'or' 'or_ln786_54' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_110)   --->   "%xor_ln786_60 = xor i1 %or_ln786_54, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 690 'xor' 'xor_ln786_60' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_110 = and i1 %tmp_454, %xor_ln786_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 691 'and' 'and_ln786_110' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%or_ln340_175 = or i1 %and_ln786_110, %and_ln785_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 692 'or' 'or_ln340_175' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%or_ln340_176 = or i1 %and_ln786_109, %xor_ln785_112" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 693 'or' 'or_ln340_176' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%or_ln340_177 = or i1 %or_ln340_176, %and_ln781_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 694 'or' 'or_ln340_177' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 695 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_120 = select i1 %or_ln340_175, i14 8191, i14 %add_ln415_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 695 'select' 'select_ln340_120' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%select_ln388_59 = select i1 %and_ln786_110, i14 -8192, i14 %add_ln415_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 696 'select' 'select_ln388_59' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 697 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_121 = select i1 %or_ln340_177, i14 %select_ln340_120, i14 %select_ln388_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 697 'select' 'select_ln340_121' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_121, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 698 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (2.25ns)   --->   "%add_ln1192_106 = add i22 %shl_ln728_52, %mul_ln1118_4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 699 'add' 'add_ln1192_106' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_106, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 700 'partselect' 'trunc_ln708_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_106, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 701 'bitselect' 'tmp_462' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_106, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 702 'bitselect' 'tmp_463' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln1117_21 = sext i8 %conv_2_weights_V_2_0_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 703 'sext' 'sext_ln1117_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 704 [1/2] (3.25ns)   --->   "%input_0_V_load_6 = load i14* %input_0_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 704 'load' 'input_0_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i14 %input_0_V_load_6 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 705 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i22 %sext_ln1118_41, %sext_ln1117_21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 706 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 707 [1/2] (3.25ns)   --->   "%input_1_V_load_6 = load i14* %input_1_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 707 'load' 'input_1_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1117_22 = sext i8 %conv_2_weights_V_2_0_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 708 'sext' 'sext_ln1117_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 709 [1/2] (3.25ns)   --->   "%input_2_V_load_6 = load i14* %input_2_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 709 'load' 'input_2_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i14 %input_2_V_load_6 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 710 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 711 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i22 %sext_ln1118_43, %sext_ln1117_22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 711 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 712 [1/2] (3.25ns)   --->   "%input_3_V_load_6 = load i14* %input_3_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 712 'load' 'input_3_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 713 [1/2] (3.25ns)   --->   "%input_4_V_load_6 = load i14* %input_4_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 713 'load' 'input_4_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1117_23 = sext i8 %conv_2_weights_V_2_0_17 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 714 'sext' 'sext_ln1117_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 715 [1/2] (3.25ns)   --->   "%input_5_V_load_6 = load i14* %input_5_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 715 'load' 'input_5_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i14 %input_5_V_load_6 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 716 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 717 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i22 %sext_ln1118_45, %sext_ln1117_23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 717 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1117_24 = sext i8 %conv_2_weights_V_2_1_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 718 'sext' 'sext_ln1117_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 719 [1/2] (3.25ns)   --->   "%input_0_V_load_7 = load i14* %input_0_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 719 'load' 'input_0_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i14 %input_0_V_load_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 720 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 721 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i22 %sext_ln1118_47, %sext_ln1117_24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 721 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 722 [1/2] (3.25ns)   --->   "%input_1_V_load_7 = load i14* %input_1_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 722 'load' 'input_1_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1117_25 = sext i7 %conv_2_weights_V_2_1_11 to i21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 723 'sext' 'sext_ln1117_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 724 [1/2] (3.25ns)   --->   "%input_2_V_load_7 = load i14* %input_2_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 724 'load' 'input_2_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i14 %input_2_V_load_7 to i21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 725 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 726 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i21 %sext_ln1118_49, %sext_ln1117_25" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 726 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln1117_26 = sext i8 %conv_2_weights_V_2_1_13 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 727 'sext' 'sext_ln1117_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 728 [1/2] (3.25ns)   --->   "%input_3_V_load_7 = load i14* %input_3_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 728 'load' 'input_3_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i14 %input_3_V_load_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 729 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 730 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul i22 %sext_ln1118_51, %sext_ln1117_26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 730 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 731 [1/2] (3.25ns)   --->   "%input_4_V_load_7 = load i14* %input_4_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 731 'load' 'input_4_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln1117_27 = sext i8 %conv_2_weights_V_2_1_17 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 732 'sext' 'sext_ln1117_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 733 [1/2] (3.25ns)   --->   "%input_5_V_load_7 = load i14* %input_5_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 733 'load' 'input_5_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i14 %input_5_V_load_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 734 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 735 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i22 %sext_ln1118_53, %sext_ln1117_27" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 735 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 736 [2/2] (3.25ns)   --->   "%input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 736 'load' 'input_0_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 737 [2/2] (3.25ns)   --->   "%input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 737 'load' 'input_1_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 738 [2/2] (3.25ns)   --->   "%input_2_V_load_8 = load i14* %input_2_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 738 'load' 'input_2_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 739 [2/2] (3.25ns)   --->   "%input_3_V_load_8 = load i14* %input_3_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 739 'load' 'input_3_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 740 [2/2] (3.25ns)   --->   "%input_4_V_load_8 = load i14* %input_4_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 740 'load' 'input_4_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 741 [2/2] (3.25ns)   --->   "%input_5_V_load_8 = load i14* %input_5_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 741 'load' 'input_5_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 742 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln37_6, 1" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 742 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 743 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 743 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 16.4>
ST_7 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i22 %mul_ln1118_4 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 744 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln728_54 = sext i22 %shl_ln728_52 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 745 'sext' 'sext_ln728_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 746 [1/1] (2.25ns)   --->   "%add_ln1192_54 = add i23 %sext_ln1118_8, %sext_ln728_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 746 'add' 'add_ln1192_54' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_54, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 747 'bitselect' 'tmp_461' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln415_55 = zext i1 %tmp_463 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 748 'zext' 'zext_ln415_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 749 [1/1] (1.81ns)   --->   "%add_ln415_55 = add i14 %zext_ln415_55, %trunc_ln708_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 749 'add' 'add_ln415_55' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_55, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 750 'bitselect' 'tmp_464' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%xor_ln416_76 = xor i1 %tmp_464, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 751 'xor' 'xor_ln416_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 752 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_55 = and i1 %tmp_462, %xor_ln416_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 752 'and' 'and_ln416_55' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_55, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 753 'bitselect' 'tmp_465' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_54, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 754 'bitselect' 'tmp_466' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_54, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 755 'bitselect' 'tmp_467' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%xor_ln779_55 = xor i1 %tmp_467, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 756 'xor' 'xor_ln779_55' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%xor_ln416_77 = xor i1 %tmp_462, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 757 'xor' 'xor_ln416_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%or_ln416_66 = or i1 %tmp_464, %xor_ln416_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 758 'or' 'or_ln416_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%or_ln416_13 = or i1 %or_ln416_66, %xor_ln779_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 759 'or' 'or_ln416_13' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%and_ln416_109 = and i1 %tmp_466, %or_ln416_13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 760 'and' 'and_ln416_109' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 761 [1/1] (0.97ns)   --->   "%and_ln781_55 = and i1 %and_ln416_55, %tmp_466" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 761 'and' 'and_ln781_55' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%xor_ln785_113 = xor i1 %tmp_466, %and_ln416_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 762 'xor' 'xor_ln785_113' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%or_ln785_55 = or i1 %tmp_465, %xor_ln785_113" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 763 'or' 'or_ln785_55' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 764 [1/1] (0.97ns)   --->   "%xor_ln785_114 = xor i1 %tmp_461, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 764 'xor' 'xor_ln785_114' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%and_ln785_55 = and i1 %or_ln785_55, %xor_ln785_114" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 765 'and' 'and_ln785_55' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_111 = and i1 %tmp_465, %and_ln416_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 766 'and' 'and_ln786_111' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_112)   --->   "%or_ln786_55 = or i1 %and_ln781_55, %and_ln786_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 767 'or' 'or_ln786_55' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_112)   --->   "%xor_ln786_61 = xor i1 %or_ln786_55, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 768 'xor' 'xor_ln786_61' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_112 = and i1 %tmp_461, %xor_ln786_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 769 'and' 'and_ln786_112' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%or_ln340_178 = or i1 %and_ln786_112, %and_ln785_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 770 'or' 'or_ln340_178' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%or_ln340_179 = or i1 %and_ln786_111, %xor_ln785_114" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 771 'or' 'or_ln340_179' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%or_ln340_180 = or i1 %or_ln340_179, %and_ln781_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 772 'or' 'or_ln340_180' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i9 %conv_2_weights_V_0_1_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 773 'sext' 'sext_ln1192_103' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i14 %input_1_V_load_1 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 774 'sext' 'sext_ln1192_104' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 775 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1192_51 = mul i23 %sext_ln1192_104, %sext_ln1192_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 775 'mul' 'mul_ln1192_51' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 776 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_122 = select i1 %or_ln340_178, i14 8191, i14 %add_ln415_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 776 'select' 'select_ln340_122' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%select_ln388_60 = select i1 %and_ln786_112, i14 -8192, i14 %add_ln415_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 777 'select' 'select_ln388_60' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 778 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_123 = select i1 %or_ln340_180, i14 %select_ln340_122, i14 %select_ln388_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 778 'select' 'select_ln340_123' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_123, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 779 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln728_55 = sext i22 %shl_ln728_53 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 780 'sext' 'sext_ln728_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 781 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i23 %mul_ln1192_51, %sext_ln728_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 781 'add' 'add_ln1192_55' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_55, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 782 'bitselect' 'tmp_468' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_55, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 783 'partselect' 'trunc_ln708_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_55, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 784 'bitselect' 'tmp_469' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_55, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 785 'bitselect' 'tmp_470' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln415_56 = zext i1 %tmp_470 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 786 'zext' 'zext_ln415_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 787 [1/1] (1.81ns)   --->   "%add_ln415_56 = add i14 %zext_ln415_56, %trunc_ln708_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 787 'add' 'add_ln415_56' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_56, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 788 'bitselect' 'tmp_471' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%xor_ln416_78 = xor i1 %tmp_471, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 789 'xor' 'xor_ln416_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_56 = and i1 %tmp_469, %xor_ln416_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 790 'and' 'and_ln416_56' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_56, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 791 'bitselect' 'tmp_472' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_55, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 792 'bitselect' 'tmp_473' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_55, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 793 'bitselect' 'tmp_474' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%xor_ln779_56 = xor i1 %tmp_474, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 794 'xor' 'xor_ln779_56' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%xor_ln416_79 = xor i1 %tmp_469, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 795 'xor' 'xor_ln416_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%or_ln416_67 = or i1 %tmp_471, %xor_ln416_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 796 'or' 'or_ln416_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%or_ln416_14 = or i1 %or_ln416_67, %xor_ln779_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 797 'or' 'or_ln416_14' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%and_ln416_110 = and i1 %tmp_473, %or_ln416_14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 798 'and' 'and_ln416_110' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 799 [1/1] (0.97ns)   --->   "%and_ln781_56 = and i1 %and_ln416_56, %tmp_473" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 799 'and' 'and_ln781_56' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%xor_ln785_115 = xor i1 %tmp_473, %and_ln416_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 800 'xor' 'xor_ln785_115' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%or_ln785_56 = or i1 %tmp_472, %xor_ln785_115" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 801 'or' 'or_ln785_56' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 802 [1/1] (0.97ns)   --->   "%xor_ln785_116 = xor i1 %tmp_468, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 802 'xor' 'xor_ln785_116' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%and_ln785_56 = and i1 %or_ln785_56, %xor_ln785_116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 803 'and' 'and_ln785_56' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 804 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_113 = and i1 %tmp_472, %and_ln416_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 804 'and' 'and_ln786_113' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%or_ln786_56 = or i1 %and_ln781_56, %and_ln786_113" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 805 'or' 'or_ln786_56' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%xor_ln786_62 = xor i1 %or_ln786_56, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 806 'xor' 'xor_ln786_62' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 807 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_114 = and i1 %tmp_468, %xor_ln786_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 807 'and' 'and_ln786_114' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%or_ln340_181 = or i1 %and_ln786_114, %and_ln785_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 808 'or' 'or_ln340_181' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%or_ln340_182 = or i1 %and_ln786_113, %xor_ln785_116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 809 'or' 'or_ln340_182' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%or_ln340_183 = or i1 %or_ln340_182, %and_ln781_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 810 'or' 'or_ln340_183' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 811 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_124 = select i1 %or_ln340_181, i14 8191, i14 %add_ln415_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 811 'select' 'select_ln340_124' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%select_ln388_61 = select i1 %and_ln786_114, i14 -8192, i14 %add_ln415_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 812 'select' 'select_ln388_61' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 813 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_125 = select i1 %or_ln340_183, i14 %select_ln340_124, i14 %select_ln388_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 813 'select' 'select_ln340_125' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln1117_28 = sext i8 %conv_2_weights_V_2_2_7 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 814 'sext' 'sext_ln1117_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 815 [1/2] (3.25ns)   --->   "%input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 815 'load' 'input_0_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i14 %input_0_V_load_8 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 816 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 817 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i22 %sext_ln1118_55, %sext_ln1117_28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 817 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1117_29 = sext i8 %conv_2_weights_V_2_2_9 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 818 'sext' 'sext_ln1117_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 819 [1/2] (3.25ns)   --->   "%input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 819 'load' 'input_1_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i14 %input_1_V_load_8 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 820 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 821 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul i22 %sext_ln1118_57, %sext_ln1117_29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 821 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1117_30 = sext i8 %conv_2_weights_V_2_2_11 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 822 'sext' 'sext_ln1117_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 823 [1/2] (3.25ns)   --->   "%input_2_V_load_8 = load i14* %input_2_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 823 'load' 'input_2_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i14 %input_2_V_load_8 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 824 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 825 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i22 %sext_ln1118_59, %sext_ln1117_30" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 825 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1117_31 = sext i8 %conv_2_weights_V_2_2_13 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 826 'sext' 'sext_ln1117_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 827 [1/2] (3.25ns)   --->   "%input_3_V_load_8 = load i14* %input_3_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 827 'load' 'input_3_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i14 %input_3_V_load_8 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 828 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 829 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i22 %sext_ln1118_61, %sext_ln1117_31" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 829 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 830 [1/2] (3.25ns)   --->   "%input_4_V_load_8 = load i14* %input_4_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 830 'load' 'input_4_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln1117_32 = sext i8 %conv_2_weights_V_2_2_17 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 831 'sext' 'sext_ln1117_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 832 [1/2] (3.25ns)   --->   "%input_5_V_load_8 = load i14* %input_5_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 832 'load' 'input_5_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i14 %input_5_V_load_8 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 833 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 834 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul i22 %sext_ln1118_63, %sext_ln1117_32" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 834 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 16.9>
ST_8 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i22 %mul_ln1118_5 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 835 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 836 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_125, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 836 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln728_56 = sext i22 %shl_ln728_54 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 837 'sext' 'sext_ln728_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 838 [1/1] (2.25ns)   --->   "%add_ln1192_107 = add i22 %shl_ln728_54, %mul_ln1118_5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 838 'add' 'add_ln1192_107' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 839 [1/1] (2.25ns)   --->   "%add_ln1192_56 = add i23 %sext_ln1118_10, %sext_ln728_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 839 'add' 'add_ln1192_56' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_56, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 840 'bitselect' 'tmp_475' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_107, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 841 'partselect' 'trunc_ln708_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_107, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 842 'bitselect' 'tmp_476' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_107, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 843 'bitselect' 'tmp_477' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln415_57 = zext i1 %tmp_477 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 844 'zext' 'zext_ln415_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 845 [1/1] (1.81ns)   --->   "%add_ln415_57 = add i14 %zext_ln415_57, %trunc_ln708_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 845 'add' 'add_ln415_57' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_57, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 846 'bitselect' 'tmp_478' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%xor_ln416_80 = xor i1 %tmp_478, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 847 'xor' 'xor_ln416_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 848 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_57 = and i1 %tmp_476, %xor_ln416_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 848 'and' 'and_ln416_57' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_57, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 849 'bitselect' 'tmp_479' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_56, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 850 'bitselect' 'tmp_480' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_56, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 851 'bitselect' 'tmp_481' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%xor_ln779_57 = xor i1 %tmp_481, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 852 'xor' 'xor_ln779_57' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%xor_ln416_81 = xor i1 %tmp_476, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 853 'xor' 'xor_ln416_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%or_ln416_68 = or i1 %tmp_478, %xor_ln416_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 854 'or' 'or_ln416_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%or_ln416_15 = or i1 %or_ln416_68, %xor_ln779_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 855 'or' 'or_ln416_15' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%and_ln416_111 = and i1 %tmp_480, %or_ln416_15" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 856 'and' 'and_ln416_111' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 857 [1/1] (0.97ns)   --->   "%and_ln781_57 = and i1 %and_ln416_57, %tmp_480" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 857 'and' 'and_ln781_57' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%xor_ln785_117 = xor i1 %tmp_480, %and_ln416_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 858 'xor' 'xor_ln785_117' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%or_ln785_57 = or i1 %tmp_479, %xor_ln785_117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 859 'or' 'or_ln785_57' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 860 [1/1] (0.97ns)   --->   "%xor_ln785_118 = xor i1 %tmp_475, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 860 'xor' 'xor_ln785_118' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%and_ln785_57 = and i1 %or_ln785_57, %xor_ln785_118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 861 'and' 'and_ln785_57' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 862 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_115 = and i1 %tmp_479, %and_ln416_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 862 'and' 'and_ln786_115' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_116)   --->   "%or_ln786_57 = or i1 %and_ln781_57, %and_ln786_115" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 863 'or' 'or_ln786_57' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_116)   --->   "%xor_ln786_63 = xor i1 %or_ln786_57, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 864 'xor' 'xor_ln786_63' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 865 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_116 = and i1 %tmp_475, %xor_ln786_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 865 'and' 'and_ln786_116' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%or_ln340_184 = or i1 %and_ln786_116, %and_ln785_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 866 'or' 'or_ln340_184' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%or_ln340_185 = or i1 %and_ln786_115, %xor_ln785_118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 867 'or' 'or_ln340_185' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%or_ln340_186 = or i1 %or_ln340_185, %and_ln781_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 868 'or' 'or_ln340_186' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i22 %mul_ln1118_6 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 869 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 870 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_126 = select i1 %or_ln340_184, i14 8191, i14 %add_ln415_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 870 'select' 'select_ln340_126' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%select_ln388_62 = select i1 %and_ln786_116, i14 -8192, i14 %add_ln415_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 871 'select' 'select_ln388_62' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 872 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_127 = select i1 %or_ln340_186, i14 %select_ln340_126, i14 %select_ln388_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 872 'select' 'select_ln340_127' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 873 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_127, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 873 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln728_57 = sext i22 %shl_ln728_55 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 874 'sext' 'sext_ln728_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 875 [1/1] (2.25ns)   --->   "%add_ln1192_108 = add i22 %shl_ln728_55, %mul_ln1118_6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 875 'add' 'add_ln1192_108' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 876 [1/1] (2.25ns)   --->   "%add_ln1192_57 = add i23 %sext_ln1118_12, %sext_ln728_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 876 'add' 'add_ln1192_57' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_57, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 877 'bitselect' 'tmp_482' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_108, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 878 'partselect' 'trunc_ln708_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_108, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 879 'bitselect' 'tmp_483' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_108, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 880 'bitselect' 'tmp_484' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln415_58 = zext i1 %tmp_484 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 881 'zext' 'zext_ln415_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 882 [1/1] (1.81ns)   --->   "%add_ln415_58 = add i14 %zext_ln415_58, %trunc_ln708_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 882 'add' 'add_ln415_58' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_58, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 883 'bitselect' 'tmp_485' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%xor_ln416_82 = xor i1 %tmp_485, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 884 'xor' 'xor_ln416_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 885 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_58 = and i1 %tmp_483, %xor_ln416_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 885 'and' 'and_ln416_58' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_58, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 886 'bitselect' 'tmp_486' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_57, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 887 'bitselect' 'tmp_487' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_57, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 888 'bitselect' 'tmp_488' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%xor_ln779_58 = xor i1 %tmp_488, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 889 'xor' 'xor_ln779_58' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%xor_ln416_83 = xor i1 %tmp_483, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 890 'xor' 'xor_ln416_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%or_ln416_69 = or i1 %tmp_485, %xor_ln416_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 891 'or' 'or_ln416_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%or_ln416_16 = or i1 %or_ln416_69, %xor_ln779_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 892 'or' 'or_ln416_16' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%and_ln416_112 = and i1 %tmp_487, %or_ln416_16" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 893 'and' 'and_ln416_112' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 894 [1/1] (0.97ns)   --->   "%and_ln781_58 = and i1 %and_ln416_58, %tmp_487" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 894 'and' 'and_ln781_58' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%xor_ln785_119 = xor i1 %tmp_487, %and_ln416_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 895 'xor' 'xor_ln785_119' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%or_ln785_58 = or i1 %tmp_486, %xor_ln785_119" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 896 'or' 'or_ln785_58' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 897 [1/1] (0.97ns)   --->   "%xor_ln785_120 = xor i1 %tmp_482, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 897 'xor' 'xor_ln785_120' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%and_ln785_58 = and i1 %or_ln785_58, %xor_ln785_120" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 898 'and' 'and_ln785_58' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 899 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_117 = and i1 %tmp_486, %and_ln416_112" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 899 'and' 'and_ln786_117' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_118)   --->   "%or_ln786_58 = or i1 %and_ln781_58, %and_ln786_117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 900 'or' 'or_ln786_58' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_118)   --->   "%xor_ln786_64 = xor i1 %or_ln786_58, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 901 'xor' 'xor_ln786_64' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 902 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_118 = and i1 %tmp_482, %xor_ln786_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 902 'and' 'and_ln786_118' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%or_ln340_187 = or i1 %and_ln786_118, %and_ln785_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 903 'or' 'or_ln340_187' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 904 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_128 = select i1 %or_ln340_187, i14 8191, i14 %add_ln415_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 904 'select' 'select_ln340_128' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 19.1>
ST_9 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%or_ln340_188 = or i1 %and_ln786_117, %xor_ln785_120" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 905 'or' 'or_ln340_188' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%or_ln340_189 = or i1 %or_ln340_188, %and_ln781_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 906 'or' 'or_ln340_189' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i9 %conv_2_weights_V_0_1_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 907 'sext' 'sext_ln1192_105' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i14 %input_4_V_load_1 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 908 'sext' 'sext_ln1192_106' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 909 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1192_52 = mul i23 %sext_ln1192_106, %sext_ln1192_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 909 'mul' 'mul_ln1192_52' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%select_ln388_63 = select i1 %and_ln786_118, i14 -8192, i14 %add_ln415_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 910 'select' 'select_ln388_63' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 911 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_129 = select i1 %or_ln340_189, i14 %select_ln340_128, i14 %select_ln388_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 911 'select' 'select_ln340_129' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 912 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_129, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 912 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln728_58 = sext i22 %shl_ln728_56 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 913 'sext' 'sext_ln728_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 914 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i23 %mul_ln1192_52, %sext_ln728_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 914 'add' 'add_ln1192_58' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_58, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 915 'bitselect' 'tmp_489' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_58, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 916 'partselect' 'trunc_ln708_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_58, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 917 'bitselect' 'tmp_490' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_58, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 918 'bitselect' 'tmp_491' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln415_59 = zext i1 %tmp_491 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 919 'zext' 'zext_ln415_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 920 [1/1] (1.81ns)   --->   "%add_ln415_59 = add i14 %zext_ln415_59, %trunc_ln708_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 920 'add' 'add_ln415_59' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_59, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 921 'bitselect' 'tmp_492' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%xor_ln416_84 = xor i1 %tmp_492, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 922 'xor' 'xor_ln416_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 923 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_59 = and i1 %tmp_490, %xor_ln416_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 923 'and' 'and_ln416_59' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_59, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 924 'bitselect' 'tmp_493' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_58, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 925 'bitselect' 'tmp_494' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_58, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 926 'bitselect' 'tmp_495' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%xor_ln779_59 = xor i1 %tmp_495, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 927 'xor' 'xor_ln779_59' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%xor_ln416_85 = xor i1 %tmp_490, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 928 'xor' 'xor_ln416_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%or_ln416_70 = or i1 %tmp_492, %xor_ln416_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 929 'or' 'or_ln416_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%or_ln416_17 = or i1 %or_ln416_70, %xor_ln779_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 930 'or' 'or_ln416_17' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%and_ln416_113 = and i1 %tmp_494, %or_ln416_17" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 931 'and' 'and_ln416_113' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 932 [1/1] (0.97ns)   --->   "%and_ln781_59 = and i1 %and_ln416_59, %tmp_494" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 932 'and' 'and_ln781_59' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%xor_ln785_121 = xor i1 %tmp_494, %and_ln416_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 933 'xor' 'xor_ln785_121' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln785_59 = or i1 %tmp_493, %xor_ln785_121" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 934 'or' 'or_ln785_59' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 935 [1/1] (0.97ns)   --->   "%xor_ln785_122 = xor i1 %tmp_489, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 935 'xor' 'xor_ln785_122' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%and_ln785_59 = and i1 %or_ln785_59, %xor_ln785_122" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 936 'and' 'and_ln785_59' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 937 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_119 = and i1 %tmp_493, %and_ln416_113" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 937 'and' 'and_ln786_119' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%or_ln786_59 = or i1 %and_ln781_59, %and_ln786_119" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 938 'or' 'or_ln786_59' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%xor_ln786_65 = xor i1 %or_ln786_59, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 939 'xor' 'xor_ln786_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 940 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_120 = and i1 %tmp_489, %xor_ln786_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 940 'and' 'and_ln786_120' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln340_190 = or i1 %and_ln786_120, %and_ln785_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 941 'or' 'or_ln340_190' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%or_ln340_191 = or i1 %and_ln786_119, %xor_ln785_122" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 942 'or' 'or_ln340_191' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%or_ln340_192 = or i1 %or_ln340_191, %and_ln781_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 943 'or' 'or_ln340_192' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i22 %mul_ln1118_7 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 944 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 945 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_130 = select i1 %or_ln340_190, i14 8191, i14 %add_ln415_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 945 'select' 'select_ln340_130' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%select_ln388_64 = select i1 %and_ln786_120, i14 -8192, i14 %add_ln415_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 946 'select' 'select_ln388_64' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 947 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_131 = select i1 %or_ln340_192, i14 %select_ln340_130, i14 %select_ln388_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 947 'select' 'select_ln340_131' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 948 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_131, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 948 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln728_59 = sext i22 %shl_ln728_57 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 949 'sext' 'sext_ln728_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 950 [1/1] (2.25ns)   --->   "%add_ln1192_109 = add i22 %shl_ln728_57, %mul_ln1118_7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 950 'add' 'add_ln1192_109' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 951 [1/1] (2.25ns)   --->   "%add_ln1192_59 = add i23 %sext_ln1118_14, %sext_ln728_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 951 'add' 'add_ln1192_59' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_59, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 952 'bitselect' 'tmp_496' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_109, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 953 'partselect' 'trunc_ln708_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_109, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 954 'bitselect' 'tmp_497' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_109, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 955 'bitselect' 'tmp_498' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln415_60 = zext i1 %tmp_498 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 956 'zext' 'zext_ln415_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 957 [1/1] (1.81ns)   --->   "%add_ln415_60 = add i14 %zext_ln415_60, %trunc_ln708_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 957 'add' 'add_ln415_60' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_60, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 958 'bitselect' 'tmp_499' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%xor_ln416_86 = xor i1 %tmp_499, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 959 'xor' 'xor_ln416_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 960 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_60 = and i1 %tmp_497, %xor_ln416_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 960 'and' 'and_ln416_60' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_60, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 961 'bitselect' 'tmp_500' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_59, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 962 'bitselect' 'tmp_501' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_59, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 963 'bitselect' 'tmp_502' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%xor_ln779_60 = xor i1 %tmp_502, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 964 'xor' 'xor_ln779_60' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%xor_ln416_87 = xor i1 %tmp_497, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 965 'xor' 'xor_ln416_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%or_ln416_71 = or i1 %tmp_499, %xor_ln416_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 966 'or' 'or_ln416_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%or_ln416_18 = or i1 %or_ln416_71, %xor_ln779_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 967 'or' 'or_ln416_18' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%and_ln416_114 = and i1 %tmp_501, %or_ln416_18" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 968 'and' 'and_ln416_114' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 969 [1/1] (0.97ns)   --->   "%and_ln781_60 = and i1 %and_ln416_60, %tmp_501" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 969 'and' 'and_ln781_60' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 970 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_121 = and i1 %tmp_500, %and_ln416_114" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 970 'and' 'and_ln786_121' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 16.7>
ST_10 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%xor_ln785_123 = xor i1 %tmp_501, %and_ln416_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 971 'xor' 'xor_ln785_123' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%or_ln785_60 = or i1 %tmp_500, %xor_ln785_123" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 972 'or' 'or_ln785_60' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 973 [1/1] (0.97ns)   --->   "%xor_ln785_124 = xor i1 %tmp_496, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 973 'xor' 'xor_ln785_124' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%and_ln785_60 = and i1 %or_ln785_60, %xor_ln785_124" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 974 'and' 'and_ln785_60' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_122)   --->   "%or_ln786_60 = or i1 %and_ln781_60, %and_ln786_121" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 975 'or' 'or_ln786_60' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_122)   --->   "%xor_ln786_66 = xor i1 %or_ln786_60, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 976 'xor' 'xor_ln786_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 977 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_122 = and i1 %tmp_496, %xor_ln786_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 977 'and' 'and_ln786_122' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%or_ln340_193 = or i1 %and_ln786_122, %and_ln785_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 978 'or' 'or_ln340_193' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_194 = or i1 %and_ln786_121, %xor_ln785_124" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 979 'or' 'or_ln340_194' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_195 = or i1 %or_ln340_194, %and_ln781_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 980 'or' 'or_ln340_195' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %mul_ln1118_8 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 981 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 982 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_132 = select i1 %or_ln340_193, i14 8191, i14 %add_ln415_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 982 'select' 'select_ln340_132' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%select_ln388_65 = select i1 %and_ln786_122, i14 -8192, i14 %add_ln415_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 983 'select' 'select_ln388_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 984 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_133 = select i1 %or_ln340_195, i14 %select_ln340_132, i14 %select_ln388_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 984 'select' 'select_ln340_133' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 985 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_133, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 985 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln728_60 = sext i22 %shl_ln728_58 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 986 'sext' 'sext_ln728_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 987 [1/1] (2.25ns)   --->   "%add_ln1192_110 = add i22 %shl_ln728_58, %mul_ln1118_8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 987 'add' 'add_ln1192_110' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 988 [1/1] (2.25ns)   --->   "%add_ln1192_60 = add i23 %sext_ln1118_16, %sext_ln728_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 988 'add' 'add_ln1192_60' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_60, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 989 'bitselect' 'tmp_503' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_110, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 990 'partselect' 'trunc_ln708_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_110, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 991 'bitselect' 'tmp_504' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_110, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 992 'bitselect' 'tmp_505' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln415_61 = zext i1 %tmp_505 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 993 'zext' 'zext_ln415_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 994 [1/1] (1.81ns)   --->   "%add_ln415_61 = add i14 %zext_ln415_61, %trunc_ln708_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 994 'add' 'add_ln415_61' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_61, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 995 'bitselect' 'tmp_506' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%xor_ln416_88 = xor i1 %tmp_506, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 996 'xor' 'xor_ln416_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 997 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_61 = and i1 %tmp_504, %xor_ln416_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 997 'and' 'and_ln416_61' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_61, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 998 'bitselect' 'tmp_507' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_60, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 999 'bitselect' 'tmp_508' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_60, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1000 'bitselect' 'tmp_509' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%xor_ln779_61 = xor i1 %tmp_509, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1001 'xor' 'xor_ln779_61' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%xor_ln416_89 = xor i1 %tmp_504, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1002 'xor' 'xor_ln416_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%or_ln416_72 = or i1 %tmp_506, %xor_ln416_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1003 'or' 'or_ln416_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%or_ln416_19 = or i1 %or_ln416_72, %xor_ln779_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1004 'or' 'or_ln416_19' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%and_ln416_115 = and i1 %tmp_508, %or_ln416_19" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1005 'and' 'and_ln416_115' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1006 [1/1] (0.97ns)   --->   "%and_ln781_61 = and i1 %and_ln416_61, %tmp_508" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1006 'and' 'and_ln781_61' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%xor_ln785_125 = xor i1 %tmp_508, %and_ln416_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1007 'xor' 'xor_ln785_125' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%or_ln785_61 = or i1 %tmp_507, %xor_ln785_125" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1008 'or' 'or_ln785_61' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1009 [1/1] (0.97ns)   --->   "%xor_ln785_126 = xor i1 %tmp_503, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1009 'xor' 'xor_ln785_126' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%and_ln785_61 = and i1 %or_ln785_61, %xor_ln785_126" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1010 'and' 'and_ln785_61' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1011 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_123 = and i1 %tmp_507, %and_ln416_115" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1011 'and' 'and_ln786_123' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_124)   --->   "%or_ln786_61 = or i1 %and_ln781_61, %and_ln786_123" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1012 'or' 'or_ln786_61' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_124)   --->   "%xor_ln786_67 = xor i1 %or_ln786_61, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1013 'xor' 'xor_ln786_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1014 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_124 = and i1 %tmp_503, %xor_ln786_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1014 'and' 'and_ln786_124' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%or_ln340_196 = or i1 %and_ln786_124, %and_ln785_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1015 'or' 'or_ln340_196' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%or_ln340_197 = or i1 %and_ln786_123, %xor_ln785_126" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1016 'or' 'or_ln340_197' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%or_ln340_198 = or i1 %or_ln340_197, %and_ln781_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1017 'or' 'or_ln340_198' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i9 %conv_2_weights_V_0_2_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1018 'sext' 'sext_ln1192_107' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i14 %input_1_V_load_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1019 'sext' 'sext_ln1192_108' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1020 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1192_53 = mul i23 %sext_ln1192_108, %sext_ln1192_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1020 'mul' 'mul_ln1192_53' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1021 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_134 = select i1 %or_ln340_196, i14 8191, i14 %add_ln415_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1021 'select' 'select_ln340_134' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%select_ln388_66 = select i1 %and_ln786_124, i14 -8192, i14 %add_ln415_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1022 'select' 'select_ln388_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1023 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_135 = select i1 %or_ln340_198, i14 %select_ln340_134, i14 %select_ln388_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1023 'select' 'select_ln340_135' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1024 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_135, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1024 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln728_61 = sext i22 %shl_ln728_59 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1025 'sext' 'sext_ln728_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1026 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i23 %mul_ln1192_53, %sext_ln728_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1026 'add' 'add_ln1192_61' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_61, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1027 'bitselect' 'tmp_510' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_61, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1028 'partselect' 'trunc_ln708_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_61, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1029 'bitselect' 'tmp_511' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_61, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1030 'bitselect' 'tmp_512' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln415_62 = zext i1 %tmp_512 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1031 'zext' 'zext_ln415_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1032 [1/1] (1.81ns)   --->   "%add_ln415_62 = add i14 %zext_ln415_62, %trunc_ln708_60" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1032 'add' 'add_ln415_62' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_62, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1033 'bitselect' 'tmp_513' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_62, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1034 'bitselect' 'tmp_514' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_61, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1035 'bitselect' 'tmp_515' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 16.1>
ST_11 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%xor_ln416_90 = xor i1 %tmp_513, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1036 'xor' 'xor_ln416_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1037 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_62 = and i1 %tmp_511, %xor_ln416_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1037 'and' 'and_ln416_62' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_61, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1038 'bitselect' 'tmp_516' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%xor_ln779_62 = xor i1 %tmp_516, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1039 'xor' 'xor_ln779_62' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%xor_ln416_91 = xor i1 %tmp_511, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1040 'xor' 'xor_ln416_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%or_ln416_73 = or i1 %tmp_513, %xor_ln416_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1041 'or' 'or_ln416_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%or_ln416_20 = or i1 %or_ln416_73, %xor_ln779_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1042 'or' 'or_ln416_20' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%and_ln416_116 = and i1 %tmp_515, %or_ln416_20" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1043 'and' 'and_ln416_116' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1044 [1/1] (0.97ns)   --->   "%and_ln781_62 = and i1 %and_ln416_62, %tmp_515" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1044 'and' 'and_ln781_62' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%xor_ln785_127 = xor i1 %tmp_515, %and_ln416_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1045 'xor' 'xor_ln785_127' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln785_62 = or i1 %tmp_514, %xor_ln785_127" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1046 'or' 'or_ln785_62' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1047 [1/1] (0.97ns)   --->   "%xor_ln785_128 = xor i1 %tmp_510, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1047 'xor' 'xor_ln785_128' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%and_ln785_62 = and i1 %or_ln785_62, %xor_ln785_128" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1048 'and' 'and_ln785_62' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1049 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_125 = and i1 %tmp_514, %and_ln416_116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1049 'and' 'and_ln786_125' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%or_ln786_62 = or i1 %and_ln781_62, %and_ln786_125" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1050 'or' 'or_ln786_62' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%xor_ln786_68 = xor i1 %or_ln786_62, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1051 'xor' 'xor_ln786_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1052 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_126 = and i1 %tmp_510, %xor_ln786_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1052 'and' 'and_ln786_126' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln340_199 = or i1 %and_ln786_126, %and_ln785_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1053 'or' 'or_ln340_199' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%or_ln340_200 = or i1 %and_ln786_125, %xor_ln785_128" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1054 'or' 'or_ln340_200' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%or_ln340_201 = or i1 %or_ln340_200, %and_ln781_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1055 'or' 'or_ln340_201' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i22 %mul_ln1118_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1056 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1057 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_136 = select i1 %or_ln340_199, i14 8191, i14 %add_ln415_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1057 'select' 'select_ln340_136' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%select_ln388_67 = select i1 %and_ln786_126, i14 -8192, i14 %add_ln415_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1058 'select' 'select_ln388_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1059 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_137 = select i1 %or_ln340_201, i14 %select_ln340_136, i14 %select_ln388_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1059 'select' 'select_ln340_137' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1060 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_137, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1060 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln728_62 = sext i22 %shl_ln728_60 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1061 'sext' 'sext_ln728_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1062 [1/1] (2.25ns)   --->   "%add_ln1192_111 = add i22 %shl_ln728_60, %mul_ln1118_9" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1062 'add' 'add_ln1192_111' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1063 [1/1] (2.25ns)   --->   "%add_ln1192_62 = add i23 %sext_ln1118_18, %sext_ln728_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1063 'add' 'add_ln1192_62' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_62, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1064 'bitselect' 'tmp_517' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_111, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1065 'partselect' 'trunc_ln708_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_111, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1066 'bitselect' 'tmp_518' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_111, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1067 'bitselect' 'tmp_519' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln415_63 = zext i1 %tmp_519 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1068 'zext' 'zext_ln415_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1069 [1/1] (1.81ns)   --->   "%add_ln415_63 = add i14 %zext_ln415_63, %trunc_ln708_61" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1069 'add' 'add_ln415_63' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_63, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1070 'bitselect' 'tmp_520' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%xor_ln416_92 = xor i1 %tmp_520, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1071 'xor' 'xor_ln416_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1072 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_63 = and i1 %tmp_518, %xor_ln416_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1072 'and' 'and_ln416_63' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_63, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1073 'bitselect' 'tmp_521' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_62, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1074 'bitselect' 'tmp_522' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_62, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1075 'bitselect' 'tmp_523' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%xor_ln779_63 = xor i1 %tmp_523, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1076 'xor' 'xor_ln779_63' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%xor_ln416_93 = xor i1 %tmp_518, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1077 'xor' 'xor_ln416_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%or_ln416_74 = or i1 %tmp_520, %xor_ln416_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1078 'or' 'or_ln416_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%or_ln416_21 = or i1 %or_ln416_74, %xor_ln779_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1079 'or' 'or_ln416_21' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%and_ln416_117 = and i1 %tmp_522, %or_ln416_21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1080 'and' 'and_ln416_117' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1081 [1/1] (0.97ns)   --->   "%and_ln781_63 = and i1 %and_ln416_63, %tmp_522" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1081 'and' 'and_ln781_63' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%xor_ln785_129 = xor i1 %tmp_522, %and_ln416_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1082 'xor' 'xor_ln785_129' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%or_ln785_63 = or i1 %tmp_521, %xor_ln785_129" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1083 'or' 'or_ln785_63' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1084 [1/1] (0.97ns)   --->   "%xor_ln785_130 = xor i1 %tmp_517, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1084 'xor' 'xor_ln785_130' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%and_ln785_63 = and i1 %or_ln785_63, %xor_ln785_130" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1085 'and' 'and_ln785_63' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1086 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_127 = and i1 %tmp_521, %and_ln416_117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1086 'and' 'and_ln786_127' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_128)   --->   "%or_ln786_63 = or i1 %and_ln781_63, %and_ln786_127" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1087 'or' 'or_ln786_63' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_128)   --->   "%xor_ln786_69 = xor i1 %or_ln786_63, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1088 'xor' 'xor_ln786_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1089 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_128 = and i1 %tmp_517, %xor_ln786_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1089 'and' 'and_ln786_128' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%or_ln340_202 = or i1 %and_ln786_128, %and_ln785_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1090 'or' 'or_ln340_202' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_203 = or i1 %and_ln786_127, %xor_ln785_130" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1091 'or' 'or_ln340_203' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_204 = or i1 %or_ln340_203, %and_ln781_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1092 'or' 'or_ln340_204' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1093 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_138 = select i1 %or_ln340_202, i14 8191, i14 %add_ln415_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1093 'select' 'select_ln340_138' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%select_ln388_68 = select i1 %and_ln786_128, i14 -8192, i14 %add_ln415_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1094 'select' 'select_ln388_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1095 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_139 = select i1 %or_ln340_204, i14 %select_ln340_138, i14 %select_ln388_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1095 'select' 'select_ln340_139' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1096 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_139, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1096 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1097 [1/1] (2.25ns)   --->   "%add_ln1192_112 = add i22 %shl_ln728_61, %mul_ln1118_10" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1097 'add' 'add_ln1192_112' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_112, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1098 'partselect' 'trunc_ln708_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_112, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1099 'bitselect' 'tmp_525' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_112, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1100 'bitselect' 'tmp_526' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 16.4>
ST_12 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i22 %mul_ln1118_10 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1101 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln728_63 = sext i22 %shl_ln728_61 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1102 'sext' 'sext_ln728_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1103 [1/1] (2.25ns)   --->   "%add_ln1192_63 = add i23 %sext_ln1118_20, %sext_ln728_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1103 'add' 'add_ln1192_63' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_63, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1104 'bitselect' 'tmp_524' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln415_64 = zext i1 %tmp_526 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1105 'zext' 'zext_ln415_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1106 [1/1] (1.81ns)   --->   "%add_ln415_64 = add i14 %zext_ln415_64, %trunc_ln708_62" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1106 'add' 'add_ln415_64' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_64, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1107 'bitselect' 'tmp_527' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_64)   --->   "%xor_ln416_94 = xor i1 %tmp_527, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1108 'xor' 'xor_ln416_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_64 = and i1 %tmp_525, %xor_ln416_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1109 'and' 'and_ln416_64' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_64, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1110 'bitselect' 'tmp_528' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_63, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1111 'bitselect' 'tmp_529' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_63, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1112 'bitselect' 'tmp_530' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%xor_ln779_64 = xor i1 %tmp_530, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1113 'xor' 'xor_ln779_64' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%xor_ln416_95 = xor i1 %tmp_525, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1114 'xor' 'xor_ln416_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%or_ln416_75 = or i1 %tmp_527, %xor_ln416_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1115 'or' 'or_ln416_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%or_ln416_22 = or i1 %or_ln416_75, %xor_ln779_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1116 'or' 'or_ln416_22' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%and_ln416_118 = and i1 %tmp_529, %or_ln416_22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1117 'and' 'and_ln416_118' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1118 [1/1] (0.97ns)   --->   "%and_ln781_64 = and i1 %and_ln416_64, %tmp_529" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1118 'and' 'and_ln781_64' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%xor_ln785_131 = xor i1 %tmp_529, %and_ln416_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1119 'xor' 'xor_ln785_131' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%or_ln785_64 = or i1 %tmp_528, %xor_ln785_131" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1120 'or' 'or_ln785_64' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1121 [1/1] (0.97ns)   --->   "%xor_ln785_132 = xor i1 %tmp_524, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1121 'xor' 'xor_ln785_132' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%and_ln785_64 = and i1 %or_ln785_64, %xor_ln785_132" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1122 'and' 'and_ln785_64' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_129 = and i1 %tmp_528, %and_ln416_118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1123 'and' 'and_ln786_129' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_130)   --->   "%or_ln786_64 = or i1 %and_ln781_64, %and_ln786_129" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1124 'or' 'or_ln786_64' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_130)   --->   "%xor_ln786_70 = xor i1 %or_ln786_64, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1125 'xor' 'xor_ln786_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_130 = and i1 %tmp_524, %xor_ln786_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1126 'and' 'and_ln786_130' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%or_ln340_205 = or i1 %and_ln786_130, %and_ln785_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1127 'or' 'or_ln340_205' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%or_ln340_206 = or i1 %and_ln786_129, %xor_ln785_132" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1128 'or' 'or_ln340_206' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%or_ln340_207 = or i1 %or_ln340_206, %and_ln781_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1129 'or' 'or_ln340_207' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i9 %conv_2_weights_V_0_2_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1130 'sext' 'sext_ln1192_109' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i14 %input_4_V_load_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1131 'sext' 'sext_ln1192_110' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1132 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1192_54 = mul i23 %sext_ln1192_110, %sext_ln1192_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1132 'mul' 'mul_ln1192_54' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1133 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_140 = select i1 %or_ln340_205, i14 8191, i14 %add_ln415_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1133 'select' 'select_ln340_140' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%select_ln388_69 = select i1 %and_ln786_130, i14 -8192, i14 %add_ln415_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1134 'select' 'select_ln388_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1135 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_141 = select i1 %or_ln340_207, i14 %select_ln340_140, i14 %select_ln388_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1135 'select' 'select_ln340_141' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1136 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_141, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1136 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln728_64 = sext i22 %shl_ln728_62 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1137 'sext' 'sext_ln728_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1138 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i23 %mul_ln1192_54, %sext_ln728_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1138 'add' 'add_ln1192_64' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_64, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1139 'bitselect' 'tmp_531' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_64, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1140 'partselect' 'trunc_ln708_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_64, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1141 'bitselect' 'tmp_532' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_64, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1142 'bitselect' 'tmp_533' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln415_65 = zext i1 %tmp_533 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1143 'zext' 'zext_ln415_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1144 [1/1] (1.81ns)   --->   "%add_ln415_65 = add i14 %zext_ln415_65, %trunc_ln708_63" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1144 'add' 'add_ln415_65' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_65, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1145 'bitselect' 'tmp_534' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_65)   --->   "%xor_ln416_96 = xor i1 %tmp_534, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1146 'xor' 'xor_ln416_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1147 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_65 = and i1 %tmp_532, %xor_ln416_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1147 'and' 'and_ln416_65' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_65, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1148 'bitselect' 'tmp_535' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_64, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1149 'bitselect' 'tmp_536' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_64, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1150 'bitselect' 'tmp_537' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%xor_ln779_65 = xor i1 %tmp_537, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1151 'xor' 'xor_ln779_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%xor_ln416_97 = xor i1 %tmp_532, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1152 'xor' 'xor_ln416_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%or_ln416_76 = or i1 %tmp_534, %xor_ln416_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1153 'or' 'or_ln416_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%or_ln416_23 = or i1 %or_ln416_76, %xor_ln779_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1154 'or' 'or_ln416_23' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%and_ln416_119 = and i1 %tmp_536, %or_ln416_23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1155 'and' 'and_ln416_119' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1156 [1/1] (0.97ns)   --->   "%and_ln781_65 = and i1 %and_ln416_65, %tmp_536" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1156 'and' 'and_ln781_65' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%xor_ln785_133 = xor i1 %tmp_536, %and_ln416_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1157 'xor' 'xor_ln785_133' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%or_ln785_65 = or i1 %tmp_535, %xor_ln785_133" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1158 'or' 'or_ln785_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1159 [1/1] (0.97ns)   --->   "%xor_ln785_134 = xor i1 %tmp_531, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1159 'xor' 'xor_ln785_134' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%and_ln785_65 = and i1 %or_ln785_65, %xor_ln785_134" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1160 'and' 'and_ln785_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1161 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_131 = and i1 %tmp_535, %and_ln416_119" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1161 'and' 'and_ln786_131' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%or_ln786_65 = or i1 %and_ln781_65, %and_ln786_131" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1162 'or' 'or_ln786_65' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%xor_ln786_71 = xor i1 %or_ln786_65, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1163 'xor' 'xor_ln786_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1164 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_132 = and i1 %tmp_531, %xor_ln786_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1164 'and' 'and_ln786_132' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%or_ln340_208 = or i1 %and_ln786_132, %and_ln785_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1165 'or' 'or_ln340_208' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%or_ln340_209 = or i1 %and_ln786_131, %xor_ln785_134" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1166 'or' 'or_ln340_209' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%or_ln340_210 = or i1 %or_ln340_209, %and_ln781_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1167 'or' 'or_ln340_210' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1168 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_142 = select i1 %or_ln340_208, i14 8191, i14 %add_ln415_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1168 'select' 'select_ln340_142' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%select_ln388_70 = select i1 %and_ln786_132, i14 -8192, i14 %add_ln415_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1169 'select' 'select_ln388_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1170 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_143 = select i1 %or_ln340_210, i14 %select_ln340_142, i14 %select_ln388_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1170 'select' 'select_ln340_143' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 20.0>
ST_13 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i9 %conv_2_weights_V_0_2_17 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1171 'sext' 'sext_ln1192_111' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i14 %input_5_V_load_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1172 'sext' 'sext_ln1192_112' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1173 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1192_55 = mul i23 %sext_ln1192_112, %sext_ln1192_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1173 'mul' 'mul_ln1192_55' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1174 [1/1] (0.00ns)   --->   "%shl_ln728_63 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_143, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1174 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln728_65 = sext i22 %shl_ln728_63 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1175 'sext' 'sext_ln728_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1176 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i23 %mul_ln1192_55, %sext_ln728_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1176 'add' 'add_ln1192_65' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_65, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1177 'bitselect' 'tmp_538' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_65, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1178 'partselect' 'trunc_ln708_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_65, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1179 'bitselect' 'tmp_539' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_65, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1180 'bitselect' 'tmp_540' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln415_66 = zext i1 %tmp_540 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1181 'zext' 'zext_ln415_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1182 [1/1] (1.81ns)   --->   "%add_ln415_66 = add i14 %zext_ln415_66, %trunc_ln708_64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1182 'add' 'add_ln415_66' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_66, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1183 'bitselect' 'tmp_541' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_66)   --->   "%xor_ln416_98 = xor i1 %tmp_541, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1184 'xor' 'xor_ln416_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1185 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_66 = and i1 %tmp_539, %xor_ln416_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1185 'and' 'and_ln416_66' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_66, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1186 'bitselect' 'tmp_542' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_65, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1187 'bitselect' 'tmp_543' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_65, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1188 'bitselect' 'tmp_544' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%xor_ln779_66 = xor i1 %tmp_544, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1189 'xor' 'xor_ln779_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%xor_ln416_99 = xor i1 %tmp_539, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1190 'xor' 'xor_ln416_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%or_ln416_77 = or i1 %tmp_541, %xor_ln416_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1191 'or' 'or_ln416_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%or_ln416_24 = or i1 %or_ln416_77, %xor_ln779_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1192 'or' 'or_ln416_24' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%and_ln416_120 = and i1 %tmp_543, %or_ln416_24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1193 'and' 'and_ln416_120' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1194 [1/1] (0.97ns)   --->   "%and_ln781_66 = and i1 %and_ln416_66, %tmp_543" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1194 'and' 'and_ln781_66' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%xor_ln785_135 = xor i1 %tmp_543, %and_ln416_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1195 'xor' 'xor_ln785_135' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%or_ln785_66 = or i1 %tmp_542, %xor_ln785_135" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1196 'or' 'or_ln785_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1197 [1/1] (0.97ns)   --->   "%xor_ln785_136 = xor i1 %tmp_538, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1197 'xor' 'xor_ln785_136' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%and_ln785_66 = and i1 %or_ln785_66, %xor_ln785_136" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1198 'and' 'and_ln785_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1199 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_133 = and i1 %tmp_542, %and_ln416_120" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1199 'and' 'and_ln786_133' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_134)   --->   "%or_ln786_66 = or i1 %and_ln781_66, %and_ln786_133" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1200 'or' 'or_ln786_66' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_134)   --->   "%xor_ln786_72 = xor i1 %or_ln786_66, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1201 'xor' 'xor_ln786_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1202 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_134 = and i1 %tmp_538, %xor_ln786_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1202 'and' 'and_ln786_134' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%or_ln340_211 = or i1 %and_ln786_134, %and_ln785_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1203 'or' 'or_ln340_211' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%or_ln340_212 = or i1 %and_ln786_133, %xor_ln785_136" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1204 'or' 'or_ln340_212' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%or_ln340_213 = or i1 %or_ln340_212, %and_ln781_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1205 'or' 'or_ln340_213' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i22 %mul_ln1118_11 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1206 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1207 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_144 = select i1 %or_ln340_211, i14 8191, i14 %add_ln415_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1207 'select' 'select_ln340_144' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%select_ln388_71 = select i1 %and_ln786_134, i14 -8192, i14 %add_ln415_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1208 'select' 'select_ln388_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1209 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_145 = select i1 %or_ln340_213, i14 %select_ln340_144, i14 %select_ln388_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1209 'select' 'select_ln340_145' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1210 [1/1] (0.00ns)   --->   "%shl_ln728_64 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_145, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1210 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln728_66 = sext i22 %shl_ln728_64 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1211 'sext' 'sext_ln728_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1212 [1/1] (2.25ns)   --->   "%add_ln1192_113 = add i22 %shl_ln728_64, %mul_ln1118_11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1212 'add' 'add_ln1192_113' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1213 [1/1] (2.25ns)   --->   "%add_ln1192_66 = add i23 %sext_ln1118_22, %sext_ln728_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1213 'add' 'add_ln1192_66' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_66, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1214 'bitselect' 'tmp_545' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_113, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1215 'partselect' 'trunc_ln708_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_113, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1216 'bitselect' 'tmp_546' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_113, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1217 'bitselect' 'tmp_547' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln415_67 = zext i1 %tmp_547 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1218 'zext' 'zext_ln415_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1219 [1/1] (1.81ns)   --->   "%add_ln415_67 = add i14 %zext_ln415_67, %trunc_ln708_65" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1219 'add' 'add_ln415_67' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_67, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1220 'bitselect' 'tmp_548' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_67)   --->   "%xor_ln416_100 = xor i1 %tmp_548, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1221 'xor' 'xor_ln416_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1222 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_67 = and i1 %tmp_546, %xor_ln416_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1222 'and' 'and_ln416_67' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_67, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1223 'bitselect' 'tmp_549' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_66, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1224 'bitselect' 'tmp_550' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_66, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1225 'bitselect' 'tmp_551' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%xor_ln779_67 = xor i1 %tmp_551, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1226 'xor' 'xor_ln779_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%xor_ln416_101 = xor i1 %tmp_546, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1227 'xor' 'xor_ln416_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%or_ln416_78 = or i1 %tmp_548, %xor_ln416_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1228 'or' 'or_ln416_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%or_ln416_25 = or i1 %or_ln416_78, %xor_ln779_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1229 'or' 'or_ln416_25' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%and_ln416_121 = and i1 %tmp_550, %or_ln416_25" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1230 'and' 'and_ln416_121' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1231 [1/1] (0.97ns)   --->   "%and_ln781_67 = and i1 %and_ln416_67, %tmp_550" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1231 'and' 'and_ln781_67' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1232 [1/1] (0.97ns)   --->   "%xor_ln785_138 = xor i1 %tmp_545, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1232 'xor' 'xor_ln785_138' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1233 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_135 = and i1 %tmp_549, %and_ln416_121" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1233 'and' 'and_ln786_135' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_136)   --->   "%or_ln786_67 = or i1 %and_ln781_67, %and_ln786_135" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1234 'or' 'or_ln786_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_136)   --->   "%xor_ln786_73 = xor i1 %or_ln786_67, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1235 'xor' 'xor_ln786_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1236 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_136 = and i1 %tmp_545, %xor_ln786_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1236 'and' 'and_ln786_136' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 18.1>
ST_14 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%xor_ln785_137 = xor i1 %tmp_550, %and_ln416_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1237 'xor' 'xor_ln785_137' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%or_ln785_67 = or i1 %tmp_549, %xor_ln785_137" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1238 'or' 'or_ln785_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%and_ln785_67 = and i1 %or_ln785_67, %xor_ln785_138" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1239 'and' 'and_ln785_67' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%or_ln340_214 = or i1 %and_ln786_136, %and_ln785_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1240 'or' 'or_ln340_214' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%or_ln340_215 = or i1 %and_ln786_135, %xor_ln785_138" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1241 'or' 'or_ln340_215' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%or_ln340_216 = or i1 %or_ln340_215, %and_ln781_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1242 'or' 'or_ln340_216' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i9 %conv_2_weights_V_1_0_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1243 'sext' 'sext_ln1192_113' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i14 %input_1_V_load_3 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1244 'sext' 'sext_ln1192_114' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1245 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1192_56 = mul i23 %sext_ln1192_114, %sext_ln1192_113" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1245 'mul' 'mul_ln1192_56' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1246 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_146 = select i1 %or_ln340_214, i14 8191, i14 %add_ln415_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1246 'select' 'select_ln340_146' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%select_ln388_72 = select i1 %and_ln786_136, i14 -8192, i14 %add_ln415_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1247 'select' 'select_ln388_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1248 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_147 = select i1 %or_ln340_216, i14 %select_ln340_146, i14 %select_ln388_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1248 'select' 'select_ln340_147' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1249 [1/1] (0.00ns)   --->   "%shl_ln728_65 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_147, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1249 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln728_67 = sext i22 %shl_ln728_65 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1250 'sext' 'sext_ln728_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1251 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i23 %mul_ln1192_56, %sext_ln728_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1251 'add' 'add_ln1192_67' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_67, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1252 'bitselect' 'tmp_552' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_67, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1253 'partselect' 'trunc_ln708_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_67, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1254 'bitselect' 'tmp_553' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_67, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1255 'bitselect' 'tmp_554' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln415_68 = zext i1 %tmp_554 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1256 'zext' 'zext_ln415_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1257 [1/1] (1.81ns)   --->   "%add_ln415_68 = add i14 %zext_ln415_68, %trunc_ln708_66" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1257 'add' 'add_ln415_68' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_68, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1258 'bitselect' 'tmp_555' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_68)   --->   "%xor_ln416_102 = xor i1 %tmp_555, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1259 'xor' 'xor_ln416_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1260 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_68 = and i1 %tmp_553, %xor_ln416_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1260 'and' 'and_ln416_68' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_68, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1261 'bitselect' 'tmp_556' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_67, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1262 'bitselect' 'tmp_557' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_67, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1263 'bitselect' 'tmp_558' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%xor_ln779_68 = xor i1 %tmp_558, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1264 'xor' 'xor_ln779_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%xor_ln416_103 = xor i1 %tmp_553, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1265 'xor' 'xor_ln416_103' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%or_ln416_79 = or i1 %tmp_555, %xor_ln416_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1266 'or' 'or_ln416_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%or_ln416_26 = or i1 %or_ln416_79, %xor_ln779_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1267 'or' 'or_ln416_26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%and_ln416_122 = and i1 %tmp_557, %or_ln416_26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1268 'and' 'and_ln416_122' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1269 [1/1] (0.97ns)   --->   "%and_ln781_68 = and i1 %and_ln416_68, %tmp_557" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1269 'and' 'and_ln781_68' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%xor_ln785_139 = xor i1 %tmp_557, %and_ln416_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1270 'xor' 'xor_ln785_139' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%or_ln785_68 = or i1 %tmp_556, %xor_ln785_139" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1271 'or' 'or_ln785_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1272 [1/1] (0.97ns)   --->   "%xor_ln785_140 = xor i1 %tmp_552, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1272 'xor' 'xor_ln785_140' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%and_ln785_68 = and i1 %or_ln785_68, %xor_ln785_140" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1273 'and' 'and_ln785_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1274 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_137 = and i1 %tmp_556, %and_ln416_122" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1274 'and' 'and_ln786_137' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%or_ln786_68 = or i1 %and_ln781_68, %and_ln786_137" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1275 'or' 'or_ln786_68' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%xor_ln786_74 = xor i1 %or_ln786_68, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1276 'xor' 'xor_ln786_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1277 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_138 = and i1 %tmp_552, %xor_ln786_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1277 'and' 'and_ln786_138' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%or_ln340_217 = or i1 %and_ln786_138, %and_ln785_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1278 'or' 'or_ln340_217' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%or_ln340_218 = or i1 %and_ln786_137, %xor_ln785_140" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1279 'or' 'or_ln340_218' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%or_ln340_219 = or i1 %or_ln340_218, %and_ln781_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1280 'or' 'or_ln340_219' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i22 %mul_ln1118_12 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1281 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1282 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_148 = select i1 %or_ln340_217, i14 8191, i14 %add_ln415_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1282 'select' 'select_ln340_148' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%select_ln388_73 = select i1 %and_ln786_138, i14 -8192, i14 %add_ln415_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1283 'select' 'select_ln388_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1284 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_149 = select i1 %or_ln340_219, i14 %select_ln340_148, i14 %select_ln388_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1284 'select' 'select_ln340_149' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln728_66 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_149, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1285 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln728_68 = sext i22 %shl_ln728_66 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1286 'sext' 'sext_ln728_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1287 [1/1] (2.25ns)   --->   "%add_ln1192_114 = add i22 %shl_ln728_66, %mul_ln1118_12" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1287 'add' 'add_ln1192_114' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1288 [1/1] (2.25ns)   --->   "%add_ln1192_68 = add i23 %sext_ln1118_24, %sext_ln728_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1288 'add' 'add_ln1192_68' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_68, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1289 'bitselect' 'tmp_559' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_114, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1290 'partselect' 'trunc_ln708_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_114, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1291 'bitselect' 'tmp_560' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_114, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1292 'bitselect' 'tmp_561' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln415_69 = zext i1 %tmp_561 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1293 'zext' 'zext_ln415_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1294 [1/1] (1.81ns)   --->   "%add_ln415_69 = add i14 %zext_ln415_69, %trunc_ln708_67" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1294 'add' 'add_ln415_69' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_69, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1295 'bitselect' 'tmp_562' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_69)   --->   "%xor_ln416_104 = xor i1 %tmp_562, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1296 'xor' 'xor_ln416_104' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1297 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_69 = and i1 %tmp_560, %xor_ln416_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1297 'and' 'and_ln416_69' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_69, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1298 'bitselect' 'tmp_563' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_68, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1299 'bitselect' 'tmp_564' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_68, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1300 'bitselect' 'tmp_565' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%xor_ln779_69 = xor i1 %tmp_565, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1301 'xor' 'xor_ln779_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%xor_ln416_105 = xor i1 %tmp_560, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1302 'xor' 'xor_ln416_105' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%or_ln416_80 = or i1 %tmp_562, %xor_ln416_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1303 'or' 'or_ln416_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%or_ln416_27 = or i1 %or_ln416_80, %xor_ln779_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1304 'or' 'or_ln416_27' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%and_ln416_123 = and i1 %tmp_564, %or_ln416_27" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1305 'and' 'and_ln416_123' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1306 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_139 = and i1 %tmp_563, %and_ln416_123" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1306 'and' 'and_ln786_139' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 15.8>
ST_15 : Operation 1307 [1/1] (0.97ns)   --->   "%and_ln781_69 = and i1 %and_ln416_69, %tmp_564" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1307 'and' 'and_ln781_69' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%xor_ln785_141 = xor i1 %tmp_564, %and_ln416_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1308 'xor' 'xor_ln785_141' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%or_ln785_69 = or i1 %tmp_563, %xor_ln785_141" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1309 'or' 'or_ln785_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1310 [1/1] (0.97ns)   --->   "%xor_ln785_142 = xor i1 %tmp_559, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1310 'xor' 'xor_ln785_142' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%and_ln785_69 = and i1 %or_ln785_69, %xor_ln785_142" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1311 'and' 'and_ln785_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_140)   --->   "%or_ln786_69 = or i1 %and_ln781_69, %and_ln786_139" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1312 'or' 'or_ln786_69' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_140)   --->   "%xor_ln786_75 = xor i1 %or_ln786_69, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1313 'xor' 'xor_ln786_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1314 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_140 = and i1 %tmp_559, %xor_ln786_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1314 'and' 'and_ln786_140' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%or_ln340_220 = or i1 %and_ln786_140, %and_ln785_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1315 'or' 'or_ln340_220' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%or_ln340_221 = or i1 %and_ln786_139, %xor_ln785_142" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1316 'or' 'or_ln340_221' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%or_ln340_222 = or i1 %or_ln340_221, %and_ln781_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1317 'or' 'or_ln340_222' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i9 %conv_2_weights_V_1_0_13 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1318 'sext' 'sext_ln1192_115' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i14 %input_3_V_load_3 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1319 'sext' 'sext_ln1192_116' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1320 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1192_57 = mul i23 %sext_ln1192_116, %sext_ln1192_115" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1320 'mul' 'mul_ln1192_57' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1321 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_150 = select i1 %or_ln340_220, i14 8191, i14 %add_ln415_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1321 'select' 'select_ln340_150' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%select_ln388_74 = select i1 %and_ln786_140, i14 -8192, i14 %add_ln415_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1322 'select' 'select_ln388_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1323 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_151 = select i1 %or_ln340_222, i14 %select_ln340_150, i14 %select_ln388_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1323 'select' 'select_ln340_151' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1324 [1/1] (0.00ns)   --->   "%shl_ln728_67 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_151, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1324 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln728_69 = sext i22 %shl_ln728_67 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1325 'sext' 'sext_ln728_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1326 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i23 %mul_ln1192_57, %sext_ln728_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1326 'add' 'add_ln1192_69' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_69, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1327 'bitselect' 'tmp_566' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_69, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1328 'partselect' 'trunc_ln708_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_69, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1329 'bitselect' 'tmp_567' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_69, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1330 'bitselect' 'tmp_568' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln415_70 = zext i1 %tmp_568 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1331 'zext' 'zext_ln415_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1332 [1/1] (1.81ns)   --->   "%add_ln415_70 = add i14 %zext_ln415_70, %trunc_ln708_68" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1332 'add' 'add_ln415_70' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_70, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1333 'bitselect' 'tmp_569' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_70)   --->   "%xor_ln416_106 = xor i1 %tmp_569, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1334 'xor' 'xor_ln416_106' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1335 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_70 = and i1 %tmp_567, %xor_ln416_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1335 'and' 'and_ln416_70' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_70, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1336 'bitselect' 'tmp_570' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_69, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1337 'bitselect' 'tmp_571' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_69, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1338 'bitselect' 'tmp_572' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%xor_ln779_70 = xor i1 %tmp_572, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1339 'xor' 'xor_ln779_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%xor_ln416_107 = xor i1 %tmp_567, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1340 'xor' 'xor_ln416_107' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%or_ln416_81 = or i1 %tmp_569, %xor_ln416_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1341 'or' 'or_ln416_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%or_ln416_28 = or i1 %or_ln416_81, %xor_ln779_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1342 'or' 'or_ln416_28' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%and_ln416_124 = and i1 %tmp_571, %or_ln416_28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1343 'and' 'and_ln416_124' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1344 [1/1] (0.97ns)   --->   "%and_ln781_70 = and i1 %and_ln416_70, %tmp_571" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1344 'and' 'and_ln781_70' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%xor_ln785_143 = xor i1 %tmp_571, %and_ln416_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1345 'xor' 'xor_ln785_143' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%or_ln785_70 = or i1 %tmp_570, %xor_ln785_143" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1346 'or' 'or_ln785_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1347 [1/1] (0.97ns)   --->   "%xor_ln785_144 = xor i1 %tmp_566, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1347 'xor' 'xor_ln785_144' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%and_ln785_70 = and i1 %or_ln785_70, %xor_ln785_144" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1348 'and' 'and_ln785_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1349 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_141 = and i1 %tmp_570, %and_ln416_124" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1349 'and' 'and_ln786_141' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_142)   --->   "%or_ln786_70 = or i1 %and_ln781_70, %and_ln786_141" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1350 'or' 'or_ln786_70' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_142)   --->   "%xor_ln786_76 = xor i1 %or_ln786_70, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1351 'xor' 'xor_ln786_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1352 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_142 = and i1 %tmp_566, %xor_ln786_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1352 'and' 'and_ln786_142' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%or_ln340_223 = or i1 %and_ln786_142, %and_ln785_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1353 'or' 'or_ln340_223' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%or_ln340_224 = or i1 %and_ln786_141, %xor_ln785_144" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1354 'or' 'or_ln340_224' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%or_ln340_225 = or i1 %or_ln340_224, %and_ln781_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1355 'or' 'or_ln340_225' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1356 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_152 = select i1 %or_ln340_223, i14 8191, i14 %add_ln415_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1356 'select' 'select_ln340_152' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%select_ln388_75 = select i1 %and_ln786_142, i14 -8192, i14 %add_ln415_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1357 'select' 'select_ln388_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1358 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_153 = select i1 %or_ln340_225, i14 %select_ln340_152, i14 %select_ln388_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1358 'select' 'select_ln340_153' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln728_68 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_153, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1359 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1360 [1/1] (2.25ns)   --->   "%add_ln1192_115 = add i22 %shl_ln728_68, %mul_ln1118_13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1360 'add' 'add_ln1192_115' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_115, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1361 'partselect' 'trunc_ln708_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_115, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1362 'bitselect' 'tmp_574' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_115, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1363 'bitselect' 'tmp_575' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 16.4>
ST_16 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i22 %mul_ln1118_13 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1364 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln728_70 = sext i22 %shl_ln728_68 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1365 'sext' 'sext_ln728_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1366 [1/1] (2.25ns)   --->   "%add_ln1192_70 = add i23 %sext_ln1118_26, %sext_ln728_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1366 'add' 'add_ln1192_70' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_70, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1367 'bitselect' 'tmp_573' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln415_71 = zext i1 %tmp_575 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1368 'zext' 'zext_ln415_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1369 [1/1] (1.81ns)   --->   "%add_ln415_71 = add i14 %zext_ln415_71, %trunc_ln708_69" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1369 'add' 'add_ln415_71' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_71, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1370 'bitselect' 'tmp_576' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_71)   --->   "%xor_ln416_108 = xor i1 %tmp_576, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1371 'xor' 'xor_ln416_108' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1372 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_71 = and i1 %tmp_574, %xor_ln416_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1372 'and' 'and_ln416_71' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_71, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1373 'bitselect' 'tmp_577' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_70, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1374 'bitselect' 'tmp_578' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_70, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1375 'bitselect' 'tmp_579' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%xor_ln779_71 = xor i1 %tmp_579, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1376 'xor' 'xor_ln779_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%xor_ln416_109 = xor i1 %tmp_574, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1377 'xor' 'xor_ln416_109' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%or_ln416_82 = or i1 %tmp_576, %xor_ln416_109" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1378 'or' 'or_ln416_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%or_ln416_29 = or i1 %or_ln416_82, %xor_ln779_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1379 'or' 'or_ln416_29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_143)   --->   "%and_ln416_125 = and i1 %tmp_578, %or_ln416_29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1380 'and' 'and_ln416_125' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1381 [1/1] (0.97ns)   --->   "%and_ln781_71 = and i1 %and_ln416_71, %tmp_578" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1381 'and' 'and_ln781_71' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%xor_ln785_145 = xor i1 %tmp_578, %and_ln416_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1382 'xor' 'xor_ln785_145' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%or_ln785_71 = or i1 %tmp_577, %xor_ln785_145" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1383 'or' 'or_ln785_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1384 [1/1] (0.97ns)   --->   "%xor_ln785_146 = xor i1 %tmp_573, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1384 'xor' 'xor_ln785_146' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%and_ln785_71 = and i1 %or_ln785_71, %xor_ln785_146" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1385 'and' 'and_ln785_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1386 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_143 = and i1 %tmp_577, %and_ln416_125" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1386 'and' 'and_ln786_143' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%or_ln786_71 = or i1 %and_ln781_71, %and_ln786_143" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1387 'or' 'or_ln786_71' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%xor_ln786_77 = xor i1 %or_ln786_71, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1388 'xor' 'xor_ln786_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1389 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_144 = and i1 %tmp_573, %xor_ln786_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1389 'and' 'and_ln786_144' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%or_ln340_226 = or i1 %and_ln786_144, %and_ln785_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1390 'or' 'or_ln340_226' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%or_ln340_227 = or i1 %and_ln786_143, %xor_ln785_146" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1391 'or' 'or_ln340_227' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%or_ln340_228 = or i1 %or_ln340_227, %and_ln781_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1392 'or' 'or_ln340_228' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i9 %conv_2_weights_V_1_0_17 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1393 'sext' 'sext_ln1192_117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i14 %input_5_V_load_3 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1394 'sext' 'sext_ln1192_118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1395 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1192_58 = mul i23 %sext_ln1192_118, %sext_ln1192_117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1395 'mul' 'mul_ln1192_58' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1396 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_154 = select i1 %or_ln340_226, i14 8191, i14 %add_ln415_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1396 'select' 'select_ln340_154' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%select_ln388_76 = select i1 %and_ln786_144, i14 -8192, i14 %add_ln415_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1397 'select' 'select_ln388_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1398 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_155 = select i1 %or_ln340_228, i14 %select_ln340_154, i14 %select_ln388_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1398 'select' 'select_ln340_155' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1399 [1/1] (0.00ns)   --->   "%shl_ln728_69 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_155, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1399 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln728_71 = sext i22 %shl_ln728_69 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1400 'sext' 'sext_ln728_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1401 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i23 %mul_ln1192_58, %sext_ln728_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1401 'add' 'add_ln1192_71' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_71, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1402 'bitselect' 'tmp_580' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln708_70 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_71, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1403 'partselect' 'trunc_ln708_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_581 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_71, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1404 'bitselect' 'tmp_581' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_71, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1405 'bitselect' 'tmp_582' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln415_72 = zext i1 %tmp_582 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1406 'zext' 'zext_ln415_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1407 [1/1] (1.81ns)   --->   "%add_ln415_72 = add i14 %zext_ln415_72, %trunc_ln708_70" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1407 'add' 'add_ln415_72' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_72, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1408 'bitselect' 'tmp_583' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_72)   --->   "%xor_ln416_110 = xor i1 %tmp_583, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1409 'xor' 'xor_ln416_110' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1410 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_72 = and i1 %tmp_581, %xor_ln416_110" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1410 'and' 'and_ln416_72' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_72, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1411 'bitselect' 'tmp_584' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_71, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1412 'bitselect' 'tmp_585' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_71, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1413 'bitselect' 'tmp_586' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%xor_ln779_72 = xor i1 %tmp_586, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1414 'xor' 'xor_ln779_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%xor_ln416_111 = xor i1 %tmp_581, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1415 'xor' 'xor_ln416_111' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%or_ln416_83 = or i1 %tmp_583, %xor_ln416_111" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1416 'or' 'or_ln416_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%or_ln416_30 = or i1 %or_ln416_83, %xor_ln779_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1417 'or' 'or_ln416_30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_145)   --->   "%and_ln416_126 = and i1 %tmp_585, %or_ln416_30" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1418 'and' 'and_ln416_126' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1419 [1/1] (0.97ns)   --->   "%and_ln781_72 = and i1 %and_ln416_72, %tmp_585" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1419 'and' 'and_ln781_72' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%xor_ln785_147 = xor i1 %tmp_585, %and_ln416_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1420 'xor' 'xor_ln785_147' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%or_ln785_72 = or i1 %tmp_584, %xor_ln785_147" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1421 'or' 'or_ln785_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1422 [1/1] (0.97ns)   --->   "%xor_ln785_148 = xor i1 %tmp_580, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1422 'xor' 'xor_ln785_148' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%and_ln785_72 = and i1 %or_ln785_72, %xor_ln785_148" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1423 'and' 'and_ln785_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1424 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_145 = and i1 %tmp_584, %and_ln416_126" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1424 'and' 'and_ln786_145' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_146)   --->   "%or_ln786_72 = or i1 %and_ln781_72, %and_ln786_145" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1425 'or' 'or_ln786_72' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_146)   --->   "%xor_ln786_78 = xor i1 %or_ln786_72, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1426 'xor' 'xor_ln786_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1427 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_146 = and i1 %tmp_580, %xor_ln786_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1427 'and' 'and_ln786_146' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%or_ln340_229 = or i1 %and_ln786_146, %and_ln785_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1428 'or' 'or_ln340_229' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%or_ln340_230 = or i1 %and_ln786_145, %xor_ln785_148" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1429 'or' 'or_ln340_230' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%or_ln340_231 = or i1 %or_ln340_230, %and_ln781_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1430 'or' 'or_ln340_231' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1431 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_156 = select i1 %or_ln340_229, i14 8191, i14 %add_ln415_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1431 'select' 'select_ln340_156' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%select_ln388_77 = select i1 %and_ln786_146, i14 -8192, i14 %add_ln415_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1432 'select' 'select_ln388_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1433 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_157 = select i1 %or_ln340_231, i14 %select_ln340_156, i14 %select_ln388_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1433 'select' 'select_ln340_157' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 16.7>
ST_17 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i22 %mul_ln1118_14 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1434 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1435 [1/1] (0.00ns)   --->   "%shl_ln728_70 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_157, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1435 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln728_72 = sext i22 %shl_ln728_70 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1436 'sext' 'sext_ln728_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1437 [1/1] (2.25ns)   --->   "%add_ln1192_116 = add i22 %shl_ln728_70, %mul_ln1118_14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1437 'add' 'add_ln1192_116' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1438 [1/1] (2.25ns)   --->   "%add_ln1192_72 = add i23 %sext_ln1118_28, %sext_ln728_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1438 'add' 'add_ln1192_72' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_72, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1439 'bitselect' 'tmp_587' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln708_71 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_116, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1440 'partselect' 'trunc_ln708_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_588 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_116, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1441 'bitselect' 'tmp_588' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_116, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1442 'bitselect' 'tmp_589' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln415_73 = zext i1 %tmp_589 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1443 'zext' 'zext_ln415_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1444 [1/1] (1.81ns)   --->   "%add_ln415_73 = add i14 %zext_ln415_73, %trunc_ln708_71" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1444 'add' 'add_ln415_73' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_73, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1445 'bitselect' 'tmp_590' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_73)   --->   "%xor_ln416_112 = xor i1 %tmp_590, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1446 'xor' 'xor_ln416_112' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1447 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_73 = and i1 %tmp_588, %xor_ln416_112" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1447 'and' 'and_ln416_73' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_73, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1448 'bitselect' 'tmp_591' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_72, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1449 'bitselect' 'tmp_592' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_72, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1450 'bitselect' 'tmp_593' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%xor_ln779_73 = xor i1 %tmp_593, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1451 'xor' 'xor_ln779_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%xor_ln416_113 = xor i1 %tmp_588, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1452 'xor' 'xor_ln416_113' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%or_ln416_84 = or i1 %tmp_590, %xor_ln416_113" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1453 'or' 'or_ln416_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%or_ln416_31 = or i1 %or_ln416_84, %xor_ln779_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1454 'or' 'or_ln416_31' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%and_ln416_127 = and i1 %tmp_592, %or_ln416_31" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1455 'and' 'and_ln416_127' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1456 [1/1] (0.97ns)   --->   "%and_ln781_73 = and i1 %and_ln416_73, %tmp_592" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1456 'and' 'and_ln781_73' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%xor_ln785_149 = xor i1 %tmp_592, %and_ln416_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1457 'xor' 'xor_ln785_149' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%or_ln785_73 = or i1 %tmp_591, %xor_ln785_149" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1458 'or' 'or_ln785_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1459 [1/1] (0.97ns)   --->   "%xor_ln785_150 = xor i1 %tmp_587, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1459 'xor' 'xor_ln785_150' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%and_ln785_73 = and i1 %or_ln785_73, %xor_ln785_150" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1460 'and' 'and_ln785_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1461 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_147 = and i1 %tmp_591, %and_ln416_127" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1461 'and' 'and_ln786_147' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_148)   --->   "%or_ln786_73 = or i1 %and_ln781_73, %and_ln786_147" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1462 'or' 'or_ln786_73' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_148)   --->   "%xor_ln786_79 = xor i1 %or_ln786_73, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1463 'xor' 'xor_ln786_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1464 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_148 = and i1 %tmp_587, %xor_ln786_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1464 'and' 'and_ln786_148' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%or_ln340_232 = or i1 %and_ln786_148, %and_ln785_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1465 'or' 'or_ln340_232' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%or_ln340_233 = or i1 %and_ln786_147, %xor_ln785_150" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1466 'or' 'or_ln340_233' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%or_ln340_234 = or i1 %or_ln340_233, %and_ln781_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1467 'or' 'or_ln340_234' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i9 %conv_2_weights_V_1_1_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1468 'sext' 'sext_ln1192_119' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i14 %input_1_V_load_4 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1469 'sext' 'sext_ln1192_120' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1470 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1192_59 = mul i23 %sext_ln1192_120, %sext_ln1192_119" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1470 'mul' 'mul_ln1192_59' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1471 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_158 = select i1 %or_ln340_232, i14 8191, i14 %add_ln415_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1471 'select' 'select_ln340_158' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%select_ln388_78 = select i1 %and_ln786_148, i14 -8192, i14 %add_ln415_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1472 'select' 'select_ln388_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1473 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_159 = select i1 %or_ln340_234, i14 %select_ln340_158, i14 %select_ln388_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1473 'select' 'select_ln340_159' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1474 [1/1] (0.00ns)   --->   "%shl_ln728_71 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_159, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1474 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln728_73 = sext i22 %shl_ln728_71 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1475 'sext' 'sext_ln728_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1476 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i23 %mul_ln1192_59, %sext_ln728_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1476 'add' 'add_ln1192_73' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_73, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1477 'bitselect' 'tmp_594' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1478 [1/1] (0.00ns)   --->   "%trunc_ln708_72 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_73, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1478 'partselect' 'trunc_ln708_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_73, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1479 'bitselect' 'tmp_595' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_73, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1480 'bitselect' 'tmp_596' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln415_74 = zext i1 %tmp_596 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1481 'zext' 'zext_ln415_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1482 [1/1] (1.81ns)   --->   "%add_ln415_74 = add i14 %zext_ln415_74, %trunc_ln708_72" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1482 'add' 'add_ln415_74' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_74, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1483 'bitselect' 'tmp_597' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_74)   --->   "%xor_ln416_114 = xor i1 %tmp_597, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1484 'xor' 'xor_ln416_114' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1485 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_74 = and i1 %tmp_595, %xor_ln416_114" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1485 'and' 'and_ln416_74' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_74, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1486 'bitselect' 'tmp_598' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_73, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1487 'bitselect' 'tmp_599' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_73, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1488 'bitselect' 'tmp_600' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%xor_ln779_74 = xor i1 %tmp_600, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1489 'xor' 'xor_ln779_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%xor_ln416_115 = xor i1 %tmp_595, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1490 'xor' 'xor_ln416_115' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%or_ln416_85 = or i1 %tmp_597, %xor_ln416_115" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1491 'or' 'or_ln416_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%or_ln416_32 = or i1 %or_ln416_85, %xor_ln779_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1492 'or' 'or_ln416_32' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_149)   --->   "%and_ln416_128 = and i1 %tmp_599, %or_ln416_32" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1493 'and' 'and_ln416_128' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1494 [1/1] (0.97ns)   --->   "%and_ln781_74 = and i1 %and_ln416_74, %tmp_599" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1494 'and' 'and_ln781_74' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1495 [1/1] (0.97ns)   --->   "%xor_ln785_152 = xor i1 %tmp_594, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1495 'xor' 'xor_ln785_152' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1496 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_149 = and i1 %tmp_598, %and_ln416_128" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1496 'and' 'and_ln786_149' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%or_ln786_74 = or i1 %and_ln781_74, %and_ln786_149" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1497 'or' 'or_ln786_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%xor_ln786_80 = xor i1 %or_ln786_74, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1498 'xor' 'xor_ln786_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1499 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_150 = and i1 %tmp_594, %xor_ln786_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1499 'and' 'and_ln786_150' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 16.9>
ST_18 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%xor_ln785_151 = xor i1 %tmp_599, %and_ln416_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1500 'xor' 'xor_ln785_151' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%or_ln785_74 = or i1 %tmp_598, %xor_ln785_151" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1501 'or' 'or_ln785_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%and_ln785_74 = and i1 %or_ln785_74, %xor_ln785_152" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1502 'and' 'and_ln785_74' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%or_ln340_235 = or i1 %and_ln786_150, %and_ln785_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1503 'or' 'or_ln340_235' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%or_ln340_236 = or i1 %and_ln786_149, %xor_ln785_152" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1504 'or' 'or_ln340_236' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%or_ln340_237 = or i1 %or_ln340_236, %and_ln781_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1505 'or' 'or_ln340_237' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i22 %mul_ln1118_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1506 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1507 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_160 = select i1 %or_ln340_235, i14 8191, i14 %add_ln415_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1507 'select' 'select_ln340_160' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%select_ln388_79 = select i1 %and_ln786_150, i14 -8192, i14 %add_ln415_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1508 'select' 'select_ln388_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1509 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_161 = select i1 %or_ln340_237, i14 %select_ln340_160, i14 %select_ln388_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1509 'select' 'select_ln340_161' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1510 [1/1] (0.00ns)   --->   "%shl_ln728_72 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_161, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1510 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln728_74 = sext i22 %shl_ln728_72 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1511 'sext' 'sext_ln728_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1512 [1/1] (2.25ns)   --->   "%add_ln1192_117 = add i22 %shl_ln728_72, %mul_ln1118_15" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1512 'add' 'add_ln1192_117' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1513 [1/1] (2.25ns)   --->   "%add_ln1192_74 = add i23 %sext_ln1118_30, %sext_ln728_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1513 'add' 'add_ln1192_74' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_74, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1514 'bitselect' 'tmp_601' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln708_73 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_117, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1515 'partselect' 'trunc_ln708_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1516 [1/1] (0.00ns)   --->   "%tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_117, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1516 'bitselect' 'tmp_602' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_117, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1517 'bitselect' 'tmp_603' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln415_75 = zext i1 %tmp_603 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1518 'zext' 'zext_ln415_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1519 [1/1] (1.81ns)   --->   "%add_ln415_75 = add i14 %zext_ln415_75, %trunc_ln708_73" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1519 'add' 'add_ln415_75' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_75, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1520 'bitselect' 'tmp_604' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_75)   --->   "%xor_ln416_116 = xor i1 %tmp_604, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1521 'xor' 'xor_ln416_116' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1522 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_75 = and i1 %tmp_602, %xor_ln416_116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1522 'and' 'and_ln416_75' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_75, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1523 'bitselect' 'tmp_605' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_74, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1524 'bitselect' 'tmp_606' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_74, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1525 'bitselect' 'tmp_607' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%xor_ln779_75 = xor i1 %tmp_607, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1526 'xor' 'xor_ln779_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%xor_ln416_117 = xor i1 %tmp_602, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1527 'xor' 'xor_ln416_117' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%or_ln416_86 = or i1 %tmp_604, %xor_ln416_117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1528 'or' 'or_ln416_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%or_ln416_33 = or i1 %or_ln416_86, %xor_ln779_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1529 'or' 'or_ln416_33' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_151)   --->   "%and_ln416_129 = and i1 %tmp_606, %or_ln416_33" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1530 'and' 'and_ln416_129' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1531 [1/1] (0.97ns)   --->   "%and_ln781_75 = and i1 %and_ln416_75, %tmp_606" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1531 'and' 'and_ln781_75' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%xor_ln785_153 = xor i1 %tmp_606, %and_ln416_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1532 'xor' 'xor_ln785_153' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%or_ln785_75 = or i1 %tmp_605, %xor_ln785_153" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1533 'or' 'or_ln785_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1534 [1/1] (0.97ns)   --->   "%xor_ln785_154 = xor i1 %tmp_601, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1534 'xor' 'xor_ln785_154' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%and_ln785_75 = and i1 %or_ln785_75, %xor_ln785_154" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1535 'and' 'and_ln785_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1536 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_151 = and i1 %tmp_605, %and_ln416_129" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1536 'and' 'and_ln786_151' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_152)   --->   "%or_ln786_75 = or i1 %and_ln781_75, %and_ln786_151" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1537 'or' 'or_ln786_75' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_152)   --->   "%xor_ln786_81 = xor i1 %or_ln786_75, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1538 'xor' 'xor_ln786_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1539 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_152 = and i1 %tmp_601, %xor_ln786_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1539 'and' 'and_ln786_152' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%or_ln340_238 = or i1 %and_ln786_152, %and_ln785_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1540 'or' 'or_ln340_238' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%or_ln340_239 = or i1 %and_ln786_151, %xor_ln785_154" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1541 'or' 'or_ln340_239' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%or_ln340_240 = or i1 %or_ln340_239, %and_ln781_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1542 'or' 'or_ln340_240' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i22 %mul_ln1118_16 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1543 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1544 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_163 = select i1 %or_ln340_238, i14 8191, i14 %add_ln415_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1544 'select' 'select_ln340_163' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%select_ln388_80 = select i1 %and_ln786_152, i14 -8192, i14 %add_ln415_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1545 'select' 'select_ln388_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1546 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_164 = select i1 %or_ln340_240, i14 %select_ln340_163, i14 %select_ln388_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1546 'select' 'select_ln340_164' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1547 [1/1] (0.00ns)   --->   "%shl_ln728_73 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_164, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1547 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln728_75 = sext i22 %shl_ln728_73 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1548 'sext' 'sext_ln728_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1549 [1/1] (2.25ns)   --->   "%add_ln1192_118 = add i22 %shl_ln728_73, %mul_ln1118_16" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1549 'add' 'add_ln1192_118' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1550 [1/1] (2.25ns)   --->   "%add_ln1192_75 = add i23 %sext_ln1118_32, %sext_ln728_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1550 'add' 'add_ln1192_75' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_75, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1551 'bitselect' 'tmp_608' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln708_74 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_118, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1552 'partselect' 'trunc_ln708_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_118, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1553 'bitselect' 'tmp_609' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_118, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1554 'bitselect' 'tmp_610' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln415_76 = zext i1 %tmp_610 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1555 'zext' 'zext_ln415_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1556 [1/1] (1.81ns)   --->   "%add_ln415_76 = add i14 %zext_ln415_76, %trunc_ln708_74" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1556 'add' 'add_ln415_76' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_76, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1557 'bitselect' 'tmp_611' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_76)   --->   "%xor_ln416_118 = xor i1 %tmp_611, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1558 'xor' 'xor_ln416_118' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1559 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_76 = and i1 %tmp_609, %xor_ln416_118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1559 'and' 'and_ln416_76' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1560 [1/1] (0.00ns)   --->   "%tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_76, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1560 'bitselect' 'tmp_612' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_75, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1561 'bitselect' 'tmp_613' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_75, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1562 'bitselect' 'tmp_614' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%xor_ln779_76 = xor i1 %tmp_614, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1563 'xor' 'xor_ln779_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%xor_ln416_119 = xor i1 %tmp_609, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1564 'xor' 'xor_ln416_119' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%or_ln416_87 = or i1 %tmp_611, %xor_ln416_119" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1565 'or' 'or_ln416_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%or_ln416_34 = or i1 %or_ln416_87, %xor_ln779_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1566 'or' 'or_ln416_34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%and_ln416_130 = and i1 %tmp_613, %or_ln416_34" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1567 'and' 'and_ln416_130' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1568 [1/1] (0.97ns)   --->   "%and_ln781_76 = and i1 %and_ln416_76, %tmp_613" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1568 'and' 'and_ln781_76' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1569 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_153 = and i1 %tmp_612, %and_ln416_130" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1569 'and' 'and_ln786_153' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 17.8>
ST_19 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%xor_ln785_155 = xor i1 %tmp_613, %and_ln416_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1570 'xor' 'xor_ln785_155' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%or_ln785_76 = or i1 %tmp_612, %xor_ln785_155" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1571 'or' 'or_ln785_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1572 [1/1] (0.97ns)   --->   "%xor_ln785_156 = xor i1 %tmp_608, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1572 'xor' 'xor_ln785_156' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%and_ln785_76 = and i1 %or_ln785_76, %xor_ln785_156" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1573 'and' 'and_ln785_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_154)   --->   "%or_ln786_76 = or i1 %and_ln781_76, %and_ln786_153" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1574 'or' 'or_ln786_76' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_154)   --->   "%xor_ln786_82 = xor i1 %or_ln786_76, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1575 'xor' 'xor_ln786_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1576 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_154 = and i1 %tmp_608, %xor_ln786_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1576 'and' 'and_ln786_154' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%or_ln340_241 = or i1 %and_ln786_154, %and_ln785_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1577 'or' 'or_ln340_241' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%or_ln340_242 = or i1 %and_ln786_153, %xor_ln785_156" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1578 'or' 'or_ln340_242' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%or_ln340_243 = or i1 %or_ln340_242, %and_ln781_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1579 'or' 'or_ln340_243' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i10 %conv_2_weights_V_1_1_15 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1580 'sext' 'sext_ln1192_121' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i14 %input_4_V_load_4 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1581 'sext' 'sext_ln1192_122' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1582 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1192_60 = mul i24 %sext_ln1192_122, %sext_ln1192_121" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1582 'mul' 'mul_ln1192_60' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1583 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_165 = select i1 %or_ln340_241, i14 8191, i14 %add_ln415_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1583 'select' 'select_ln340_165' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%select_ln388_81 = select i1 %and_ln786_154, i14 -8192, i14 %add_ln415_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1584 'select' 'select_ln388_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1585 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_166 = select i1 %or_ln340_243, i14 %select_ln340_165, i14 %select_ln388_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1585 'select' 'select_ln340_166' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1586 [1/1] (0.00ns)   --->   "%shl_ln728_74 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_166, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1586 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln728_76 = sext i22 %shl_ln728_74 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1587 'sext' 'sext_ln728_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1588 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i24 %mul_ln1192_60, %sext_ln728_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1588 'add' 'add_ln1192_76' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_76, i32 23)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1589 'bitselect' 'tmp_615' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln708_75 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_76, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1590 'partselect' 'trunc_ln708_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_77)   --->   "%tmp_616 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_76, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1591 'bitselect' 'tmp_616' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_76, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1592 'bitselect' 'tmp_617' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln415_77 = zext i1 %tmp_617 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1593 'zext' 'zext_ln415_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1594 [1/1] (1.81ns)   --->   "%add_ln415_77 = add i14 %zext_ln415_77, %trunc_ln708_75" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1594 'add' 'add_ln415_77' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_77)   --->   "%tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_77, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1595 'bitselect' 'tmp_618' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_77)   --->   "%xor_ln416_120 = xor i1 %tmp_618, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1596 'xor' 'xor_ln416_120' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1597 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_77 = and i1 %tmp_616, %xor_ln416_120" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1597 'and' 'and_ln416_77' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_77, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1598 'bitselect' 'tmp_619' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_155)   --->   "%tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_76, i32 23)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1599 'bitselect' 'tmp_620' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_PartSelect.i2.i24.i32.i32(i24 %add_ln1192_76, i32 22, i32 23)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1600 'partselect' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1601 [1/1] (0.95ns)   --->   "%icmp_ln879 = icmp eq i2 %tmp_s, -1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1601 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1602 [1/1] (0.95ns)   --->   "%icmp_ln768 = icmp eq i2 %tmp_s, 0" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1602 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%select_ln777 = select i1 %and_ln416_77, i1 %icmp_ln879, i1 %icmp_ln768" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1603 'select' 'select_ln777' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_155)   --->   "%tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_76, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1604 'bitselect' 'tmp_621' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_155)   --->   "%xor_ln779_77 = xor i1 %tmp_621, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1605 'xor' 'xor_ln779_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_155)   --->   "%and_ln779 = and i1 %tmp_620, %xor_ln779_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1606 'and' 'and_ln779' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_155)   --->   "%select_ln416 = select i1 %and_ln416_77, i1 %and_ln779, i1 %icmp_ln879" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1607 'select' 'select_ln416' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1608 [1/1] (0.97ns)   --->   "%and_ln781_77 = and i1 %and_ln416_77, %icmp_ln879" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1608 'and' 'and_ln781_77' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%xor_ln785_157 = xor i1 %select_ln777, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1609 'xor' 'xor_ln785_157' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%or_ln785_77 = or i1 %tmp_619, %xor_ln785_157" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1610 'or' 'or_ln785_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1611 [1/1] (0.97ns)   --->   "%xor_ln785_158 = xor i1 %tmp_615, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1611 'xor' 'xor_ln785_158' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_244)   --->   "%and_ln785_77 = and i1 %or_ln785_77, %xor_ln785_158" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1612 'and' 'and_ln785_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1613 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_155 = and i1 %tmp_619, %select_ln416" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1613 'and' 'and_ln786_155' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%or_ln786_77 = or i1 %and_ln781_77, %and_ln786_155" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1614 'or' 'or_ln786_77' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%xor_ln786_83 = xor i1 %or_ln786_77, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1615 'xor' 'xor_ln786_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1616 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_156 = and i1 %tmp_615, %xor_ln786_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1616 'and' 'and_ln786_156' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1617 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_244 = or i1 %and_ln786_156, %and_ln785_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1617 'or' 'or_ln340_244' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%or_ln340_245 = or i1 %and_ln786_155, %xor_ln785_158" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1618 'or' 'or_ln340_245' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%or_ln340_246 = or i1 %or_ln340_245, %and_ln781_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1619 'or' 'or_ln340_246' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i22 %mul_ln1118_17 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1620 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1621 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln340_167 = select i1 %or_ln340_244, i14 8191, i14 %add_ln415_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1621 'select' 'select_ln340_167' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%select_ln388_82 = select i1 %and_ln786_156, i14 -8192, i14 %add_ln415_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1622 'select' 'select_ln388_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1623 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_168 = select i1 %or_ln340_246, i14 %select_ln340_167, i14 %select_ln388_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1623 'select' 'select_ln340_168' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1624 [1/1] (0.00ns)   --->   "%shl_ln728_75 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_168, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1624 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln728_77 = sext i22 %shl_ln728_75 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1625 'sext' 'sext_ln728_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1626 [1/1] (2.25ns)   --->   "%add_ln1192_119 = add i22 %shl_ln728_75, %mul_ln1118_17" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1626 'add' 'add_ln1192_119' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1627 [1/1] (2.25ns)   --->   "%add_ln1192_77 = add i23 %sext_ln1118_34, %sext_ln728_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1627 'add' 'add_ln1192_77' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1628 [1/1] (0.00ns)   --->   "%tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_77, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1628 'bitselect' 'tmp_622' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln708_76 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_119, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1629 'partselect' 'trunc_ln708_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_623 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_119, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1630 'bitselect' 'tmp_623' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_119, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1631 'bitselect' 'tmp_624' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln415_78 = zext i1 %tmp_624 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1632 'zext' 'zext_ln415_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1633 [1/1] (1.81ns)   --->   "%add_ln415_78 = add i14 %zext_ln415_78, %trunc_ln708_76" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1633 'add' 'add_ln415_78' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_78, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1634 'bitselect' 'tmp_625' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_78, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1635 'bitselect' 'tmp_626' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_77, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1636 'bitselect' 'tmp_627' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 16.8>
ST_20 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_78)   --->   "%xor_ln416_121 = xor i1 %tmp_625, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1637 'xor' 'xor_ln416_121' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1638 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_78 = and i1 %tmp_623, %xor_ln416_121" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1638 'and' 'and_ln416_78' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_77, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1639 'bitselect' 'tmp_628' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%xor_ln779_78 = xor i1 %tmp_628, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1640 'xor' 'xor_ln779_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%xor_ln416_122 = xor i1 %tmp_623, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1641 'xor' 'xor_ln416_122' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%or_ln416_88 = or i1 %tmp_625, %xor_ln416_122" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1642 'or' 'or_ln416_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%or_ln416_35 = or i1 %or_ln416_88, %xor_ln779_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1643 'or' 'or_ln416_35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%and_ln416_131 = and i1 %tmp_627, %or_ln416_35" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1644 'and' 'and_ln416_131' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1645 [1/1] (0.97ns)   --->   "%and_ln781_78 = and i1 %and_ln416_78, %tmp_627" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1645 'and' 'and_ln781_78' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%xor_ln785_159 = xor i1 %tmp_627, %and_ln416_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1646 'xor' 'xor_ln785_159' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%or_ln785_78 = or i1 %tmp_626, %xor_ln785_159" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1647 'or' 'or_ln785_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1648 [1/1] (0.97ns)   --->   "%xor_ln785_160 = xor i1 %tmp_622, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1648 'xor' 'xor_ln785_160' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%and_ln785_78 = and i1 %or_ln785_78, %xor_ln785_160" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1649 'and' 'and_ln785_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1650 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_157 = and i1 %tmp_626, %and_ln416_131" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1650 'and' 'and_ln786_157' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_158)   --->   "%or_ln786_78 = or i1 %and_ln781_78, %and_ln786_157" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1651 'or' 'or_ln786_78' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_158)   --->   "%xor_ln786_84 = xor i1 %or_ln786_78, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1652 'xor' 'xor_ln786_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1653 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_158 = and i1 %tmp_622, %xor_ln786_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1653 'and' 'and_ln786_158' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%or_ln340_247 = or i1 %and_ln786_158, %and_ln785_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1654 'or' 'or_ln340_247' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%or_ln340_248 = or i1 %and_ln786_157, %xor_ln785_160" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1655 'or' 'or_ln340_248' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%or_ln340_249 = or i1 %or_ln340_248, %and_ln781_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1656 'or' 'or_ln340_249' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i22 %mul_ln1118_18 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1657 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1658 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_169 = select i1 %or_ln340_247, i14 8191, i14 %add_ln415_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1658 'select' 'select_ln340_169' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%select_ln388_83 = select i1 %and_ln786_158, i14 -8192, i14 %add_ln415_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1659 'select' 'select_ln388_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1660 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_170 = select i1 %or_ln340_249, i14 %select_ln340_169, i14 %select_ln388_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1660 'select' 'select_ln340_170' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1661 [1/1] (0.00ns)   --->   "%shl_ln728_76 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_170, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1661 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln728_78 = sext i22 %shl_ln728_76 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1662 'sext' 'sext_ln728_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1663 [1/1] (2.25ns)   --->   "%add_ln1192_120 = add i22 %shl_ln728_76, %mul_ln1118_18" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1663 'add' 'add_ln1192_120' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1664 [1/1] (2.25ns)   --->   "%add_ln1192_78 = add i23 %sext_ln1118_36, %sext_ln728_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1664 'add' 'add_ln1192_78' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_78, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1665 'bitselect' 'tmp_629' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1666 [1/1] (0.00ns)   --->   "%trunc_ln708_77 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_120, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1666 'partselect' 'trunc_ln708_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1667 [1/1] (0.00ns)   --->   "%tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_120, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1667 'bitselect' 'tmp_630' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_120, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1668 'bitselect' 'tmp_631' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln415_79 = zext i1 %tmp_631 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1669 'zext' 'zext_ln415_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1670 [1/1] (1.81ns)   --->   "%add_ln415_79 = add i14 %zext_ln415_79, %trunc_ln708_77" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1670 'add' 'add_ln415_79' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_79, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1671 'bitselect' 'tmp_632' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_79)   --->   "%xor_ln416_123 = xor i1 %tmp_632, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1672 'xor' 'xor_ln416_123' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1673 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_79 = and i1 %tmp_630, %xor_ln416_123" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1673 'and' 'and_ln416_79' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_79, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1674 'bitselect' 'tmp_633' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_634 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_78, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1675 'bitselect' 'tmp_634' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%tmp_635 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_78, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1676 'bitselect' 'tmp_635' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%xor_ln779_79 = xor i1 %tmp_635, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1677 'xor' 'xor_ln779_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%xor_ln416_124 = xor i1 %tmp_630, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1678 'xor' 'xor_ln416_124' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%or_ln416_89 = or i1 %tmp_632, %xor_ln416_124" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1679 'or' 'or_ln416_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%or_ln416_36 = or i1 %or_ln416_89, %xor_ln779_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1680 'or' 'or_ln416_36' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%and_ln416_132 = and i1 %tmp_634, %or_ln416_36" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1681 'and' 'and_ln416_132' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1682 [1/1] (0.97ns)   --->   "%and_ln781_79 = and i1 %and_ln416_79, %tmp_634" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1682 'and' 'and_ln781_79' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%xor_ln785_161 = xor i1 %tmp_634, %and_ln416_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1683 'xor' 'xor_ln785_161' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%or_ln785_79 = or i1 %tmp_633, %xor_ln785_161" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1684 'or' 'or_ln785_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1685 [1/1] (0.97ns)   --->   "%xor_ln785_162 = xor i1 %tmp_629, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1685 'xor' 'xor_ln785_162' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%and_ln785_79 = and i1 %or_ln785_79, %xor_ln785_162" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1686 'and' 'and_ln785_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1687 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_159 = and i1 %tmp_633, %and_ln416_132" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1687 'and' 'and_ln786_159' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_160)   --->   "%or_ln786_79 = or i1 %and_ln781_79, %and_ln786_159" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1688 'or' 'or_ln786_79' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_160)   --->   "%xor_ln786_85 = xor i1 %or_ln786_79, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1689 'xor' 'xor_ln786_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1690 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_160 = and i1 %tmp_629, %xor_ln786_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1690 'and' 'and_ln786_160' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%or_ln340_250 = or i1 %and_ln786_160, %and_ln785_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1691 'or' 'or_ln340_250' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%or_ln340_251 = or i1 %and_ln786_159, %xor_ln785_162" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1692 'or' 'or_ln340_251' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%or_ln340_252 = or i1 %or_ln340_251, %and_ln781_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1693 'or' 'or_ln340_252' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i9 %conv_2_weights_V_1_2_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1694 'sext' 'sext_ln1192_123' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i14 %input_1_V_load_5 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1695 'sext' 'sext_ln1192_124' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1696 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1192_61 = mul i23 %sext_ln1192_124, %sext_ln1192_123" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1696 'mul' 'mul_ln1192_61' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1697 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_171 = select i1 %or_ln340_250, i14 8191, i14 %add_ln415_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1697 'select' 'select_ln340_171' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%select_ln388_84 = select i1 %and_ln786_160, i14 -8192, i14 %add_ln415_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1698 'select' 'select_ln388_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1699 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_172 = select i1 %or_ln340_252, i14 %select_ln340_171, i14 %select_ln388_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1699 'select' 'select_ln340_172' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1700 [1/1] (0.00ns)   --->   "%shl_ln728_77 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_172, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1700 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln728_79 = sext i22 %shl_ln728_77 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1701 'sext' 'sext_ln728_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1702 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i23 %mul_ln1192_61, %sext_ln728_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1702 'add' 'add_ln1192_79' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_636 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_79, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1703 'bitselect' 'tmp_636' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln708_78 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_79, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1704 'partselect' 'trunc_ln708_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_637 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_79, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1705 'bitselect' 'tmp_637' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_638 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_79, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1706 'bitselect' 'tmp_638' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_79, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1707 'bitselect' 'tmp_641' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 15.6>
ST_21 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln415_80 = zext i1 %tmp_638 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1708 'zext' 'zext_ln415_80' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1709 [1/1] (1.81ns)   --->   "%add_ln415_80 = add i14 %zext_ln415_80, %trunc_ln708_78" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1709 'add' 'add_ln415_80' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp_639 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_80, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1710 'bitselect' 'tmp_639' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_80)   --->   "%xor_ln416_125 = xor i1 %tmp_639, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1711 'xor' 'xor_ln416_125' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1712 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_80 = and i1 %tmp_637, %xor_ln416_125" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1712 'and' 'and_ln416_80' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_80, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1713 'bitselect' 'tmp_640' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%tmp_642 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_79, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1714 'bitselect' 'tmp_642' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%xor_ln779_80 = xor i1 %tmp_642, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1715 'xor' 'xor_ln779_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%xor_ln416_126 = xor i1 %tmp_637, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1716 'xor' 'xor_ln416_126' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%or_ln416_90 = or i1 %tmp_639, %xor_ln416_126" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1717 'or' 'or_ln416_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%or_ln416_37 = or i1 %or_ln416_90, %xor_ln779_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1718 'or' 'or_ln416_37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%and_ln416_133 = and i1 %tmp_641, %or_ln416_37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1719 'and' 'and_ln416_133' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1720 [1/1] (0.97ns)   --->   "%and_ln781_80 = and i1 %and_ln416_80, %tmp_641" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1720 'and' 'and_ln781_80' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%xor_ln785_163 = xor i1 %tmp_641, %and_ln416_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1721 'xor' 'xor_ln785_163' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%or_ln785_80 = or i1 %tmp_640, %xor_ln785_163" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1722 'or' 'or_ln785_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1723 [1/1] (0.97ns)   --->   "%xor_ln785_164 = xor i1 %tmp_636, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1723 'xor' 'xor_ln785_164' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%and_ln785_80 = and i1 %or_ln785_80, %xor_ln785_164" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1724 'and' 'and_ln785_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1725 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_161 = and i1 %tmp_640, %and_ln416_133" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1725 'and' 'and_ln786_161' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%or_ln786_80 = or i1 %and_ln781_80, %and_ln786_161" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1726 'or' 'or_ln786_80' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%xor_ln786_86 = xor i1 %or_ln786_80, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1727 'xor' 'xor_ln786_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1728 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_162 = and i1 %tmp_636, %xor_ln786_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1728 'and' 'and_ln786_162' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%or_ln340_253 = or i1 %and_ln786_162, %and_ln785_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1729 'or' 'or_ln340_253' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%or_ln340_254 = or i1 %and_ln786_161, %xor_ln785_164" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1730 'or' 'or_ln340_254' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%or_ln340_255 = or i1 %or_ln340_254, %and_ln781_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1731 'or' 'or_ln340_255' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i22 %mul_ln1118_19 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1732 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1733 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_173 = select i1 %or_ln340_253, i14 8191, i14 %add_ln415_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1733 'select' 'select_ln340_173' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%select_ln388_85 = select i1 %and_ln786_162, i14 -8192, i14 %add_ln415_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1734 'select' 'select_ln388_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1735 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_174 = select i1 %or_ln340_255, i14 %select_ln340_173, i14 %select_ln388_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1735 'select' 'select_ln340_174' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1736 [1/1] (0.00ns)   --->   "%shl_ln728_78 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_174, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1736 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln728_80 = sext i22 %shl_ln728_78 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1737 'sext' 'sext_ln728_80' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1738 [1/1] (2.25ns)   --->   "%add_ln1192_121 = add i22 %shl_ln728_78, %mul_ln1118_19" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1738 'add' 'add_ln1192_121' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1739 [1/1] (2.25ns)   --->   "%add_ln1192_80 = add i23 %sext_ln1118_38, %sext_ln728_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1739 'add' 'add_ln1192_80' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_643 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_80, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1740 'bitselect' 'tmp_643' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1741 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_121, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1741 'partselect' 'trunc_ln708_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_644 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_121, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1742 'bitselect' 'tmp_644' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_121, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1743 'bitselect' 'tmp_645' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln415_81 = zext i1 %tmp_645 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1744 'zext' 'zext_ln415_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1745 [1/1] (1.81ns)   --->   "%add_ln415_81 = add i14 %zext_ln415_81, %trunc_ln708_79" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1745 'add' 'add_ln415_81' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_646 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_81, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1746 'bitselect' 'tmp_646' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_81)   --->   "%xor_ln416_127 = xor i1 %tmp_646, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1747 'xor' 'xor_ln416_127' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1748 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_81 = and i1 %tmp_644, %xor_ln416_127" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1748 'and' 'and_ln416_81' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_647 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_81, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1749 'bitselect' 'tmp_647' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_80, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1750 'bitselect' 'tmp_648' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%tmp_649 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_80, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1751 'bitselect' 'tmp_649' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%xor_ln779_81 = xor i1 %tmp_649, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1752 'xor' 'xor_ln779_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%xor_ln416_128 = xor i1 %tmp_644, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1753 'xor' 'xor_ln416_128' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%or_ln416_91 = or i1 %tmp_646, %xor_ln416_128" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1754 'or' 'or_ln416_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%or_ln416_38 = or i1 %or_ln416_91, %xor_ln779_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1755 'or' 'or_ln416_38' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_163)   --->   "%and_ln416_134 = and i1 %tmp_648, %or_ln416_38" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1756 'and' 'and_ln416_134' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1757 [1/1] (0.97ns)   --->   "%and_ln781_81 = and i1 %and_ln416_81, %tmp_648" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1757 'and' 'and_ln781_81' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%xor_ln785_165 = xor i1 %tmp_648, %and_ln416_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1758 'xor' 'xor_ln785_165' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln785_81 = or i1 %tmp_647, %xor_ln785_165" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1759 'or' 'or_ln785_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1760 [1/1] (0.97ns)   --->   "%xor_ln785_166 = xor i1 %tmp_643, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1760 'xor' 'xor_ln785_166' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%and_ln785_81 = and i1 %or_ln785_81, %xor_ln785_166" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1761 'and' 'and_ln785_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1762 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_163 = and i1 %tmp_647, %and_ln416_134" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1762 'and' 'and_ln786_163' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_164)   --->   "%or_ln786_81 = or i1 %and_ln781_81, %and_ln786_163" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1763 'or' 'or_ln786_81' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_164)   --->   "%xor_ln786_87 = xor i1 %or_ln786_81, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1764 'xor' 'xor_ln786_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1765 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_164 = and i1 %tmp_643, %xor_ln786_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1765 'and' 'and_ln786_164' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln340_256 = or i1 %and_ln786_164, %and_ln785_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1766 'or' 'or_ln340_256' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%or_ln340_257 = or i1 %and_ln786_163, %xor_ln785_166" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1767 'or' 'or_ln340_257' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%or_ln340_258 = or i1 %or_ln340_257, %and_ln781_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1768 'or' 'or_ln340_258' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1769 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_175 = select i1 %or_ln340_256, i14 8191, i14 %add_ln415_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1769 'select' 'select_ln340_175' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%select_ln388_86 = select i1 %and_ln786_164, i14 -8192, i14 %add_ln415_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1770 'select' 'select_ln388_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1771 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_176 = select i1 %or_ln340_258, i14 %select_ln340_175, i14 %select_ln388_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1771 'select' 'select_ln340_176' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 19.8>
ST_22 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i9 %conv_2_weights_V_1_2_13 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1772 'sext' 'sext_ln1192_125' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln1192_126 = sext i14 %input_3_V_load_5 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1773 'sext' 'sext_ln1192_126' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1774 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1192_62 = mul i23 %sext_ln1192_126, %sext_ln1192_125" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1774 'mul' 'mul_ln1192_62' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1775 [1/1] (0.00ns)   --->   "%shl_ln728_79 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_176, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1775 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln728_81 = sext i22 %shl_ln728_79 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1776 'sext' 'sext_ln728_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1777 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_81 = add i23 %mul_ln1192_62, %sext_ln728_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1777 'add' 'add_ln1192_81' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_81, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1778 'bitselect' 'tmp_650' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln708_80 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_81, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1779 'partselect' 'trunc_ln708_80' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_651 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_81, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1780 'bitselect' 'tmp_651' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_652 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_81, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1781 'bitselect' 'tmp_652' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1782 [1/1] (0.00ns)   --->   "%zext_ln415_82 = zext i1 %tmp_652 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1782 'zext' 'zext_ln415_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1783 [1/1] (1.81ns)   --->   "%add_ln415_82 = add i14 %zext_ln415_82, %trunc_ln708_80" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1783 'add' 'add_ln415_82' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_653 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_82, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1784 'bitselect' 'tmp_653' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_82)   --->   "%xor_ln416_129 = xor i1 %tmp_653, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1785 'xor' 'xor_ln416_129' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1786 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_82 = and i1 %tmp_651, %xor_ln416_129" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1786 'and' 'and_ln416_82' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_654 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_82, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1787 'bitselect' 'tmp_654' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_655 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_81, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1788 'bitselect' 'tmp_655' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%tmp_656 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_81, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1789 'bitselect' 'tmp_656' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%xor_ln779_82 = xor i1 %tmp_656, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1790 'xor' 'xor_ln779_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%xor_ln416_130 = xor i1 %tmp_651, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1791 'xor' 'xor_ln416_130' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%or_ln416_92 = or i1 %tmp_653, %xor_ln416_130" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1792 'or' 'or_ln416_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%or_ln416_39 = or i1 %or_ln416_92, %xor_ln779_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1793 'or' 'or_ln416_39' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%and_ln416_135 = and i1 %tmp_655, %or_ln416_39" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1794 'and' 'and_ln416_135' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1795 [1/1] (0.97ns)   --->   "%and_ln781_82 = and i1 %and_ln416_82, %tmp_655" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1795 'and' 'and_ln781_82' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%xor_ln785_167 = xor i1 %tmp_655, %and_ln416_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1796 'xor' 'xor_ln785_167' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%or_ln785_82 = or i1 %tmp_654, %xor_ln785_167" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1797 'or' 'or_ln785_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1798 [1/1] (0.97ns)   --->   "%xor_ln785_168 = xor i1 %tmp_650, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1798 'xor' 'xor_ln785_168' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%and_ln785_82 = and i1 %or_ln785_82, %xor_ln785_168" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1799 'and' 'and_ln785_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1800 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_165 = and i1 %tmp_654, %and_ln416_135" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1800 'and' 'and_ln786_165' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_166)   --->   "%or_ln786_82 = or i1 %and_ln781_82, %and_ln786_165" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1801 'or' 'or_ln786_82' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_166)   --->   "%xor_ln786_88 = xor i1 %or_ln786_82, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1802 'xor' 'xor_ln786_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1803 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_166 = and i1 %tmp_650, %xor_ln786_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1803 'and' 'and_ln786_166' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%or_ln340_259 = or i1 %and_ln786_166, %and_ln785_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1804 'or' 'or_ln340_259' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%or_ln340_260 = or i1 %and_ln786_165, %xor_ln785_168" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1805 'or' 'or_ln340_260' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%or_ln340_261 = or i1 %or_ln340_260, %and_ln781_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1806 'or' 'or_ln340_261' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1192_127 = sext i9 %conv_2_weights_V_1_2_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1807 'sext' 'sext_ln1192_127' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln1192_128 = sext i14 %input_4_V_load_5 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1808 'sext' 'sext_ln1192_128' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1809 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1192_63 = mul i23 %sext_ln1192_128, %sext_ln1192_127" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1809 'mul' 'mul_ln1192_63' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1810 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_177 = select i1 %or_ln340_259, i14 8191, i14 %add_ln415_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1810 'select' 'select_ln340_177' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%select_ln388_87 = select i1 %and_ln786_166, i14 -8192, i14 %add_ln415_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1811 'select' 'select_ln388_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1812 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_178 = select i1 %or_ln340_261, i14 %select_ln340_177, i14 %select_ln388_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1812 'select' 'select_ln340_178' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1813 [1/1] (0.00ns)   --->   "%shl_ln728_80 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_178, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1813 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln728_82 = sext i22 %shl_ln728_80 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1814 'sext' 'sext_ln728_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1815 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_82 = add i23 %mul_ln1192_63, %sext_ln728_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1815 'add' 'add_ln1192_82' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_657 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_82, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1816 'bitselect' 'tmp_657' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1817 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_82, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1817 'partselect' 'trunc_ln708_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_658 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_82, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1818 'bitselect' 'tmp_658' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_659 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_82, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1819 'bitselect' 'tmp_659' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln415_83 = zext i1 %tmp_659 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1820 'zext' 'zext_ln415_83' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1821 [1/1] (1.81ns)   --->   "%add_ln415_83 = add i14 %zext_ln415_83, %trunc_ln708_81" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1821 'add' 'add_ln415_83' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_660 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_83, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1822 'bitselect' 'tmp_660' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_83)   --->   "%xor_ln416_131 = xor i1 %tmp_660, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1823 'xor' 'xor_ln416_131' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1824 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_83 = and i1 %tmp_658, %xor_ln416_131" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1824 'and' 'and_ln416_83' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_83, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1825 'bitselect' 'tmp_661' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_662 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_82, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1826 'bitselect' 'tmp_662' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%tmp_663 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_82, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1827 'bitselect' 'tmp_663' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%xor_ln779_83 = xor i1 %tmp_663, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1828 'xor' 'xor_ln779_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%xor_ln416_132 = xor i1 %tmp_658, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1829 'xor' 'xor_ln416_132' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%or_ln416_93 = or i1 %tmp_660, %xor_ln416_132" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1830 'or' 'or_ln416_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%or_ln416_40 = or i1 %or_ln416_93, %xor_ln779_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1831 'or' 'or_ln416_40' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%and_ln416_136 = and i1 %tmp_662, %or_ln416_40" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1832 'and' 'and_ln416_136' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1833 [1/1] (0.97ns)   --->   "%and_ln781_83 = and i1 %and_ln416_83, %tmp_662" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1833 'and' 'and_ln781_83' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1834 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_167 = and i1 %tmp_661, %and_ln416_136" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1834 'and' 'and_ln786_167' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 16.9>
ST_23 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%xor_ln785_169 = xor i1 %tmp_662, %and_ln416_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1835 'xor' 'xor_ln785_169' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%or_ln785_83 = or i1 %tmp_661, %xor_ln785_169" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1836 'or' 'or_ln785_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1837 [1/1] (0.97ns)   --->   "%xor_ln785_170 = xor i1 %tmp_657, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1837 'xor' 'xor_ln785_170' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%and_ln785_83 = and i1 %or_ln785_83, %xor_ln785_170" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1838 'and' 'and_ln785_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%or_ln786_83 = or i1 %and_ln781_83, %and_ln786_167" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1839 'or' 'or_ln786_83' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%xor_ln786_89 = xor i1 %or_ln786_83, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1840 'xor' 'xor_ln786_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1841 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_168 = and i1 %tmp_657, %xor_ln786_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1841 'and' 'and_ln786_168' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%or_ln340_262 = or i1 %and_ln786_168, %and_ln785_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1842 'or' 'or_ln340_262' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%or_ln340_263 = or i1 %and_ln786_167, %xor_ln785_170" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1843 'or' 'or_ln340_263' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%or_ln340_264 = or i1 %or_ln340_263, %and_ln781_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1844 'or' 'or_ln340_264' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i22 %mul_ln1118_20 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1845 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1846 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_179 = select i1 %or_ln340_262, i14 8191, i14 %add_ln415_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1846 'select' 'select_ln340_179' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%select_ln388_88 = select i1 %and_ln786_168, i14 -8192, i14 %add_ln415_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1847 'select' 'select_ln388_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1848 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_180 = select i1 %or_ln340_264, i14 %select_ln340_179, i14 %select_ln388_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1848 'select' 'select_ln340_180' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1849 [1/1] (0.00ns)   --->   "%shl_ln728_81 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_180, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1849 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln728_83 = sext i22 %shl_ln728_81 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1850 'sext' 'sext_ln728_83' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1851 [1/1] (2.25ns)   --->   "%add_ln1192_122 = add i22 %shl_ln728_81, %mul_ln1118_20" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1851 'add' 'add_ln1192_122' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1852 [1/1] (2.25ns)   --->   "%add_ln1192_83 = add i23 %sext_ln1118_40, %sext_ln728_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1852 'add' 'add_ln1192_83' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_664 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_83, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1853 'bitselect' 'tmp_664' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1854 [1/1] (0.00ns)   --->   "%trunc_ln708_82 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_122, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1854 'partselect' 'trunc_ln708_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_665 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_122, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1855 'bitselect' 'tmp_665' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_666 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_122, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1856 'bitselect' 'tmp_666' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln415_84 = zext i1 %tmp_666 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1857 'zext' 'zext_ln415_84' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1858 [1/1] (1.81ns)   --->   "%add_ln415_84 = add i14 %zext_ln415_84, %trunc_ln708_82" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1858 'add' 'add_ln415_84' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_667 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_84, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1859 'bitselect' 'tmp_667' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_84)   --->   "%xor_ln416_133 = xor i1 %tmp_667, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1860 'xor' 'xor_ln416_133' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1861 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_84 = and i1 %tmp_665, %xor_ln416_133" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1861 'and' 'and_ln416_84' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_668 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_84, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1862 'bitselect' 'tmp_668' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_669 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_83, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1863 'bitselect' 'tmp_669' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%tmp_670 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_83, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1864 'bitselect' 'tmp_670' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%xor_ln779_84 = xor i1 %tmp_670, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1865 'xor' 'xor_ln779_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%xor_ln416_134 = xor i1 %tmp_665, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1866 'xor' 'xor_ln416_134' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%or_ln416_94 = or i1 %tmp_667, %xor_ln416_134" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1867 'or' 'or_ln416_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%or_ln416_41 = or i1 %or_ln416_94, %xor_ln779_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1868 'or' 'or_ln416_41' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%and_ln416_137 = and i1 %tmp_669, %or_ln416_41" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1869 'and' 'and_ln416_137' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1870 [1/1] (0.97ns)   --->   "%and_ln781_84 = and i1 %and_ln416_84, %tmp_669" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1870 'and' 'and_ln781_84' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%xor_ln785_171 = xor i1 %tmp_669, %and_ln416_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1871 'xor' 'xor_ln785_171' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln785_84 = or i1 %tmp_668, %xor_ln785_171" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1872 'or' 'or_ln785_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1873 [1/1] (0.97ns)   --->   "%xor_ln785_172 = xor i1 %tmp_664, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1873 'xor' 'xor_ln785_172' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%and_ln785_84 = and i1 %or_ln785_84, %xor_ln785_172" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1874 'and' 'and_ln785_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1875 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_169 = and i1 %tmp_668, %and_ln416_137" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1875 'and' 'and_ln786_169' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_170)   --->   "%or_ln786_84 = or i1 %and_ln781_84, %and_ln786_169" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1876 'or' 'or_ln786_84' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_170)   --->   "%xor_ln786_90 = xor i1 %or_ln786_84, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1877 'xor' 'xor_ln786_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1878 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_170 = and i1 %tmp_664, %xor_ln786_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1878 'and' 'and_ln786_170' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln340_265 = or i1 %and_ln786_170, %and_ln785_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1879 'or' 'or_ln340_265' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%or_ln340_266 = or i1 %and_ln786_169, %xor_ln785_172" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1880 'or' 'or_ln340_266' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%or_ln340_267 = or i1 %or_ln340_266, %and_ln781_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1881 'or' 'or_ln340_267' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i22 %mul_ln1118_21 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1882 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1883 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_181 = select i1 %or_ln340_265, i14 8191, i14 %add_ln415_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1883 'select' 'select_ln340_181' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%select_ln388_89 = select i1 %and_ln786_170, i14 -8192, i14 %add_ln415_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1884 'select' 'select_ln388_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1885 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_182 = select i1 %or_ln340_267, i14 %select_ln340_181, i14 %select_ln388_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1885 'select' 'select_ln340_182' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1886 [1/1] (0.00ns)   --->   "%shl_ln728_82 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_182, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1886 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln728_84 = sext i22 %shl_ln728_82 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1887 'sext' 'sext_ln728_84' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1888 [1/1] (2.25ns)   --->   "%add_ln1192_123 = add i22 %shl_ln728_82, %mul_ln1118_21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1888 'add' 'add_ln1192_123' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1889 [1/1] (2.25ns)   --->   "%add_ln1192_84 = add i23 %sext_ln1118_42, %sext_ln728_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1889 'add' 'add_ln1192_84' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_671 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_84, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1890 'bitselect' 'tmp_671' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln708_83 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_123, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1891 'partselect' 'trunc_ln708_83' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_672 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_123, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1892 'bitselect' 'tmp_672' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_673 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_123, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1893 'bitselect' 'tmp_673' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln415_85 = zext i1 %tmp_673 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1894 'zext' 'zext_ln415_85' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1895 [1/1] (1.81ns)   --->   "%add_ln415_85 = add i14 %zext_ln415_85, %trunc_ln708_83" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1895 'add' 'add_ln415_85' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_674 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_85, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1896 'bitselect' 'tmp_674' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_85)   --->   "%xor_ln416_135 = xor i1 %tmp_674, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1897 'xor' 'xor_ln416_135' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1898 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_85 = and i1 %tmp_672, %xor_ln416_135" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1898 'and' 'and_ln416_85' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_675 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_85, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1899 'bitselect' 'tmp_675' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_676 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_84, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1900 'bitselect' 'tmp_676' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%tmp_677 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_84, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1901 'bitselect' 'tmp_677' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%xor_ln779_85 = xor i1 %tmp_677, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1902 'xor' 'xor_ln779_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%xor_ln416_136 = xor i1 %tmp_672, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1903 'xor' 'xor_ln416_136' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%or_ln416_95 = or i1 %tmp_674, %xor_ln416_136" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1904 'or' 'or_ln416_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%or_ln416_42 = or i1 %or_ln416_95, %xor_ln779_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1905 'or' 'or_ln416_42' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%and_ln416_138 = and i1 %tmp_676, %or_ln416_42" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1906 'and' 'and_ln416_138' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1907 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_171 = and i1 %tmp_675, %and_ln416_138" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1907 'and' 'and_ln786_171' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 13.6>
ST_24 : Operation 1908 [1/1] (0.97ns)   --->   "%and_ln781_85 = and i1 %and_ln416_85, %tmp_676" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1908 'and' 'and_ln781_85' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%xor_ln785_173 = xor i1 %tmp_676, %and_ln416_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1909 'xor' 'xor_ln785_173' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%or_ln785_85 = or i1 %tmp_675, %xor_ln785_173" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1910 'or' 'or_ln785_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1911 [1/1] (0.97ns)   --->   "%xor_ln785_174 = xor i1 %tmp_671, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1911 'xor' 'xor_ln785_174' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%and_ln785_85 = and i1 %or_ln785_85, %xor_ln785_174" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1912 'and' 'and_ln785_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_172)   --->   "%or_ln786_85 = or i1 %and_ln781_85, %and_ln786_171" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1913 'or' 'or_ln786_85' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_172)   --->   "%xor_ln786_91 = xor i1 %or_ln786_85, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1914 'xor' 'xor_ln786_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1915 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_172 = and i1 %tmp_671, %xor_ln786_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1915 'and' 'and_ln786_172' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%or_ln340_268 = or i1 %and_ln786_172, %and_ln785_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1916 'or' 'or_ln340_268' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%or_ln340_269 = or i1 %and_ln786_171, %xor_ln785_174" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1917 'or' 'or_ln340_269' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%or_ln340_270 = or i1 %or_ln340_269, %and_ln781_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1918 'or' 'or_ln340_270' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1192_129 = sext i9 %conv_2_weights_V_2_0_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1919 'sext' 'sext_ln1192_129' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln1192_130 = sext i14 %input_1_V_load_6 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1920 'sext' 'sext_ln1192_130' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1921 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1192_64 = mul i23 %sext_ln1192_130, %sext_ln1192_129" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1921 'mul' 'mul_ln1192_64' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1922 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_183 = select i1 %or_ln340_268, i14 8191, i14 %add_ln415_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1922 'select' 'select_ln340_183' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%select_ln388_90 = select i1 %and_ln786_172, i14 -8192, i14 %add_ln415_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1923 'select' 'select_ln388_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1924 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_184 = select i1 %or_ln340_270, i14 %select_ln340_183, i14 %select_ln388_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1924 'select' 'select_ln340_184' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1925 [1/1] (0.00ns)   --->   "%shl_ln728_83 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_184, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1925 'bitconcatenate' 'shl_ln728_83' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln728_85 = sext i22 %shl_ln728_83 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1926 'sext' 'sext_ln728_85' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1927 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_85 = add i23 %mul_ln1192_64, %sext_ln728_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1927 'add' 'add_ln1192_85' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_678 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_85, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1928 'bitselect' 'tmp_678' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_85, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1929 'partselect' 'trunc_ln708_84' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_679 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_85, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1930 'bitselect' 'tmp_679' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_680 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_85, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1931 'bitselect' 'tmp_680' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln415_86 = zext i1 %tmp_680 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1932 'zext' 'zext_ln415_86' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1933 [1/1] (1.81ns)   --->   "%add_ln415_86 = add i14 %zext_ln415_86, %trunc_ln708_84" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1933 'add' 'add_ln415_86' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_681 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_86, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1934 'bitselect' 'tmp_681' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_86)   --->   "%xor_ln416_137 = xor i1 %tmp_681, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1935 'xor' 'xor_ln416_137' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1936 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_86 = and i1 %tmp_679, %xor_ln416_137" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1936 'and' 'and_ln416_86' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1937 [1/1] (0.00ns)   --->   "%tmp_682 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_86, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1937 'bitselect' 'tmp_682' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_683 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_85, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1938 'bitselect' 'tmp_683' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%tmp_684 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_85, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1939 'bitselect' 'tmp_684' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%xor_ln779_86 = xor i1 %tmp_684, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1940 'xor' 'xor_ln779_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%xor_ln416_138 = xor i1 %tmp_679, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1941 'xor' 'xor_ln416_138' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%or_ln416_96 = or i1 %tmp_681, %xor_ln416_138" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1942 'or' 'or_ln416_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%or_ln416_43 = or i1 %or_ln416_96, %xor_ln779_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1943 'or' 'or_ln416_43' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%and_ln416_139 = and i1 %tmp_683, %or_ln416_43" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1944 'and' 'and_ln416_139' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1945 [1/1] (0.97ns)   --->   "%and_ln781_86 = and i1 %and_ln416_86, %tmp_683" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1945 'and' 'and_ln781_86' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%xor_ln785_175 = xor i1 %tmp_683, %and_ln416_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1946 'xor' 'xor_ln785_175' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%or_ln785_86 = or i1 %tmp_682, %xor_ln785_175" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1947 'or' 'or_ln785_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1948 [1/1] (0.97ns)   --->   "%xor_ln785_176 = xor i1 %tmp_678, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1948 'xor' 'xor_ln785_176' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%and_ln785_86 = and i1 %or_ln785_86, %xor_ln785_176" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1949 'and' 'and_ln785_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1950 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_173 = and i1 %tmp_682, %and_ln416_139" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1950 'and' 'and_ln786_173' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%or_ln786_86 = or i1 %and_ln781_86, %and_ln786_173" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1951 'or' 'or_ln786_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%xor_ln786_92 = xor i1 %or_ln786_86, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1952 'xor' 'xor_ln786_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1953 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_174 = and i1 %tmp_678, %xor_ln786_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1953 'and' 'and_ln786_174' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%or_ln340_271 = or i1 %and_ln786_174, %and_ln785_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1954 'or' 'or_ln340_271' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%or_ln340_272 = or i1 %and_ln786_173, %xor_ln785_176" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1955 'or' 'or_ln340_272' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%or_ln340_273 = or i1 %or_ln340_272, %and_ln781_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1956 'or' 'or_ln340_273' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1957 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_185 = select i1 %or_ln340_271, i14 8191, i14 %add_ln415_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1957 'select' 'select_ln340_185' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%select_ln388_91 = select i1 %and_ln786_174, i14 -8192, i14 %add_ln415_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1958 'select' 'select_ln388_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1959 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_186 = select i1 %or_ln340_273, i14 %select_ln340_185, i14 %select_ln388_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1959 'select' 'select_ln340_186' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.95>
ST_25 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i22 %mul_ln1118_22 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1960 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1961 [1/1] (0.00ns)   --->   "%shl_ln728_84 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_186, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1961 'bitconcatenate' 'shl_ln728_84' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln728_86 = sext i22 %shl_ln728_84 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1962 'sext' 'sext_ln728_86' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1963 [1/1] (2.25ns)   --->   "%add_ln1192_124 = add i22 %shl_ln728_84, %mul_ln1118_22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1963 'add' 'add_ln1192_124' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1964 [1/1] (2.25ns)   --->   "%add_ln1192_86 = add i23 %sext_ln1118_44, %sext_ln728_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1964 'add' 'add_ln1192_86' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_685 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_86, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1965 'bitselect' 'tmp_685' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1966 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_124, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1966 'partselect' 'trunc_ln708_85' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_686 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_124, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1967 'bitselect' 'tmp_686' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_687 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_124, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1968 'bitselect' 'tmp_687' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln415_87 = zext i1 %tmp_687 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1969 'zext' 'zext_ln415_87' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1970 [1/1] (1.81ns)   --->   "%add_ln415_87 = add i14 %zext_ln415_87, %trunc_ln708_85" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1970 'add' 'add_ln415_87' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1971 [1/1] (0.00ns)   --->   "%tmp_688 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_87, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1971 'bitselect' 'tmp_688' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_87)   --->   "%xor_ln416_139 = xor i1 %tmp_688, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1972 'xor' 'xor_ln416_139' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1973 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_87 = and i1 %tmp_686, %xor_ln416_139" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1973 'and' 'and_ln416_87' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1974 [1/1] (0.00ns)   --->   "%tmp_689 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_87, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1974 'bitselect' 'tmp_689' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_690 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_86, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1975 'bitselect' 'tmp_690' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%tmp_691 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_86, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1976 'bitselect' 'tmp_691' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%xor_ln779_87 = xor i1 %tmp_691, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1977 'xor' 'xor_ln779_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%xor_ln416_140 = xor i1 %tmp_686, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1978 'xor' 'xor_ln416_140' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%or_ln416_97 = or i1 %tmp_688, %xor_ln416_140" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1979 'or' 'or_ln416_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%or_ln416_44 = or i1 %or_ln416_97, %xor_ln779_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1980 'or' 'or_ln416_44' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%and_ln416_140 = and i1 %tmp_690, %or_ln416_44" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1981 'and' 'and_ln416_140' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1982 [1/1] (0.97ns)   --->   "%and_ln781_87 = and i1 %and_ln416_87, %tmp_690" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1982 'and' 'and_ln781_87' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%xor_ln785_177 = xor i1 %tmp_690, %and_ln416_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1983 'xor' 'xor_ln785_177' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln785_87 = or i1 %tmp_689, %xor_ln785_177" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1984 'or' 'or_ln785_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1985 [1/1] (0.97ns)   --->   "%xor_ln785_178 = xor i1 %tmp_685, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1985 'xor' 'xor_ln785_178' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%and_ln785_87 = and i1 %or_ln785_87, %xor_ln785_178" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1986 'and' 'and_ln785_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1987 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_175 = and i1 %tmp_689, %and_ln416_140" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1987 'and' 'and_ln786_175' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_176)   --->   "%or_ln786_87 = or i1 %and_ln781_87, %and_ln786_175" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1988 'or' 'or_ln786_87' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_176)   --->   "%xor_ln786_93 = xor i1 %or_ln786_87, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1989 'xor' 'xor_ln786_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1990 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_176 = and i1 %tmp_685, %xor_ln786_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1990 'and' 'and_ln786_176' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln340_274 = or i1 %and_ln786_176, %and_ln785_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1991 'or' 'or_ln340_274' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%or_ln340_275 = or i1 %and_ln786_175, %xor_ln785_178" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1992 'or' 'or_ln340_275' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%or_ln340_276 = or i1 %or_ln340_275, %and_ln781_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1993 'or' 'or_ln340_276' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1994 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_187 = select i1 %or_ln340_274, i14 8191, i14 %add_ln415_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1994 'select' 'select_ln340_187' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%select_ln388_92 = select i1 %and_ln786_176, i14 -8192, i14 %add_ln415_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1995 'select' 'select_ln388_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1996 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_188 = select i1 %or_ln340_276, i14 %select_ln340_187, i14 %select_ln388_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1996 'select' 'select_ln340_188' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 19.8>
ST_26 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln1192_131 = sext i9 %conv_2_weights_V_2_0_13 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1997 'sext' 'sext_ln1192_131' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln1192_132 = sext i14 %input_3_V_load_6 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1998 'sext' 'sext_ln1192_132' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1999 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1192_65 = mul i23 %sext_ln1192_132, %sext_ln1192_131" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 1999 'mul' 'mul_ln1192_65' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2000 [1/1] (0.00ns)   --->   "%shl_ln728_85 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_188, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2000 'bitconcatenate' 'shl_ln728_85' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln728_87 = sext i22 %shl_ln728_85 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2001 'sext' 'sext_ln728_87' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2002 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_87 = add i23 %mul_ln1192_65, %sext_ln728_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2002 'add' 'add_ln1192_87' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_692 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_87, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2003 'bitselect' 'tmp_692' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2004 [1/1] (0.00ns)   --->   "%trunc_ln708_86 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_87, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2004 'partselect' 'trunc_ln708_86' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_87, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2005 'bitselect' 'tmp_693' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_694 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_87, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2006 'bitselect' 'tmp_694' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln415_88 = zext i1 %tmp_694 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2007 'zext' 'zext_ln415_88' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2008 [1/1] (1.81ns)   --->   "%add_ln415_88 = add i14 %zext_ln415_88, %trunc_ln708_86" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2008 'add' 'add_ln415_88' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_695 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_88, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2009 'bitselect' 'tmp_695' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_88)   --->   "%xor_ln416_141 = xor i1 %tmp_695, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2010 'xor' 'xor_ln416_141' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2011 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_88 = and i1 %tmp_693, %xor_ln416_141" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2011 'and' 'and_ln416_88' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_696 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_88, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2012 'bitselect' 'tmp_696' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2013 [1/1] (0.00ns)   --->   "%tmp_697 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_87, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2013 'bitselect' 'tmp_697' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%tmp_698 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_87, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2014 'bitselect' 'tmp_698' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%xor_ln779_88 = xor i1 %tmp_698, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2015 'xor' 'xor_ln779_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%xor_ln416_142 = xor i1 %tmp_693, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2016 'xor' 'xor_ln416_142' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%or_ln416_98 = or i1 %tmp_695, %xor_ln416_142" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2017 'or' 'or_ln416_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%or_ln416_45 = or i1 %or_ln416_98, %xor_ln779_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2018 'or' 'or_ln416_45' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%and_ln416_141 = and i1 %tmp_697, %or_ln416_45" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2019 'and' 'and_ln416_141' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2020 [1/1] (0.97ns)   --->   "%and_ln781_88 = and i1 %and_ln416_88, %tmp_697" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2020 'and' 'and_ln781_88' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%xor_ln785_179 = xor i1 %tmp_697, %and_ln416_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2021 'xor' 'xor_ln785_179' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%or_ln785_88 = or i1 %tmp_696, %xor_ln785_179" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2022 'or' 'or_ln785_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2023 [1/1] (0.97ns)   --->   "%xor_ln785_180 = xor i1 %tmp_692, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2023 'xor' 'xor_ln785_180' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%and_ln785_88 = and i1 %or_ln785_88, %xor_ln785_180" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2024 'and' 'and_ln785_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2025 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_177 = and i1 %tmp_696, %and_ln416_141" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2025 'and' 'and_ln786_177' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_178)   --->   "%or_ln786_88 = or i1 %and_ln781_88, %and_ln786_177" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2026 'or' 'or_ln786_88' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_178)   --->   "%xor_ln786_94 = xor i1 %or_ln786_88, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2027 'xor' 'xor_ln786_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2028 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_178 = and i1 %tmp_692, %xor_ln786_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2028 'and' 'and_ln786_178' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%or_ln340_277 = or i1 %and_ln786_178, %and_ln785_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2029 'or' 'or_ln340_277' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%or_ln340_278 = or i1 %and_ln786_177, %xor_ln785_180" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2030 'or' 'or_ln340_278' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%or_ln340_279 = or i1 %or_ln340_278, %and_ln781_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2031 'or' 'or_ln340_279' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln1192_133 = sext i9 %conv_2_weights_V_2_0_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2032 'sext' 'sext_ln1192_133' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln1192_134 = sext i14 %input_4_V_load_6 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2033 'sext' 'sext_ln1192_134' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2034 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1192_66 = mul i23 %sext_ln1192_134, %sext_ln1192_133" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2034 'mul' 'mul_ln1192_66' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2035 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_189 = select i1 %or_ln340_277, i14 8191, i14 %add_ln415_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2035 'select' 'select_ln340_189' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%select_ln388_93 = select i1 %and_ln786_178, i14 -8192, i14 %add_ln415_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2036 'select' 'select_ln388_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2037 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_190 = select i1 %or_ln340_279, i14 %select_ln340_189, i14 %select_ln388_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2037 'select' 'select_ln340_190' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2038 [1/1] (0.00ns)   --->   "%shl_ln728_86 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_190, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2038 'bitconcatenate' 'shl_ln728_86' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln728_88 = sext i22 %shl_ln728_86 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2039 'sext' 'sext_ln728_88' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2040 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i23 %mul_ln1192_66, %sext_ln728_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2040 'add' 'add_ln1192_88' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_88, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2041 'bitselect' 'tmp_699' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2042 [1/1] (0.00ns)   --->   "%trunc_ln708_87 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_88, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2042 'partselect' 'trunc_ln708_87' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_700 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_88, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2043 'bitselect' 'tmp_700' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_701 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_88, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2044 'bitselect' 'tmp_701' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln415_89 = zext i1 %tmp_701 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2045 'zext' 'zext_ln415_89' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2046 [1/1] (1.81ns)   --->   "%add_ln415_89 = add i14 %zext_ln415_89, %trunc_ln708_87" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2046 'add' 'add_ln415_89' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_89, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2047 'bitselect' 'tmp_702' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_89)   --->   "%xor_ln416_143 = xor i1 %tmp_702, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2048 'xor' 'xor_ln416_143' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2049 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_89 = and i1 %tmp_700, %xor_ln416_143" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2049 'and' 'and_ln416_89' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_703 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_89, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2050 'bitselect' 'tmp_703' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_704 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_88, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2051 'bitselect' 'tmp_704' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_179)   --->   "%tmp_705 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_88, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2052 'bitselect' 'tmp_705' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_179)   --->   "%xor_ln779_89 = xor i1 %tmp_705, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2053 'xor' 'xor_ln779_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_179)   --->   "%xor_ln416_144 = xor i1 %tmp_700, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2054 'xor' 'xor_ln416_144' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_179)   --->   "%or_ln416_99 = or i1 %tmp_702, %xor_ln416_144" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2055 'or' 'or_ln416_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_179)   --->   "%or_ln416_46 = or i1 %or_ln416_99, %xor_ln779_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2056 'or' 'or_ln416_46' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_179)   --->   "%and_ln416_142 = and i1 %tmp_704, %or_ln416_46" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2057 'and' 'and_ln416_142' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2058 [1/1] (0.97ns)   --->   "%and_ln781_89 = and i1 %and_ln416_89, %tmp_704" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2058 'and' 'and_ln781_89' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2059 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_179 = and i1 %tmp_703, %and_ln416_142" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2059 'and' 'and_ln786_179' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 16.9>
ST_27 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%xor_ln785_181 = xor i1 %tmp_704, %and_ln416_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2060 'xor' 'xor_ln785_181' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%or_ln785_89 = or i1 %tmp_703, %xor_ln785_181" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2061 'or' 'or_ln785_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2062 [1/1] (0.97ns)   --->   "%xor_ln785_182 = xor i1 %tmp_699, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2062 'xor' 'xor_ln785_182' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%and_ln785_89 = and i1 %or_ln785_89, %xor_ln785_182" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2063 'and' 'and_ln785_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%or_ln786_89 = or i1 %and_ln781_89, %and_ln786_179" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2064 'or' 'or_ln786_89' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%xor_ln786_95 = xor i1 %or_ln786_89, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2065 'xor' 'xor_ln786_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2066 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_180 = and i1 %tmp_699, %xor_ln786_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2066 'and' 'and_ln786_180' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%or_ln340_280 = or i1 %and_ln786_180, %and_ln785_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2067 'or' 'or_ln340_280' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%or_ln340_281 = or i1 %and_ln786_179, %xor_ln785_182" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2068 'or' 'or_ln340_281' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%or_ln340_282 = or i1 %or_ln340_281, %and_ln781_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2069 'or' 'or_ln340_282' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i22 %mul_ln1118_23 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2070 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2071 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_191 = select i1 %or_ln340_280, i14 8191, i14 %add_ln415_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2071 'select' 'select_ln340_191' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%select_ln388_94 = select i1 %and_ln786_180, i14 -8192, i14 %add_ln415_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2072 'select' 'select_ln388_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2073 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_192 = select i1 %or_ln340_282, i14 %select_ln340_191, i14 %select_ln388_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2073 'select' 'select_ln340_192' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2074 [1/1] (0.00ns)   --->   "%shl_ln728_87 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_192, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2074 'bitconcatenate' 'shl_ln728_87' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln728_89 = sext i22 %shl_ln728_87 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2075 'sext' 'sext_ln728_89' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2076 [1/1] (2.25ns)   --->   "%add_ln1192_125 = add i22 %shl_ln728_87, %mul_ln1118_23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2076 'add' 'add_ln1192_125' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2077 [1/1] (2.25ns)   --->   "%add_ln1192_89 = add i23 %sext_ln1118_46, %sext_ln728_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2077 'add' 'add_ln1192_89' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_706 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_89, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2078 'bitselect' 'tmp_706' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2079 [1/1] (0.00ns)   --->   "%trunc_ln708_88 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_125, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2079 'partselect' 'trunc_ln708_88' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_707 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_125, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2080 'bitselect' 'tmp_707' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2081 [1/1] (0.00ns)   --->   "%tmp_708 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_125, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2081 'bitselect' 'tmp_708' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln415_90 = zext i1 %tmp_708 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2082 'zext' 'zext_ln415_90' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2083 [1/1] (1.81ns)   --->   "%add_ln415_90 = add i14 %zext_ln415_90, %trunc_ln708_88" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2083 'add' 'add_ln415_90' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_709 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_90, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2084 'bitselect' 'tmp_709' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_90)   --->   "%xor_ln416_145 = xor i1 %tmp_709, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2085 'xor' 'xor_ln416_145' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2086 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_90 = and i1 %tmp_707, %xor_ln416_145" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2086 'and' 'and_ln416_90' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_90, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2087 'bitselect' 'tmp_710' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2088 [1/1] (0.00ns)   --->   "%tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_89, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2088 'bitselect' 'tmp_711' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_89, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2089 'bitselect' 'tmp_712' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%xor_ln779_90 = xor i1 %tmp_712, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2090 'xor' 'xor_ln779_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%xor_ln416_146 = xor i1 %tmp_707, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2091 'xor' 'xor_ln416_146' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%or_ln416_100 = or i1 %tmp_709, %xor_ln416_146" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2092 'or' 'or_ln416_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%or_ln416_47 = or i1 %or_ln416_100, %xor_ln779_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2093 'or' 'or_ln416_47' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_181)   --->   "%and_ln416_143 = and i1 %tmp_711, %or_ln416_47" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2094 'and' 'and_ln416_143' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2095 [1/1] (0.97ns)   --->   "%and_ln781_90 = and i1 %and_ln416_90, %tmp_711" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2095 'and' 'and_ln781_90' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%xor_ln785_183 = xor i1 %tmp_711, %and_ln416_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2096 'xor' 'xor_ln785_183' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln785_90 = or i1 %tmp_710, %xor_ln785_183" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2097 'or' 'or_ln785_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2098 [1/1] (0.97ns)   --->   "%xor_ln785_184 = xor i1 %tmp_706, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2098 'xor' 'xor_ln785_184' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%and_ln785_90 = and i1 %or_ln785_90, %xor_ln785_184" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2099 'and' 'and_ln785_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_181 = and i1 %tmp_710, %and_ln416_143" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2100 'and' 'and_ln786_181' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_182)   --->   "%or_ln786_90 = or i1 %and_ln781_90, %and_ln786_181" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2101 'or' 'or_ln786_90' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_182)   --->   "%xor_ln786_96 = xor i1 %or_ln786_90, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2102 'xor' 'xor_ln786_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_182 = and i1 %tmp_706, %xor_ln786_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2103 'and' 'and_ln786_182' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln340_283 = or i1 %and_ln786_182, %and_ln785_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2104 'or' 'or_ln340_283' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%or_ln340_284 = or i1 %and_ln786_181, %xor_ln785_184" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2105 'or' 'or_ln340_284' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%or_ln340_285 = or i1 %or_ln340_284, %and_ln781_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2106 'or' 'or_ln340_285' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i22 %mul_ln1118_24 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2107 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2108 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_193 = select i1 %or_ln340_283, i14 8191, i14 %add_ln415_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2108 'select' 'select_ln340_193' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%select_ln388_95 = select i1 %and_ln786_182, i14 -8192, i14 %add_ln415_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2109 'select' 'select_ln388_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2110 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_194 = select i1 %or_ln340_285, i14 %select_ln340_193, i14 %select_ln388_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2110 'select' 'select_ln340_194' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2111 [1/1] (0.00ns)   --->   "%shl_ln728_88 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_194, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2111 'bitconcatenate' 'shl_ln728_88' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln728_90 = sext i22 %shl_ln728_88 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2112 'sext' 'sext_ln728_90' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2113 [1/1] (2.25ns)   --->   "%add_ln1192_126 = add i22 %shl_ln728_88, %mul_ln1118_24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2113 'add' 'add_ln1192_126' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2114 [1/1] (2.25ns)   --->   "%add_ln1192_90 = add i23 %sext_ln1118_48, %sext_ln728_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2114 'add' 'add_ln1192_90' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2115 [1/1] (0.00ns)   --->   "%tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_90, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2115 'bitselect' 'tmp_713' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2116 [1/1] (0.00ns)   --->   "%trunc_ln708_89 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_126, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2116 'partselect' 'trunc_ln708_89' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_126, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2117 'bitselect' 'tmp_714' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_126, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2118 'bitselect' 'tmp_715' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln415_91 = zext i1 %tmp_715 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2119 'zext' 'zext_ln415_91' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2120 [1/1] (1.81ns)   --->   "%add_ln415_91 = add i14 %zext_ln415_91, %trunc_ln708_89" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2120 'add' 'add_ln415_91' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_91, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2121 'bitselect' 'tmp_716' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_91)   --->   "%xor_ln416_147 = xor i1 %tmp_716, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2122 'xor' 'xor_ln416_147' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_91 = and i1 %tmp_714, %xor_ln416_147" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2123 'and' 'and_ln416_91' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_91, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2124 'bitselect' 'tmp_717' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_90, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2125 'bitselect' 'tmp_718' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_90, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2126 'bitselect' 'tmp_719' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%xor_ln779_91 = xor i1 %tmp_719, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2127 'xor' 'xor_ln779_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%xor_ln416_148 = xor i1 %tmp_714, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2128 'xor' 'xor_ln416_148' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%or_ln416_101 = or i1 %tmp_716, %xor_ln416_148" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2129 'or' 'or_ln416_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%or_ln416_48 = or i1 %or_ln416_101, %xor_ln779_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2130 'or' 'or_ln416_48' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%and_ln416_144 = and i1 %tmp_718, %or_ln416_48" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2131 'and' 'and_ln416_144' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_183 = and i1 %tmp_717, %and_ln416_144" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2132 'and' 'and_ln786_183' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 13.6>
ST_28 : Operation 2133 [1/1] (0.97ns)   --->   "%and_ln781_91 = and i1 %and_ln416_91, %tmp_718" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2133 'and' 'and_ln781_91' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%xor_ln785_185 = xor i1 %tmp_718, %and_ln416_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2134 'xor' 'xor_ln785_185' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%or_ln785_91 = or i1 %tmp_717, %xor_ln785_185" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2135 'or' 'or_ln785_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2136 [1/1] (0.97ns)   --->   "%xor_ln785_186 = xor i1 %tmp_713, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2136 'xor' 'xor_ln785_186' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%and_ln785_91 = and i1 %or_ln785_91, %xor_ln785_186" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2137 'and' 'and_ln785_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_184)   --->   "%or_ln786_91 = or i1 %and_ln781_91, %and_ln786_183" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2138 'or' 'or_ln786_91' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_184)   --->   "%xor_ln786_97 = xor i1 %or_ln786_91, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2139 'xor' 'xor_ln786_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_184 = and i1 %tmp_713, %xor_ln786_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2140 'and' 'and_ln786_184' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%or_ln340_286 = or i1 %and_ln786_184, %and_ln785_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2141 'or' 'or_ln340_286' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_287 = or i1 %and_ln786_183, %xor_ln785_186" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2142 'or' 'or_ln340_287' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_288 = or i1 %or_ln340_287, %and_ln781_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2143 'or' 'or_ln340_288' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln1192_135 = sext i9 %conv_2_weights_V_2_1_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2144 'sext' 'sext_ln1192_135' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln1192_136 = sext i14 %input_1_V_load_7 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2145 'sext' 'sext_ln1192_136' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2146 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1192_67 = mul i23 %sext_ln1192_136, %sext_ln1192_135" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2146 'mul' 'mul_ln1192_67' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2147 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_195 = select i1 %or_ln340_286, i14 8191, i14 %add_ln415_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2147 'select' 'select_ln340_195' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%select_ln388_96 = select i1 %and_ln786_184, i14 -8192, i14 %add_ln415_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2148 'select' 'select_ln388_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_196 = select i1 %or_ln340_288, i14 %select_ln340_195, i14 %select_ln388_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2149 'select' 'select_ln340_196' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2150 [1/1] (0.00ns)   --->   "%shl_ln728_89 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_196, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2150 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln728_91 = sext i22 %shl_ln728_89 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2151 'sext' 'sext_ln728_91' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2152 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i23 %mul_ln1192_67, %sext_ln728_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2152 'add' 'add_ln1192_91' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2153 [1/1] (0.00ns)   --->   "%tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_91, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2153 'bitselect' 'tmp_720' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2154 [1/1] (0.00ns)   --->   "%trunc_ln708_90 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_91, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2154 'partselect' 'trunc_ln708_90' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2155 [1/1] (0.00ns)   --->   "%tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_91, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2155 'bitselect' 'tmp_721' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_91, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2156 'bitselect' 'tmp_722' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln415_92 = zext i1 %tmp_722 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2157 'zext' 'zext_ln415_92' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2158 [1/1] (1.81ns)   --->   "%add_ln415_92 = add i14 %zext_ln415_92, %trunc_ln708_90" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2158 'add' 'add_ln415_92' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2159 [1/1] (0.00ns)   --->   "%tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_92, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2159 'bitselect' 'tmp_723' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_92)   --->   "%xor_ln416_149 = xor i1 %tmp_723, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2160 'xor' 'xor_ln416_149' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2161 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_92 = and i1 %tmp_721, %xor_ln416_149" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2161 'and' 'and_ln416_92' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_92, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2162 'bitselect' 'tmp_724' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2163 [1/1] (0.00ns)   --->   "%tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_91, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2163 'bitselect' 'tmp_725' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_185)   --->   "%tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_91, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2164 'bitselect' 'tmp_726' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_185)   --->   "%xor_ln779_92 = xor i1 %tmp_726, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2165 'xor' 'xor_ln779_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_185)   --->   "%xor_ln416_150 = xor i1 %tmp_721, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2166 'xor' 'xor_ln416_150' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_185)   --->   "%or_ln416_102 = or i1 %tmp_723, %xor_ln416_150" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2167 'or' 'or_ln416_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_185)   --->   "%or_ln416_49 = or i1 %or_ln416_102, %xor_ln779_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2168 'or' 'or_ln416_49' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_185)   --->   "%and_ln416_145 = and i1 %tmp_725, %or_ln416_49" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2169 'and' 'and_ln416_145' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2170 [1/1] (0.97ns)   --->   "%and_ln781_92 = and i1 %and_ln416_92, %tmp_725" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2170 'and' 'and_ln781_92' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%xor_ln785_187 = xor i1 %tmp_725, %and_ln416_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2171 'xor' 'xor_ln785_187' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%or_ln785_92 = or i1 %tmp_724, %xor_ln785_187" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2172 'or' 'or_ln785_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2173 [1/1] (0.97ns)   --->   "%xor_ln785_188 = xor i1 %tmp_720, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2173 'xor' 'xor_ln785_188' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%and_ln785_92 = and i1 %or_ln785_92, %xor_ln785_188" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2174 'and' 'and_ln785_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2175 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_185 = and i1 %tmp_724, %and_ln416_145" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2175 'and' 'and_ln786_185' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%or_ln786_92 = or i1 %and_ln781_92, %and_ln786_185" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2176 'or' 'or_ln786_92' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%xor_ln786_98 = xor i1 %or_ln786_92, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2177 'xor' 'xor_ln786_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2178 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_186 = and i1 %tmp_720, %xor_ln786_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2178 'and' 'and_ln786_186' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%or_ln340_289 = or i1 %and_ln786_186, %and_ln785_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2179 'or' 'or_ln340_289' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln340_290 = or i1 %and_ln786_185, %xor_ln785_188" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2180 'or' 'or_ln340_290' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln340_291 = or i1 %or_ln340_290, %and_ln781_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2181 'or' 'or_ln340_291' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2182 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_197 = select i1 %or_ln340_289, i14 8191, i14 %add_ln415_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2182 'select' 'select_ln340_197' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%select_ln388_97 = select i1 %and_ln786_186, i14 -8192, i14 %add_ln415_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2183 'select' 'select_ln388_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2184 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_198 = select i1 %or_ln340_291, i14 %select_ln340_197, i14 %select_ln388_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2184 'select' 'select_ln340_198' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 14.0>
ST_29 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i21 %mul_ln1118_25 to i22" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2185 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2186 [1/1] (0.00ns)   --->   "%shl_ln728_90 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_198, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2186 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln728_92 = sext i22 %shl_ln728_90 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2187 'sext' 'sext_ln728_92' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln1192_137 = sext i21 %mul_ln1118_25 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2188 'sext' 'sext_ln1192_137' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2189 [1/1] (2.25ns)   --->   "%add_ln1192_102 = add i22 %shl_ln728_90, %sext_ln1118_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2189 'add' 'add_ln1192_102' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2190 [1/1] (2.25ns)   --->   "%add_ln1192_92 = add i23 %sext_ln1192_137, %sext_ln728_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2190 'add' 'add_ln1192_92' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_92, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2191 'bitselect' 'tmp_727' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2192 [1/1] (0.00ns)   --->   "%trunc_ln708_91 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_102, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2192 'partselect' 'trunc_ln708_91' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_102, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2193 'bitselect' 'tmp_728' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_102, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2194 'bitselect' 'tmp_729' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2195 [1/1] (0.00ns)   --->   "%zext_ln415_93 = zext i1 %tmp_729 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2195 'zext' 'zext_ln415_93' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2196 [1/1] (1.81ns)   --->   "%add_ln415_93 = add i14 %zext_ln415_93, %trunc_ln708_91" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2196 'add' 'add_ln415_93' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_93, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2197 'bitselect' 'tmp_730' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_93)   --->   "%xor_ln416_151 = xor i1 %tmp_730, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2198 'xor' 'xor_ln416_151' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2199 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_93 = and i1 %tmp_728, %xor_ln416_151" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2199 'and' 'and_ln416_93' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_93, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2200 'bitselect' 'tmp_731' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_92, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2201 'bitselect' 'tmp_732' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_92, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2202 'bitselect' 'tmp_733' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%xor_ln779_93 = xor i1 %tmp_733, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2203 'xor' 'xor_ln779_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%xor_ln416_152 = xor i1 %tmp_728, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2204 'xor' 'xor_ln416_152' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%or_ln416_103 = or i1 %tmp_730, %xor_ln416_152" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2205 'or' 'or_ln416_103' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%or_ln416_50 = or i1 %or_ln416_103, %xor_ln779_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2206 'or' 'or_ln416_50' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_187)   --->   "%and_ln416_146 = and i1 %tmp_732, %or_ln416_50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2207 'and' 'and_ln416_146' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2208 [1/1] (0.97ns)   --->   "%and_ln781_93 = and i1 %and_ln416_93, %tmp_732" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2208 'and' 'and_ln781_93' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%xor_ln785_189 = xor i1 %tmp_732, %and_ln416_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2209 'xor' 'xor_ln785_189' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln785_93 = or i1 %tmp_731, %xor_ln785_189" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2210 'or' 'or_ln785_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2211 [1/1] (0.97ns)   --->   "%xor_ln785_190 = xor i1 %tmp_727, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2211 'xor' 'xor_ln785_190' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%and_ln785_93 = and i1 %or_ln785_93, %xor_ln785_190" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2212 'and' 'and_ln785_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2213 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_187 = and i1 %tmp_731, %and_ln416_146" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2213 'and' 'and_ln786_187' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_188)   --->   "%or_ln786_93 = or i1 %and_ln781_93, %and_ln786_187" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2214 'or' 'or_ln786_93' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_188)   --->   "%xor_ln786_99 = xor i1 %or_ln786_93, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2215 'xor' 'xor_ln786_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2216 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_188 = and i1 %tmp_727, %xor_ln786_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2216 'and' 'and_ln786_188' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln340_292 = or i1 %and_ln786_188, %and_ln785_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2217 'or' 'or_ln340_292' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln340_293 = or i1 %and_ln786_187, %xor_ln785_190" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2218 'or' 'or_ln340_293' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln340_294 = or i1 %or_ln340_293, %and_ln781_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2219 'or' 'or_ln340_294' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i22 %mul_ln1118_26 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2220 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2221 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_199 = select i1 %or_ln340_292, i14 8191, i14 %add_ln415_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2221 'select' 'select_ln340_199' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%select_ln388_98 = select i1 %and_ln786_188, i14 -8192, i14 %add_ln415_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2222 'select' 'select_ln388_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2223 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_200 = select i1 %or_ln340_294, i14 %select_ln340_199, i14 %select_ln388_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2223 'select' 'select_ln340_200' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2224 [1/1] (0.00ns)   --->   "%shl_ln728_91 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_200, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2224 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln728_93 = sext i22 %shl_ln728_91 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2225 'sext' 'sext_ln728_93' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2226 [1/1] (2.25ns)   --->   "%add_ln1192_127 = add i22 %shl_ln728_91, %mul_ln1118_26" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2226 'add' 'add_ln1192_127' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2227 [1/1] (2.25ns)   --->   "%add_ln1192_93 = add i23 %sext_ln1118_52, %sext_ln728_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2227 'add' 'add_ln1192_93' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_93, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2228 'bitselect' 'tmp_734' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2229 [1/1] (0.00ns)   --->   "%trunc_ln708_92 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_127, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2229 'partselect' 'trunc_ln708_92' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_127, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2230 'bitselect' 'tmp_735' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_127, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2231 'bitselect' 'tmp_736' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2232 [1/1] (0.00ns)   --->   "%zext_ln415_94 = zext i1 %tmp_736 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2232 'zext' 'zext_ln415_94' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2233 [1/1] (1.81ns)   --->   "%add_ln415_94 = add i14 %zext_ln415_94, %trunc_ln708_92" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2233 'add' 'add_ln415_94' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_94, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2234 'bitselect' 'tmp_737' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_94)   --->   "%xor_ln416_153 = xor i1 %tmp_737, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2235 'xor' 'xor_ln416_153' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2236 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_94 = and i1 %tmp_735, %xor_ln416_153" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2236 'and' 'and_ln416_94' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_94, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2237 'bitselect' 'tmp_738' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_93, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2238 'bitselect' 'tmp_739' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_93, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2239 'bitselect' 'tmp_740' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%xor_ln779_94 = xor i1 %tmp_740, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2240 'xor' 'xor_ln779_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%xor_ln416_154 = xor i1 %tmp_735, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2241 'xor' 'xor_ln416_154' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%or_ln416_104 = or i1 %tmp_737, %xor_ln416_154" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2242 'or' 'or_ln416_104' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%or_ln416_51 = or i1 %or_ln416_104, %xor_ln779_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2243 'or' 'or_ln416_51' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%and_ln416_147 = and i1 %tmp_739, %or_ln416_51" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2244 'and' 'and_ln416_147' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2245 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_189 = and i1 %tmp_738, %and_ln416_147" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2245 'and' 'and_ln786_189' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.91>
ST_30 : Operation 2246 [1/1] (0.97ns)   --->   "%and_ln781_94 = and i1 %and_ln416_94, %tmp_739" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2246 'and' 'and_ln781_94' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%xor_ln785_191 = xor i1 %tmp_739, %and_ln416_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2247 'xor' 'xor_ln785_191' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%or_ln785_94 = or i1 %tmp_738, %xor_ln785_191" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2248 'or' 'or_ln785_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2249 [1/1] (0.97ns)   --->   "%xor_ln785_192 = xor i1 %tmp_734, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2249 'xor' 'xor_ln785_192' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%and_ln785_94 = and i1 %or_ln785_94, %xor_ln785_192" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2250 'and' 'and_ln785_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_190)   --->   "%or_ln786_94 = or i1 %and_ln781_94, %and_ln786_189" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2251 'or' 'or_ln786_94' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_190)   --->   "%xor_ln786_100 = xor i1 %or_ln786_94, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2252 'xor' 'xor_ln786_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2253 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_190 = and i1 %tmp_734, %xor_ln786_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2253 'and' 'and_ln786_190' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%or_ln340_295 = or i1 %and_ln786_190, %and_ln785_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2254 'or' 'or_ln340_295' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%or_ln340_296 = or i1 %and_ln786_189, %xor_ln785_192" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2255 'or' 'or_ln340_296' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%or_ln340_297 = or i1 %or_ln340_296, %and_ln781_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2256 'or' 'or_ln340_297' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2257 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_201 = select i1 %or_ln340_295, i14 8191, i14 %add_ln415_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2257 'select' 'select_ln340_201' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%select_ln388_99 = select i1 %and_ln786_190, i14 -8192, i14 %add_ln415_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2258 'select' 'select_ln388_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2259 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_202 = select i1 %or_ln340_297, i14 %select_ln340_201, i14 %select_ln388_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2259 'select' 'select_ln340_202' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 20.0>
ST_31 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln1192_138 = sext i9 %conv_2_weights_V_2_1_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2260 'sext' 'sext_ln1192_138' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln1192_139 = sext i14 %input_4_V_load_7 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2261 'sext' 'sext_ln1192_139' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2262 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1192_68 = mul i23 %sext_ln1192_139, %sext_ln1192_138" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2262 'mul' 'mul_ln1192_68' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2263 [1/1] (0.00ns)   --->   "%shl_ln728_92 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_202, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2263 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln728_94 = sext i22 %shl_ln728_92 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2264 'sext' 'sext_ln728_94' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2265 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_94 = add i23 %mul_ln1192_68, %sext_ln728_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2265 'add' 'add_ln1192_94' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_94, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2266 'bitselect' 'tmp_741' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln708_93 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_94, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2267 'partselect' 'trunc_ln708_93' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_94, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2268 'bitselect' 'tmp_742' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_743 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_94, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2269 'bitselect' 'tmp_743' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln415_95 = zext i1 %tmp_743 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2270 'zext' 'zext_ln415_95' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2271 [1/1] (1.81ns)   --->   "%add_ln415_95 = add i14 %zext_ln415_95, %trunc_ln708_93" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2271 'add' 'add_ln415_95' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_744 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_95, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2272 'bitselect' 'tmp_744' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_95)   --->   "%xor_ln416_155 = xor i1 %tmp_744, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2273 'xor' 'xor_ln416_155' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2274 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_95 = and i1 %tmp_742, %xor_ln416_155" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2274 'and' 'and_ln416_95' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_745 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_95, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2275 'bitselect' 'tmp_745' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_746 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_94, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2276 'bitselect' 'tmp_746' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_191)   --->   "%tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_94, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2277 'bitselect' 'tmp_747' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_191)   --->   "%xor_ln779_95 = xor i1 %tmp_747, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2278 'xor' 'xor_ln779_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_191)   --->   "%xor_ln416_156 = xor i1 %tmp_742, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2279 'xor' 'xor_ln416_156' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_191)   --->   "%or_ln416_105 = or i1 %tmp_744, %xor_ln416_156" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2280 'or' 'or_ln416_105' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_191)   --->   "%or_ln416_52 = or i1 %or_ln416_105, %xor_ln779_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2281 'or' 'or_ln416_52' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_191)   --->   "%and_ln416_148 = and i1 %tmp_746, %or_ln416_52" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2282 'and' 'and_ln416_148' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2283 [1/1] (0.97ns)   --->   "%and_ln781_95 = and i1 %and_ln416_95, %tmp_746" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2283 'and' 'and_ln781_95' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%xor_ln785_193 = xor i1 %tmp_746, %and_ln416_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2284 'xor' 'xor_ln785_193' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%or_ln785_95 = or i1 %tmp_745, %xor_ln785_193" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2285 'or' 'or_ln785_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2286 [1/1] (0.97ns)   --->   "%xor_ln785_194 = xor i1 %tmp_741, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2286 'xor' 'xor_ln785_194' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%and_ln785_95 = and i1 %or_ln785_95, %xor_ln785_194" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2287 'and' 'and_ln785_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2288 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_191 = and i1 %tmp_745, %and_ln416_148" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2288 'and' 'and_ln786_191' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_192)   --->   "%or_ln786_95 = or i1 %and_ln781_95, %and_ln786_191" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2289 'or' 'or_ln786_95' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_192)   --->   "%xor_ln786_101 = xor i1 %or_ln786_95, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2290 'xor' 'xor_ln786_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2291 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_192 = and i1 %tmp_741, %xor_ln786_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2291 'and' 'and_ln786_192' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%or_ln340_298 = or i1 %and_ln786_192, %and_ln785_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2292 'or' 'or_ln340_298' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%or_ln340_299 = or i1 %and_ln786_191, %xor_ln785_194" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2293 'or' 'or_ln340_299' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%or_ln340_300 = or i1 %or_ln340_299, %and_ln781_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2294 'or' 'or_ln340_300' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i22 %mul_ln1118_27 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2295 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2296 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_203 = select i1 %or_ln340_298, i14 8191, i14 %add_ln415_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2296 'select' 'select_ln340_203' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%select_ln388_100 = select i1 %and_ln786_192, i14 -8192, i14 %add_ln415_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2297 'select' 'select_ln388_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2298 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_204 = select i1 %or_ln340_300, i14 %select_ln340_203, i14 %select_ln388_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2298 'select' 'select_ln340_204' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2299 [1/1] (0.00ns)   --->   "%shl_ln728_93 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_204, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2299 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln728_95 = sext i22 %shl_ln728_93 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2300 'sext' 'sext_ln728_95' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2301 [1/1] (2.25ns)   --->   "%add_ln1192_128 = add i22 %shl_ln728_93, %mul_ln1118_27" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2301 'add' 'add_ln1192_128' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2302 [1/1] (2.25ns)   --->   "%add_ln1192_95 = add i23 %sext_ln1118_54, %sext_ln728_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2302 'add' 'add_ln1192_95' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_95, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2303 'bitselect' 'tmp_748' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2304 [1/1] (0.00ns)   --->   "%trunc_ln708_94 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_128, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2304 'partselect' 'trunc_ln708_94' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_128, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2305 'bitselect' 'tmp_749' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_128, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2306 'bitselect' 'tmp_750' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2307 [1/1] (0.00ns)   --->   "%zext_ln415_96 = zext i1 %tmp_750 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2307 'zext' 'zext_ln415_96' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2308 [1/1] (1.81ns)   --->   "%add_ln415_96 = add i14 %zext_ln415_96, %trunc_ln708_94" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2308 'add' 'add_ln415_96' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2309 [1/1] (0.00ns)   --->   "%tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_96, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2309 'bitselect' 'tmp_751' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_96)   --->   "%xor_ln416_157 = xor i1 %tmp_751, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2310 'xor' 'xor_ln416_157' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_96 = and i1 %tmp_749, %xor_ln416_157" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2311 'and' 'and_ln416_96' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_96, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2312 'bitselect' 'tmp_752' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_95, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2313 'bitselect' 'tmp_753' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_193)   --->   "%tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_95, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2314 'bitselect' 'tmp_754' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_193)   --->   "%xor_ln779_96 = xor i1 %tmp_754, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2315 'xor' 'xor_ln779_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_193)   --->   "%xor_ln416_158 = xor i1 %tmp_749, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2316 'xor' 'xor_ln416_158' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_193)   --->   "%or_ln416_106 = or i1 %tmp_751, %xor_ln416_158" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2317 'or' 'or_ln416_106' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_193)   --->   "%or_ln416_53 = or i1 %or_ln416_106, %xor_ln779_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2318 'or' 'or_ln416_53' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_193)   --->   "%and_ln416_149 = and i1 %tmp_753, %or_ln416_53" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2319 'and' 'and_ln416_149' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2320 [1/1] (0.97ns)   --->   "%and_ln781_96 = and i1 %and_ln416_96, %tmp_753" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2320 'and' 'and_ln781_96' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2321 [1/1] (0.97ns)   --->   "%xor_ln785_196 = xor i1 %tmp_748, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2321 'xor' 'xor_ln785_196' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2322 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_193 = and i1 %tmp_752, %and_ln416_149" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2322 'and' 'and_ln786_193' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_194)   --->   "%or_ln786_96 = or i1 %and_ln781_96, %and_ln786_193" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2323 'or' 'or_ln786_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_194)   --->   "%xor_ln786_102 = xor i1 %or_ln786_96, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2324 'xor' 'xor_ln786_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2325 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_194 = and i1 %tmp_748, %xor_ln786_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2325 'and' 'and_ln786_194' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 16.9>
ST_32 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%xor_ln785_195 = xor i1 %tmp_753, %and_ln416_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2326 'xor' 'xor_ln785_195' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%or_ln785_96 = or i1 %tmp_752, %xor_ln785_195" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2327 'or' 'or_ln785_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%and_ln785_96 = and i1 %or_ln785_96, %xor_ln785_196" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2328 'and' 'and_ln785_96' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%or_ln340_301 = or i1 %and_ln786_194, %and_ln785_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2329 'or' 'or_ln340_301' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%or_ln340_302 = or i1 %and_ln786_193, %xor_ln785_196" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2330 'or' 'or_ln340_302' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%or_ln340_303 = or i1 %or_ln340_302, %and_ln781_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2331 'or' 'or_ln340_303' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i22 %mul_ln1118_28 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2332 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2333 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_205 = select i1 %or_ln340_301, i14 8191, i14 %add_ln415_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2333 'select' 'select_ln340_205' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%select_ln388_101 = select i1 %and_ln786_194, i14 -8192, i14 %add_ln415_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2334 'select' 'select_ln388_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2335 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_206 = select i1 %or_ln340_303, i14 %select_ln340_205, i14 %select_ln388_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2335 'select' 'select_ln340_206' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2336 [1/1] (0.00ns)   --->   "%shl_ln728_94 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_206, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2336 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln728_96 = sext i22 %shl_ln728_94 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2337 'sext' 'sext_ln728_96' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2338 [1/1] (2.25ns)   --->   "%add_ln1192_129 = add i22 %shl_ln728_94, %mul_ln1118_28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2338 'add' 'add_ln1192_129' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2339 [1/1] (2.25ns)   --->   "%add_ln1192_96 = add i23 %sext_ln1118_56, %sext_ln728_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2339 'add' 'add_ln1192_96' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2340 [1/1] (0.00ns)   --->   "%tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_96, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2340 'bitselect' 'tmp_755' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2341 [1/1] (0.00ns)   --->   "%trunc_ln708_95 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_129, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2341 'partselect' 'trunc_ln708_95' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_129, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2342 'bitselect' 'tmp_756' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_129, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2343 'bitselect' 'tmp_757' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln415_97 = zext i1 %tmp_757 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2344 'zext' 'zext_ln415_97' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2345 [1/1] (1.81ns)   --->   "%add_ln415_97 = add i14 %zext_ln415_97, %trunc_ln708_95" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2345 'add' 'add_ln415_97' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_97, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2346 'bitselect' 'tmp_758' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_97)   --->   "%xor_ln416_159 = xor i1 %tmp_758, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2347 'xor' 'xor_ln416_159' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2348 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_97 = and i1 %tmp_756, %xor_ln416_159" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2348 'and' 'and_ln416_97' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_759 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_97, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2349 'bitselect' 'tmp_759' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2350 [1/1] (0.00ns)   --->   "%tmp_760 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_96, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2350 'bitselect' 'tmp_760' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%tmp_761 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_96, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2351 'bitselect' 'tmp_761' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%xor_ln779_97 = xor i1 %tmp_761, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2352 'xor' 'xor_ln779_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%xor_ln416_160 = xor i1 %tmp_756, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2353 'xor' 'xor_ln416_160' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%or_ln416_107 = or i1 %tmp_758, %xor_ln416_160" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2354 'or' 'or_ln416_107' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%or_ln416_54 = or i1 %or_ln416_107, %xor_ln779_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2355 'or' 'or_ln416_54' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%and_ln416_150 = and i1 %tmp_760, %or_ln416_54" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2356 'and' 'and_ln416_150' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2357 [1/1] (0.97ns)   --->   "%and_ln781_97 = and i1 %and_ln416_97, %tmp_760" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2357 'and' 'and_ln781_97' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%xor_ln785_197 = xor i1 %tmp_760, %and_ln416_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2358 'xor' 'xor_ln785_197' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%or_ln785_97 = or i1 %tmp_759, %xor_ln785_197" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2359 'or' 'or_ln785_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2360 [1/1] (0.97ns)   --->   "%xor_ln785_198 = xor i1 %tmp_755, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2360 'xor' 'xor_ln785_198' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%and_ln785_97 = and i1 %or_ln785_97, %xor_ln785_198" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2361 'and' 'and_ln785_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2362 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_195 = and i1 %tmp_759, %and_ln416_150" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2362 'and' 'and_ln786_195' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_196)   --->   "%or_ln786_97 = or i1 %and_ln781_97, %and_ln786_195" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2363 'or' 'or_ln786_97' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_196)   --->   "%xor_ln786_103 = xor i1 %or_ln786_97, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2364 'xor' 'xor_ln786_103' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2365 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_196 = and i1 %tmp_755, %xor_ln786_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2365 'and' 'and_ln786_196' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%or_ln340_304 = or i1 %and_ln786_196, %and_ln785_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2366 'or' 'or_ln340_304' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%or_ln340_305 = or i1 %and_ln786_195, %xor_ln785_198" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2367 'or' 'or_ln340_305' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%or_ln340_306 = or i1 %or_ln340_305, %and_ln781_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2368 'or' 'or_ln340_306' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i22 %mul_ln1118_29 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2369 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2370 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_207 = select i1 %or_ln340_304, i14 8191, i14 %add_ln415_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2370 'select' 'select_ln340_207' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%select_ln388_102 = select i1 %and_ln786_196, i14 -8192, i14 %add_ln415_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2371 'select' 'select_ln388_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2372 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_208 = select i1 %or_ln340_306, i14 %select_ln340_207, i14 %select_ln388_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2372 'select' 'select_ln340_208' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2373 [1/1] (0.00ns)   --->   "%shl_ln728_95 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_208, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2373 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln728_97 = sext i22 %shl_ln728_95 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2374 'sext' 'sext_ln728_97' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2375 [1/1] (2.25ns)   --->   "%add_ln1192_130 = add i22 %shl_ln728_95, %mul_ln1118_29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2375 'add' 'add_ln1192_130' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2376 [1/1] (2.25ns)   --->   "%add_ln1192_97 = add i23 %sext_ln1118_58, %sext_ln728_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2376 'add' 'add_ln1192_97' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2377 [1/1] (0.00ns)   --->   "%tmp_762 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_97, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2377 'bitselect' 'tmp_762' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln708_96 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_130, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2378 'partselect' 'trunc_ln708_96' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_130, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2379 'bitselect' 'tmp_763' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_130, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2380 'bitselect' 'tmp_764' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln415_98 = zext i1 %tmp_764 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2381 'zext' 'zext_ln415_98' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2382 [1/1] (1.81ns)   --->   "%add_ln415_98 = add i14 %zext_ln415_98, %trunc_ln708_96" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2382 'add' 'add_ln415_98' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_98, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2383 'bitselect' 'tmp_765' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_98)   --->   "%xor_ln416_161 = xor i1 %tmp_765, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2384 'xor' 'xor_ln416_161' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2385 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_98 = and i1 %tmp_763, %xor_ln416_161" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2385 'and' 'and_ln416_98' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_766 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_98, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2386 'bitselect' 'tmp_766' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_767 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_97, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2387 'bitselect' 'tmp_767' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_197)   --->   "%tmp_768 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_97, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2388 'bitselect' 'tmp_768' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_197)   --->   "%xor_ln779_98 = xor i1 %tmp_768, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2389 'xor' 'xor_ln779_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_197)   --->   "%xor_ln416_162 = xor i1 %tmp_763, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2390 'xor' 'xor_ln416_162' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_197)   --->   "%or_ln416_108 = or i1 %tmp_765, %xor_ln416_162" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2391 'or' 'or_ln416_108' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_197)   --->   "%or_ln416_55 = or i1 %or_ln416_108, %xor_ln779_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2392 'or' 'or_ln416_55' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_197)   --->   "%and_ln416_151 = and i1 %tmp_767, %or_ln416_55" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2393 'and' 'and_ln416_151' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2394 [1/1] (0.97ns)   --->   "%and_ln781_98 = and i1 %and_ln416_98, %tmp_767" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2394 'and' 'and_ln781_98' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2395 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_197 = and i1 %tmp_766, %and_ln416_151" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2395 'and' 'and_ln786_197' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 16.9>
ST_33 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%xor_ln785_199 = xor i1 %tmp_767, %and_ln416_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2396 'xor' 'xor_ln785_199' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%or_ln785_98 = or i1 %tmp_766, %xor_ln785_199" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2397 'or' 'or_ln785_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2398 [1/1] (0.97ns)   --->   "%xor_ln785_200 = xor i1 %tmp_762, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2398 'xor' 'xor_ln785_200' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%and_ln785_98 = and i1 %or_ln785_98, %xor_ln785_200" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2399 'and' 'and_ln785_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_198)   --->   "%or_ln786_98 = or i1 %and_ln781_98, %and_ln786_197" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2400 'or' 'or_ln786_98' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_198)   --->   "%xor_ln786_104 = xor i1 %or_ln786_98, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2401 'xor' 'xor_ln786_104' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2402 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_198 = and i1 %tmp_762, %xor_ln786_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2402 'and' 'and_ln786_198' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%or_ln340_307 = or i1 %and_ln786_198, %and_ln785_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2403 'or' 'or_ln340_307' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%or_ln340_308 = or i1 %and_ln786_197, %xor_ln785_200" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2404 'or' 'or_ln340_308' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%or_ln340_309 = or i1 %or_ln340_308, %and_ln781_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2405 'or' 'or_ln340_309' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i22 %mul_ln1118_30 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2406 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2407 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_209 = select i1 %or_ln340_307, i14 8191, i14 %add_ln415_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2407 'select' 'select_ln340_209' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%select_ln388_103 = select i1 %and_ln786_198, i14 -8192, i14 %add_ln415_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2408 'select' 'select_ln388_103' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2409 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_210 = select i1 %or_ln340_309, i14 %select_ln340_209, i14 %select_ln388_103" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2409 'select' 'select_ln340_210' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2410 [1/1] (0.00ns)   --->   "%shl_ln728_96 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_210, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2410 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln728_98 = sext i22 %shl_ln728_96 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2411 'sext' 'sext_ln728_98' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2412 [1/1] (2.25ns)   --->   "%add_ln1192_131 = add i22 %shl_ln728_96, %mul_ln1118_30" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2412 'add' 'add_ln1192_131' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2413 [1/1] (2.25ns)   --->   "%add_ln1192_98 = add i23 %sext_ln1118_60, %sext_ln728_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2413 'add' 'add_ln1192_98' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_769 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_98, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2414 'bitselect' 'tmp_769' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2415 [1/1] (0.00ns)   --->   "%trunc_ln708_97 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_131, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2415 'partselect' 'trunc_ln708_97' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_770 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_131, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2416 'bitselect' 'tmp_770' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_771 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_131, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2417 'bitselect' 'tmp_771' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln415_99 = zext i1 %tmp_771 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2418 'zext' 'zext_ln415_99' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2419 [1/1] (1.81ns)   --->   "%add_ln415_99 = add i14 %zext_ln415_99, %trunc_ln708_97" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2419 'add' 'add_ln415_99' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2420 [1/1] (0.00ns)   --->   "%tmp_772 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_99, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2420 'bitselect' 'tmp_772' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_99)   --->   "%xor_ln416_163 = xor i1 %tmp_772, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2421 'xor' 'xor_ln416_163' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2422 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_99 = and i1 %tmp_770, %xor_ln416_163" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2422 'and' 'and_ln416_99' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_773 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_99, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2423 'bitselect' 'tmp_773' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_774 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_98, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2424 'bitselect' 'tmp_774' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_199)   --->   "%tmp_775 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_98, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2425 'bitselect' 'tmp_775' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_199)   --->   "%xor_ln779_99 = xor i1 %tmp_775, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2426 'xor' 'xor_ln779_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_199)   --->   "%xor_ln416_164 = xor i1 %tmp_770, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2427 'xor' 'xor_ln416_164' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_199)   --->   "%or_ln416_109 = or i1 %tmp_772, %xor_ln416_164" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2428 'or' 'or_ln416_109' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_199)   --->   "%or_ln416_56 = or i1 %or_ln416_109, %xor_ln779_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2429 'or' 'or_ln416_56' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_199)   --->   "%and_ln416_152 = and i1 %tmp_774, %or_ln416_56" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2430 'and' 'and_ln416_152' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2431 [1/1] (0.97ns)   --->   "%and_ln781_99 = and i1 %and_ln416_99, %tmp_774" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2431 'and' 'and_ln781_99' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%xor_ln785_201 = xor i1 %tmp_774, %and_ln416_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2432 'xor' 'xor_ln785_201' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%or_ln785_99 = or i1 %tmp_773, %xor_ln785_201" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2433 'or' 'or_ln785_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2434 [1/1] (0.97ns)   --->   "%xor_ln785_202 = xor i1 %tmp_769, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2434 'xor' 'xor_ln785_202' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%and_ln785_99 = and i1 %or_ln785_99, %xor_ln785_202" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2435 'and' 'and_ln785_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2436 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_199 = and i1 %tmp_773, %and_ln416_152" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2436 'and' 'and_ln786_199' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_200)   --->   "%or_ln786_99 = or i1 %and_ln781_99, %and_ln786_199" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2437 'or' 'or_ln786_99' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_200)   --->   "%xor_ln786_105 = xor i1 %or_ln786_99, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2438 'xor' 'xor_ln786_105' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2439 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_200 = and i1 %tmp_769, %xor_ln786_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2439 'and' 'and_ln786_200' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%or_ln340_310 = or i1 %and_ln786_200, %and_ln785_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2440 'or' 'or_ln340_310' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%or_ln340_311 = or i1 %and_ln786_199, %xor_ln785_202" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2441 'or' 'or_ln340_311' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%or_ln340_312 = or i1 %or_ln340_311, %and_ln781_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2442 'or' 'or_ln340_312' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i22 %mul_ln1118_31 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2443 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2444 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_211 = select i1 %or_ln340_310, i14 8191, i14 %add_ln415_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2444 'select' 'select_ln340_211' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%select_ln388_104 = select i1 %and_ln786_200, i14 -8192, i14 %add_ln415_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2445 'select' 'select_ln388_104' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2446 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_212 = select i1 %or_ln340_312, i14 %select_ln340_211, i14 %select_ln388_104" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2446 'select' 'select_ln340_212' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2447 [1/1] (0.00ns)   --->   "%shl_ln728_97 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_212, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2447 'bitconcatenate' 'shl_ln728_97' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln728_99 = sext i22 %shl_ln728_97 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2448 'sext' 'sext_ln728_99' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2449 [1/1] (2.25ns)   --->   "%add_ln1192_132 = add i22 %shl_ln728_97, %mul_ln1118_31" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2449 'add' 'add_ln1192_132' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2450 [1/1] (2.25ns)   --->   "%add_ln1192_99 = add i23 %sext_ln1118_62, %sext_ln728_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2450 'add' 'add_ln1192_99' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2451 [1/1] (0.00ns)   --->   "%tmp_776 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_99, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2451 'bitselect' 'tmp_776' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2452 [1/1] (0.00ns)   --->   "%trunc_ln708_98 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_132, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2452 'partselect' 'trunc_ln708_98' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2453 [1/1] (0.00ns)   --->   "%tmp_777 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_132, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2453 'bitselect' 'tmp_777' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_778 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_132, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2454 'bitselect' 'tmp_778' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2455 [1/1] (0.00ns)   --->   "%zext_ln415_100 = zext i1 %tmp_778 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2455 'zext' 'zext_ln415_100' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2456 [1/1] (1.81ns)   --->   "%add_ln415_100 = add i14 %zext_ln415_100, %trunc_ln708_98" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2456 'add' 'add_ln415_100' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2457 [1/1] (0.00ns)   --->   "%tmp_779 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_100, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2457 'bitselect' 'tmp_779' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_100)   --->   "%xor_ln416_165 = xor i1 %tmp_779, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2458 'xor' 'xor_ln416_165' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2459 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_100 = and i1 %tmp_777, %xor_ln416_165" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2459 'and' 'and_ln416_100' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2460 [1/1] (0.00ns)   --->   "%tmp_780 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_100, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2460 'bitselect' 'tmp_780' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_781 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_99, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2461 'bitselect' 'tmp_781' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%tmp_782 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_99, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2462 'bitselect' 'tmp_782' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%xor_ln779_100 = xor i1 %tmp_782, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2463 'xor' 'xor_ln779_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%xor_ln416_166 = xor i1 %tmp_777, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2464 'xor' 'xor_ln416_166' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%or_ln416_110 = or i1 %tmp_779, %xor_ln416_166" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2465 'or' 'or_ln416_110' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%or_ln416_57 = or i1 %or_ln416_110, %xor_ln779_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2466 'or' 'or_ln416_57' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%and_ln416_153 = and i1 %tmp_781, %or_ln416_57" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2467 'and' 'and_ln416_153' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2468 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_201 = and i1 %tmp_780, %and_ln416_153" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2468 'and' 'and_ln786_201' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.91>
ST_34 : Operation 2469 [1/1] (0.97ns)   --->   "%and_ln781_100 = and i1 %and_ln416_100, %tmp_781" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2469 'and' 'and_ln781_100' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%xor_ln785_203 = xor i1 %tmp_781, %and_ln416_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2470 'xor' 'xor_ln785_203' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%or_ln785_100 = or i1 %tmp_780, %xor_ln785_203" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2471 'or' 'or_ln785_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2472 [1/1] (0.97ns)   --->   "%xor_ln785_204 = xor i1 %tmp_776, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2472 'xor' 'xor_ln785_204' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%and_ln785_100 = and i1 %or_ln785_100, %xor_ln785_204" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2473 'and' 'and_ln785_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_202)   --->   "%or_ln786_100 = or i1 %and_ln781_100, %and_ln786_201" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2474 'or' 'or_ln786_100' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_202)   --->   "%xor_ln786_106 = xor i1 %or_ln786_100, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2475 'xor' 'xor_ln786_106' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2476 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_202 = and i1 %tmp_776, %xor_ln786_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2476 'and' 'and_ln786_202' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%or_ln340_313 = or i1 %and_ln786_202, %and_ln785_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2477 'or' 'or_ln340_313' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%or_ln340_314 = or i1 %and_ln786_201, %xor_ln785_204" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2478 'or' 'or_ln340_314' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%or_ln340_315 = or i1 %or_ln340_314, %and_ln781_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2479 'or' 'or_ln340_315' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2480 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_213 = select i1 %or_ln340_313, i14 8191, i14 %add_ln415_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2480 'select' 'select_ln340_213' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%select_ln388_105 = select i1 %and_ln786_202, i14 -8192, i14 %add_ln415_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2481 'select' 'select_ln388_105' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2482 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_214 = select i1 %or_ln340_315, i14 %select_ln340_213, i14 %select_ln388_105" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2482 'select' 'select_ln340_214' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 18.1>
ST_37 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln1192_140 = sext i9 %conv_2_weights_V_2_2_15 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2483 'sext' 'sext_ln1192_140' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln1192_141 = sext i14 %input_4_V_load_8 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2484 'sext' 'sext_ln1192_141' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2485 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1192_69 = mul i23 %sext_ln1192_141, %sext_ln1192_140" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2485 'mul' 'mul_ln1192_69' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2486 [1/1] (0.00ns)   --->   "%shl_ln728_98 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_214, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2486 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln728_100 = sext i22 %shl_ln728_98 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2487 'sext' 'sext_ln728_100' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2488 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_100 = add i23 %mul_ln1192_69, %sext_ln728_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2488 'add' 'add_ln1192_100' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_783 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_100, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2489 'bitselect' 'tmp_783' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2490 [1/1] (0.00ns)   --->   "%trunc_ln708_99 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_100, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2490 'partselect' 'trunc_ln708_99' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2491 [1/1] (0.00ns)   --->   "%tmp_784 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_100, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2491 'bitselect' 'tmp_784' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_785 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_100, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2492 'bitselect' 'tmp_785' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln415_101 = zext i1 %tmp_785 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2493 'zext' 'zext_ln415_101' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2494 [1/1] (1.81ns)   --->   "%add_ln415_101 = add i14 %zext_ln415_101, %trunc_ln708_99" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2494 'add' 'add_ln415_101' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_786 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_101, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2495 'bitselect' 'tmp_786' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_101)   --->   "%xor_ln416_167 = xor i1 %tmp_786, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2496 'xor' 'xor_ln416_167' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2497 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_101 = and i1 %tmp_784, %xor_ln416_167" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2497 'and' 'and_ln416_101' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_101, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2498 'bitselect' 'tmp_787' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_100, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2499 'bitselect' 'tmp_788' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_203)   --->   "%tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_100, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2500 'bitselect' 'tmp_789' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_203)   --->   "%xor_ln779_101 = xor i1 %tmp_789, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2501 'xor' 'xor_ln779_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_203)   --->   "%xor_ln416_168 = xor i1 %tmp_784, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2502 'xor' 'xor_ln416_168' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_203)   --->   "%or_ln416_111 = or i1 %tmp_786, %xor_ln416_168" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2503 'or' 'or_ln416_111' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_203)   --->   "%or_ln416_58 = or i1 %or_ln416_111, %xor_ln779_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2504 'or' 'or_ln416_58' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_203)   --->   "%and_ln416_154 = and i1 %tmp_788, %or_ln416_58" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2505 'and' 'and_ln416_154' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2506 [1/1] (0.97ns)   --->   "%and_ln781_101 = and i1 %and_ln416_101, %tmp_788" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2506 'and' 'and_ln781_101' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%xor_ln785_205 = xor i1 %tmp_788, %and_ln416_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2507 'xor' 'xor_ln785_205' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%or_ln785_101 = or i1 %tmp_787, %xor_ln785_205" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2508 'or' 'or_ln785_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2509 [1/1] (0.97ns)   --->   "%xor_ln785_206 = xor i1 %tmp_783, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2509 'xor' 'xor_ln785_206' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%and_ln785_101 = and i1 %or_ln785_101, %xor_ln785_206" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2510 'and' 'and_ln785_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2511 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_203 = and i1 %tmp_787, %and_ln416_154" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2511 'and' 'and_ln786_203' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_204)   --->   "%or_ln786_101 = or i1 %and_ln781_101, %and_ln786_203" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2512 'or' 'or_ln786_101' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_204)   --->   "%xor_ln786_107 = xor i1 %or_ln786_101, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2513 'xor' 'xor_ln786_107' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2514 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_204 = and i1 %tmp_783, %xor_ln786_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2514 'and' 'and_ln786_204' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%or_ln340_316 = or i1 %and_ln786_204, %and_ln785_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2515 'or' 'or_ln340_316' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%or_ln340_317 = or i1 %and_ln786_203, %xor_ln785_206" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2516 'or' 'or_ln340_317' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%or_ln340_318 = or i1 %or_ln340_317, %and_ln781_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2517 'or' 'or_ln340_318' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i22 %mul_ln1118_32 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2518 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2519 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_215 = select i1 %or_ln340_316, i14 8191, i14 %add_ln415_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2519 'select' 'select_ln340_215' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%select_ln388_106 = select i1 %and_ln786_204, i14 -8192, i14 %add_ln415_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2520 'select' 'select_ln388_106' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2521 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_216 = select i1 %or_ln340_318, i14 %select_ln340_215, i14 %select_ln388_106" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2521 'select' 'select_ln340_216' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2522 [1/1] (0.00ns)   --->   "%shl_ln728_99 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_216, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2522 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln728_101 = sext i22 %shl_ln728_99 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2523 'sext' 'sext_ln728_101' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2524 [1/1] (2.25ns)   --->   "%add_ln1192_133 = add i22 %shl_ln728_99, %mul_ln1118_32" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2524 'add' 'add_ln1192_133' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2525 [1/1] (2.25ns)   --->   "%add_ln1192_101 = add i23 %sext_ln1118_64, %sext_ln728_101" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2525 'add' 'add_ln1192_101' <Predicate = (!icmp_ln8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2526 [1/1] (0.00ns)   --->   "%tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_101, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2526 'bitselect' 'tmp_790' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2527 [1/1] (0.00ns)   --->   "%trunc_ln708_100 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_133, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2527 'partselect' 'trunc_ln708_100' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_133, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2528 'bitselect' 'tmp_791' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_133, i32 7)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2529 'bitselect' 'tmp_792' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln415_102 = zext i1 %tmp_792 to i14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2530 'zext' 'zext_ln415_102' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2531 [1/1] (1.81ns)   --->   "%add_ln415_102 = add i14 %zext_ln415_102, %trunc_ln708_100" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2531 'add' 'add_ln415_102' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2532 [1/1] (0.00ns)   --->   "%tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_102, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2532 'bitselect' 'tmp_793' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_102)   --->   "%xor_ln416_169 = xor i1 %tmp_793, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2533 'xor' 'xor_ln416_169' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2534 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_102 = and i1 %tmp_791, %xor_ln416_169" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2534 'and' 'and_ln416_102' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2535 [1/1] (0.00ns)   --->   "%tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_102, i32 13)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2535 'bitselect' 'tmp_794' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2536 [1/1] (0.00ns)   --->   "%tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_101, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2536 'bitselect' 'tmp_795' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_205)   --->   "%tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_101, i32 22)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2537 'bitselect' 'tmp_796' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_205)   --->   "%xor_ln779_102 = xor i1 %tmp_796, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2538 'xor' 'xor_ln779_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_205)   --->   "%xor_ln416_170 = xor i1 %tmp_791, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2539 'xor' 'xor_ln416_170' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_205)   --->   "%or_ln416_112 = or i1 %tmp_793, %xor_ln416_170" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2540 'or' 'or_ln416_112' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_205)   --->   "%or_ln416_59 = or i1 %or_ln416_112, %xor_ln779_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2541 'or' 'or_ln416_59' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_205)   --->   "%and_ln416_155 = and i1 %tmp_795, %or_ln416_59" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2542 'and' 'and_ln416_155' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2543 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_205 = and i1 %tmp_794, %and_ln416_155" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2543 'and' 'and_ln786_205' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 9.88>
ST_38 : Operation 2544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 2544 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2545 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 2545 'speclooptripcount' 'empty_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 2546 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3983) nounwind" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 2547 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4984) nounwind" [cnn_ap_type/conv_2.cpp:16]   --->   Operation 2548 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2549 [1/1] (0.97ns)   --->   "%and_ln781_102 = and i1 %and_ln416_102, %tmp_795" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2549 'and' 'and_ln781_102' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%xor_ln785_207 = xor i1 %tmp_795, %and_ln416_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2550 'xor' 'xor_ln785_207' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%or_ln785_102 = or i1 %tmp_794, %xor_ln785_207" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2551 'or' 'or_ln785_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2552 [1/1] (0.97ns)   --->   "%xor_ln785_208 = xor i1 %tmp_790, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2552 'xor' 'xor_ln785_208' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%and_ln785_102 = and i1 %or_ln785_102, %xor_ln785_208" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2553 'and' 'and_ln785_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_206)   --->   "%or_ln786_102 = or i1 %and_ln781_102, %and_ln786_205" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2554 'or' 'or_ln786_102' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_206)   --->   "%xor_ln786_108 = xor i1 %or_ln786_102, true" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2555 'xor' 'xor_ln786_108' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2556 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_206 = and i1 %tmp_790, %xor_ln786_108" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2556 'and' 'and_ln786_206' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%or_ln340_319 = or i1 %and_ln786_206, %and_ln785_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2557 'or' 'or_ln340_319' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%or_ln340_320 = or i1 %and_ln786_205, %xor_ln785_208" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2558 'or' 'or_ln340_320' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%or_ln340_321 = or i1 %or_ln340_320, %and_ln781_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2559 'or' 'or_ln340_321' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2560 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_107 = select i1 %or_ln340_319, i14 8191, i14 %add_ln415_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2560 'select' 'select_ln340_107' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%select_ln388_107 = select i1 %and_ln786_206, i14 -8192, i14 %add_ln415_102" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2561 'select' 'select_ln388_107' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2562 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_162 = select i1 %or_ln340_321, i14 %select_ln340_107, i14 %select_ln388_107" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 2562 'select' 'select_ln340_162' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2563 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %select_ln340_162 to i15" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2563 'sext' 'lhs_V' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_s to i14" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2564 'sext' 'sext_ln1265' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2565 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %p_Val2_s to i15" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2565 'sext' 'rhs_V' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2566 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2566 'add' 'ret_V' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2567 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2567 'bitselect' 'p_Result_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2568 [1/1] (1.81ns)   --->   "%w_sum_V = add i14 %select_ln340_162, %sext_ln1265" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2568 'add' 'w_sum_V' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2569 [1/1] (0.00ns)   --->   "%p_Result_40 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %w_sum_V, i32 13)" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2569 'bitselect' 'p_Result_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_108)   --->   "%xor_ln786 = xor i1 %p_Result_40, true" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2570 'xor' 'xor_ln786' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_108)   --->   "%underflow = and i1 %p_Result_39, %xor_ln786" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2571 'and' 'underflow' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%xor_ln340 = xor i1 %p_Result_39, %p_Result_40" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2572 'xor' 'xor_ln340' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%xor_ln340_8 = xor i1 %p_Result_39, true" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2573 'xor' 'xor_ln340_8' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%or_ln340 = or i1 %p_Result_40, %xor_ln340_8" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2574 'or' 'or_ln340' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%select_ln340_108 = select i1 %xor_ln340, i14 8191, i14 %w_sum_V" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2575 'select' 'select_ln340_108' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2576 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_108 = select i1 %underflow, i14 -8192, i14 %w_sum_V" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2576 'select' 'select_ln388_108' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2577 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_36 = select i1 %or_ln340, i14 %select_ln340_108, i14 %select_ln388_108" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 2577 'select' 'p_Val2_36' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2578 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %p_Val2_36, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2578 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2579 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2579 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 2580 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %p_Val2_36" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2580 'sub' 'tmp_V' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 17.0>
ST_39 : Operation 2581 [1/1] (0.00ns)   --->   "%p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_36, i32 13)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2581 'bitselect' 'p_Result_36' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2582 [1/1] (0.70ns)   --->   "%tmp_V_4 = select i1 %p_Result_36, i14 %tmp_V, i14 %p_Val2_36" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2582 'select' 'tmp_V_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2583 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_4, i32 13, i32 0) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2583 'partselect' 'p_Result_s' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2584 [1/1] (0.00ns)   --->   "%p_Result_37 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2584 'bitconcatenate' 'p_Result_37' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2585 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_37, i1 true) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2585 'cttz' 'l' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 2586 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2586 'sub' 'sub_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2587 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2587 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2588 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2588 'add' 'lsb_index' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2589 [1/1] (0.00ns)   --->   "%tmp_800 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2589 'partselect' 'tmp_800' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2590 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_800, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2590 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2591 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2592 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2592 'sub' 'sub_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2593 'zext' 'zext_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2594 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_33 = and i14 %tmp_V_4, %lshr_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2595 'and' 'p_Result_33' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2596 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_33, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2596 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2597 'and' 'a' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2598 'bitselect' 'tmp_801' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_801, true" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2599 'xor' 'xor_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2600 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2600 'add' 'add_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_4, i14 %add_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2601 'bitselect' 'p_Result_34' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_34, %xor_ln899" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2602 'and' 'and_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2603 'or' 'or_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2604 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2604 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97>
ST_39 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_4 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2605 'zext' 'm' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_4 to i32" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2606 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2607 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2607 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2608 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2608 'add' 'add_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2609 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2610 'zext' 'zext_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2611 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2611 'sub' 'sub_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2612 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2613 'shl' 'shl_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2614 'select' 'm_1' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2615 'zext' 'zext_ln911' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2616 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2616 'add' 'm_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2617 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2617 'partselect' 'm_5' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2618 [1/1] (0.00ns)   --->   "%tmp_802 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2618 'bitselect' 'tmp_802' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2619 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2619 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_39 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2620 'partselect' 'trunc_ln' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 9.90>
ST_40 : Operation 2621 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2621 'zext' 'm_6' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_40 : Operation 2622 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_802, i11 1023, i11 1022" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2622 'select' 'select_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2623 'sub' 'sub_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2624 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2624 'add' 'add_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2625 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_36, i11 %add_ln915)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2625 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_40 : Operation 2626 [1/1] (0.00ns)   --->   "%p_Result_38 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_1, i32 52, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2626 'partset' 'p_Result_38' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_40 : Operation 2627 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_38 to double" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2627 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_40 : Operation 2628 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2628 'icmp' 'icmp_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2629 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2629 'icmp' 'icmp_ln924_1' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2630 [2/2] (5.46ns)   --->   "%tmp_68 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2630 'dcmp' 'tmp_68' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 11.4>
ST_41 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2631 'or' 'or_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2632 [1/2] (5.46ns)   --->   "%tmp_68 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2632 'dcmp' 'tmp_68' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2633 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_68" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2633 'and' 'and_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2634 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 2634 'br' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.76>
ST_41 : Operation 2635 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 2635 'br' <Predicate = (!icmp_ln8 & !and_ln924) | (!icmp_ln8 & icmp_ln885)> <Delay = 1.76>
ST_41 : Operation 2636 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %p_Val2_36, %_ifconv ]"   --->   Operation 2636 'phi' 'storemerge' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_41 : Operation 2637 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 2637 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_41 : Operation 2638 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3983, i32 %tmp_8)" [cnn_ap_type/conv_2.cpp:38]   --->   Operation 2638 'specregionend' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_41 : Operation 2639 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 2639 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 42 <SV = 2> <Delay = 0.00>
ST_42 : Operation 2640 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/conv_2.cpp:41]   --->   Operation 2640 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten75', cnn_ap_type/conv_2.cpp:8) with incoming values : ('add_ln8', cnn_ap_type/conv_2.cpp:8) [65]  (1.77 ns)

 <State 2>: 11.4ns
The critical path consists of the following:
	'phi' operation ('r_0', cnn_ap_type/conv_2.cpp:37) with incoming values : ('select_ln37_1', cnn_ap_type/conv_2.cpp:37) [66]  (0 ns)
	'add' operation ('r', cnn_ap_type/conv_2.cpp:26) [70]  (1.74 ns)
	'select' operation ('select_ln37_1', cnn_ap_type/conv_2.cpp:37) [81]  (1.02 ns)
	'mul' operation ('mul_ln1117', cnn_ap_type/conv_2.cpp:26) [83]  (3.49 ns)
	'add' operation ('add_ln1117', cnn_ap_type/conv_2.cpp:26) [105]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr', cnn_ap_type/conv_2.cpp:26) [107]  (0 ns)
	'load' operation ('input_0_V_load', cnn_ap_type/conv_2.cpp:26) on array 'input_0_V' [196]  (3.25 ns)

 <State 3>: 16.3ns
The critical path consists of the following:
	'load' operation ('conv_2_weights_V_0_0_7', cnn_ap_type/conv_2.cpp:26) on array 'conv_2_weights_V_0_0' [194]  (3.25 ns)
	'mul' operation of DSP[198] ('mul_ln1118', cnn_ap_type/conv_2.cpp:26) [198]  (6.38 ns)
	'add' operation ('add_ln415', cnn_ap_type/conv_2.cpp:26) [204]  (1.81 ns)
	'xor' operation ('xor_ln416_65', cnn_ap_type/conv_2.cpp:26) [206]  (0 ns)
	'and' operation ('and_ln416', cnn_ap_type/conv_2.cpp:26) [207]  (0.978 ns)
	'and' operation ('and_ln781', cnn_ap_type/conv_2.cpp:26) [216]  (0.978 ns)
	'or' operation ('or_ln786', cnn_ap_type/conv_2.cpp:26) [222]  (0 ns)
	'xor' operation ('xor_ln786_55', cnn_ap_type/conv_2.cpp:26) [223]  (0 ns)
	'and' operation ('and_ln786_100', cnn_ap_type/conv_2.cpp:26) [224]  (0.978 ns)
	'or' operation ('or_ln340_160', cnn_ap_type/conv_2.cpp:26) [225]  (0 ns)
	'select' operation ('select_ln340', cnn_ap_type/conv_2.cpp:26) [234]  (0.978 ns)
	'select' operation ('select_ln340_111', cnn_ap_type/conv_2.cpp:26) [236]  (0.978 ns)

 <State 4>: 20.1ns
The critical path consists of the following:
	'mul' operation of DSP[239] ('mul_ln1192', cnn_ap_type/conv_2.cpp:26) [233]  (3.36 ns)
	'add' operation of DSP[239] ('add_ln1192', cnn_ap_type/conv_2.cpp:26) [239]  (3.02 ns)
	'add' operation ('add_ln415_50', cnn_ap_type/conv_2.cpp:26) [245]  (1.81 ns)
	'xor' operation ('xor_ln416', cnn_ap_type/conv_2.cpp:26) [247]  (0 ns)
	'and' operation ('and_ln416_50', cnn_ap_type/conv_2.cpp:26) [248]  (0.978 ns)
	'and' operation ('and_ln781_50', cnn_ap_type/conv_2.cpp:26) [257]  (0.978 ns)
	'or' operation ('or_ln786_50', cnn_ap_type/conv_2.cpp:26) [263]  (0 ns)
	'xor' operation ('xor_ln786_56', cnn_ap_type/conv_2.cpp:26) [264]  (0 ns)
	'and' operation ('and_ln786_102', cnn_ap_type/conv_2.cpp:26) [265]  (0.978 ns)
	'or' operation ('or_ln340_163', cnn_ap_type/conv_2.cpp:26) [266]  (0 ns)
	'select' operation ('select_ln340_112', cnn_ap_type/conv_2.cpp:26) [276]  (0.978 ns)
	'select' operation ('select_ln340_113', cnn_ap_type/conv_2.cpp:26) [278]  (0.978 ns)
	'add' operation ('add_ln1192_103', cnn_ap_type/conv_2.cpp:26) [281]  (2.26 ns)
	'add' operation ('add_ln415_51', cnn_ap_type/conv_2.cpp:26) [288]  (1.81 ns)
	'xor' operation ('xor_ln416_68', cnn_ap_type/conv_2.cpp:26) [290]  (0 ns)
	'and' operation ('and_ln416_51', cnn_ap_type/conv_2.cpp:26) [291]  (0.978 ns)
	'and' operation ('and_ln781_51', cnn_ap_type/conv_2.cpp:26) [300]  (0.978 ns)
	'or' operation ('or_ln786_51', cnn_ap_type/conv_2.cpp:26) [306]  (0 ns)
	'xor' operation ('xor_ln786_57', cnn_ap_type/conv_2.cpp:26) [307]  (0 ns)
	'and' operation ('and_ln786_104', cnn_ap_type/conv_2.cpp:26) [308]  (0.978 ns)

 <State 5>: 16.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln785_105', cnn_ap_type/conv_2.cpp:26) [301]  (0 ns)
	'or' operation ('or_ln785_51', cnn_ap_type/conv_2.cpp:26) [302]  (0 ns)
	'and' operation ('and_ln785_51', cnn_ap_type/conv_2.cpp:26) [304]  (0 ns)
	'or' operation ('or_ln340_166', cnn_ap_type/conv_2.cpp:26) [309]  (0 ns)
	'select' operation ('select_ln340_114', cnn_ap_type/conv_2.cpp:26) [319]  (0.978 ns)
	'select' operation ('select_ln340_115', cnn_ap_type/conv_2.cpp:26) [321]  (0.978 ns)
	'add' operation ('add_ln1192_104', cnn_ap_type/conv_2.cpp:26) [324]  (2.26 ns)
	'add' operation ('add_ln415_52', cnn_ap_type/conv_2.cpp:26) [331]  (1.81 ns)
	'xor' operation ('xor_ln416_70', cnn_ap_type/conv_2.cpp:26) [333]  (0 ns)
	'and' operation ('and_ln416_52', cnn_ap_type/conv_2.cpp:26) [334]  (0.978 ns)
	'and' operation ('and_ln781_52', cnn_ap_type/conv_2.cpp:26) [343]  (0.978 ns)
	'or' operation ('or_ln786_52', cnn_ap_type/conv_2.cpp:26) [349]  (0 ns)
	'xor' operation ('xor_ln786_58', cnn_ap_type/conv_2.cpp:26) [350]  (0 ns)
	'and' operation ('and_ln786_106', cnn_ap_type/conv_2.cpp:26) [351]  (0.978 ns)
	'or' operation ('or_ln340_169', cnn_ap_type/conv_2.cpp:26) [352]  (0 ns)
	'select' operation ('select_ln340_116', cnn_ap_type/conv_2.cpp:26) [361]  (0.978 ns)
	'select' operation ('select_ln340_117', cnn_ap_type/conv_2.cpp:26) [363]  (0.978 ns)
	'add' operation of DSP[366] ('add_ln1192_52', cnn_ap_type/conv_2.cpp:26) [366]  (3.02 ns)
	'add' operation ('add_ln415_53', cnn_ap_type/conv_2.cpp:26) [372]  (1.81 ns)
	'xor' operation ('xor_ln416_72', cnn_ap_type/conv_2.cpp:26) [374]  (0 ns)
	'and' operation ('and_ln416_53', cnn_ap_type/conv_2.cpp:26) [375]  (0.978 ns)

 <State 6>: 15.1ns
The critical path consists of the following:
	'and' operation ('and_ln781_53', cnn_ap_type/conv_2.cpp:26) [384]  (0.978 ns)
	'or' operation ('or_ln786_53', cnn_ap_type/conv_2.cpp:26) [390]  (0 ns)
	'xor' operation ('xor_ln786_59', cnn_ap_type/conv_2.cpp:26) [391]  (0 ns)
	'and' operation ('and_ln786_108', cnn_ap_type/conv_2.cpp:26) [392]  (0.978 ns)
	'or' operation ('or_ln340_172', cnn_ap_type/conv_2.cpp:26) [393]  (0 ns)
	'select' operation ('select_ln340_118', cnn_ap_type/conv_2.cpp:26) [403]  (0.978 ns)
	'select' operation ('select_ln340_119', cnn_ap_type/conv_2.cpp:26) [405]  (0.978 ns)
	'add' operation ('add_ln1192_105', cnn_ap_type/conv_2.cpp:26) [408]  (2.26 ns)
	'add' operation ('add_ln415_54', cnn_ap_type/conv_2.cpp:26) [415]  (1.81 ns)
	'xor' operation ('xor_ln416_74', cnn_ap_type/conv_2.cpp:26) [417]  (0 ns)
	'and' operation ('and_ln416_54', cnn_ap_type/conv_2.cpp:26) [418]  (0.978 ns)
	'and' operation ('and_ln781_54', cnn_ap_type/conv_2.cpp:26) [427]  (0.978 ns)
	'or' operation ('or_ln786_54', cnn_ap_type/conv_2.cpp:26) [433]  (0 ns)
	'xor' operation ('xor_ln786_60', cnn_ap_type/conv_2.cpp:26) [434]  (0 ns)
	'and' operation ('and_ln786_110', cnn_ap_type/conv_2.cpp:26) [435]  (0.978 ns)
	'or' operation ('or_ln340_175', cnn_ap_type/conv_2.cpp:26) [436]  (0 ns)
	'select' operation ('select_ln340_120', cnn_ap_type/conv_2.cpp:26) [446]  (0.978 ns)
	'select' operation ('select_ln340_121', cnn_ap_type/conv_2.cpp:26) [448]  (0.978 ns)
	'add' operation ('add_ln1192_106', cnn_ap_type/conv_2.cpp:26) [451]  (2.26 ns)

 <State 7>: 16.4ns
The critical path consists of the following:
	'add' operation ('add_ln415_55', cnn_ap_type/conv_2.cpp:26) [458]  (1.81 ns)
	'xor' operation ('xor_ln416_76', cnn_ap_type/conv_2.cpp:26) [460]  (0 ns)
	'and' operation ('and_ln416_55', cnn_ap_type/conv_2.cpp:26) [461]  (0.978 ns)
	'and' operation ('and_ln781_55', cnn_ap_type/conv_2.cpp:26) [470]  (0.978 ns)
	'or' operation ('or_ln786_55', cnn_ap_type/conv_2.cpp:26) [476]  (0 ns)
	'xor' operation ('xor_ln786_61', cnn_ap_type/conv_2.cpp:26) [477]  (0 ns)
	'and' operation ('and_ln786_112', cnn_ap_type/conv_2.cpp:26) [478]  (0.978 ns)
	'or' operation ('or_ln340_178', cnn_ap_type/conv_2.cpp:26) [479]  (0 ns)
	'select' operation ('select_ln340_122', cnn_ap_type/conv_2.cpp:26) [488]  (0.978 ns)
	'select' operation ('select_ln340_123', cnn_ap_type/conv_2.cpp:26) [490]  (0.978 ns)
	'add' operation of DSP[493] ('add_ln1192_55', cnn_ap_type/conv_2.cpp:26) [493]  (3.02 ns)
	'add' operation ('add_ln415_56', cnn_ap_type/conv_2.cpp:26) [499]  (1.81 ns)
	'xor' operation ('xor_ln416_78', cnn_ap_type/conv_2.cpp:26) [501]  (0 ns)
	'and' operation ('and_ln416_56', cnn_ap_type/conv_2.cpp:26) [502]  (0.978 ns)
	'and' operation ('and_ln781_56', cnn_ap_type/conv_2.cpp:26) [511]  (0.978 ns)
	'or' operation ('or_ln786_56', cnn_ap_type/conv_2.cpp:26) [517]  (0 ns)
	'xor' operation ('xor_ln786_62', cnn_ap_type/conv_2.cpp:26) [518]  (0 ns)
	'and' operation ('and_ln786_114', cnn_ap_type/conv_2.cpp:26) [519]  (0.978 ns)
	'or' operation ('or_ln340_181', cnn_ap_type/conv_2.cpp:26) [520]  (0 ns)
	'select' operation ('select_ln340_124', cnn_ap_type/conv_2.cpp:26) [530]  (0.978 ns)
	'select' operation ('select_ln340_125', cnn_ap_type/conv_2.cpp:26) [532]  (0.978 ns)

 <State 8>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln1192_107', cnn_ap_type/conv_2.cpp:26) [535]  (2.26 ns)
	'add' operation ('add_ln415_57', cnn_ap_type/conv_2.cpp:26) [542]  (1.81 ns)
	'xor' operation ('xor_ln416_80', cnn_ap_type/conv_2.cpp:26) [544]  (0 ns)
	'and' operation ('and_ln416_57', cnn_ap_type/conv_2.cpp:26) [545]  (0.978 ns)
	'and' operation ('and_ln781_57', cnn_ap_type/conv_2.cpp:26) [554]  (0.978 ns)
	'or' operation ('or_ln786_57', cnn_ap_type/conv_2.cpp:26) [560]  (0 ns)
	'xor' operation ('xor_ln786_63', cnn_ap_type/conv_2.cpp:26) [561]  (0 ns)
	'and' operation ('and_ln786_116', cnn_ap_type/conv_2.cpp:26) [562]  (0.978 ns)
	'or' operation ('or_ln340_184', cnn_ap_type/conv_2.cpp:26) [563]  (0 ns)
	'select' operation ('select_ln340_126', cnn_ap_type/conv_2.cpp:26) [573]  (0.978 ns)
	'select' operation ('select_ln340_127', cnn_ap_type/conv_2.cpp:26) [575]  (0.978 ns)
	'add' operation ('add_ln1192_108', cnn_ap_type/conv_2.cpp:26) [578]  (2.26 ns)
	'add' operation ('add_ln415_58', cnn_ap_type/conv_2.cpp:26) [585]  (1.81 ns)
	'xor' operation ('xor_ln416_82', cnn_ap_type/conv_2.cpp:26) [587]  (0 ns)
	'and' operation ('and_ln416_58', cnn_ap_type/conv_2.cpp:26) [588]  (0.978 ns)
	'and' operation ('and_ln781_58', cnn_ap_type/conv_2.cpp:26) [597]  (0.978 ns)
	'or' operation ('or_ln786_58', cnn_ap_type/conv_2.cpp:26) [603]  (0 ns)
	'xor' operation ('xor_ln786_64', cnn_ap_type/conv_2.cpp:26) [604]  (0 ns)
	'and' operation ('and_ln786_118', cnn_ap_type/conv_2.cpp:26) [605]  (0.978 ns)
	'or' operation ('or_ln340_187', cnn_ap_type/conv_2.cpp:26) [606]  (0 ns)
	'select' operation ('select_ln340_128', cnn_ap_type/conv_2.cpp:26) [615]  (0.978 ns)

 <State 9>: 19.1ns
The critical path consists of the following:
	'mul' operation of DSP[620] ('mul_ln1192_52', cnn_ap_type/conv_2.cpp:26) [614]  (3.36 ns)
	'add' operation of DSP[620] ('add_ln1192_58', cnn_ap_type/conv_2.cpp:26) [620]  (3.02 ns)
	'add' operation ('add_ln415_59', cnn_ap_type/conv_2.cpp:26) [626]  (1.81 ns)
	'xor' operation ('xor_ln416_84', cnn_ap_type/conv_2.cpp:26) [628]  (0 ns)
	'and' operation ('and_ln416_59', cnn_ap_type/conv_2.cpp:26) [629]  (0.978 ns)
	'and' operation ('and_ln781_59', cnn_ap_type/conv_2.cpp:26) [638]  (0.978 ns)
	'or' operation ('or_ln786_59', cnn_ap_type/conv_2.cpp:26) [644]  (0 ns)
	'xor' operation ('xor_ln786_65', cnn_ap_type/conv_2.cpp:26) [645]  (0 ns)
	'and' operation ('and_ln786_120', cnn_ap_type/conv_2.cpp:26) [646]  (0.978 ns)
	'or' operation ('or_ln340_190', cnn_ap_type/conv_2.cpp:26) [647]  (0 ns)
	'select' operation ('select_ln340_130', cnn_ap_type/conv_2.cpp:26) [657]  (0.978 ns)
	'select' operation ('select_ln340_131', cnn_ap_type/conv_2.cpp:26) [659]  (0.978 ns)
	'add' operation ('add_ln1192_109', cnn_ap_type/conv_2.cpp:26) [662]  (2.26 ns)
	'add' operation ('add_ln415_60', cnn_ap_type/conv_2.cpp:26) [669]  (1.81 ns)
	'xor' operation ('xor_ln416_86', cnn_ap_type/conv_2.cpp:26) [671]  (0 ns)
	'and' operation ('and_ln416_60', cnn_ap_type/conv_2.cpp:26) [672]  (0.978 ns)
	'and' operation ('and_ln781_60', cnn_ap_type/conv_2.cpp:26) [681]  (0.978 ns)

 <State 10>: 16.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln785_124', cnn_ap_type/conv_2.cpp:26) [684]  (0.978 ns)
	'and' operation ('and_ln785_60', cnn_ap_type/conv_2.cpp:26) [685]  (0 ns)
	'or' operation ('or_ln340_193', cnn_ap_type/conv_2.cpp:26) [690]  (0 ns)
	'select' operation ('select_ln340_132', cnn_ap_type/conv_2.cpp:26) [700]  (0.978 ns)
	'select' operation ('select_ln340_133', cnn_ap_type/conv_2.cpp:26) [702]  (0.978 ns)
	'add' operation ('add_ln1192_110', cnn_ap_type/conv_2.cpp:26) [705]  (2.26 ns)
	'add' operation ('add_ln415_61', cnn_ap_type/conv_2.cpp:26) [712]  (1.81 ns)
	'xor' operation ('xor_ln416_88', cnn_ap_type/conv_2.cpp:26) [714]  (0 ns)
	'and' operation ('and_ln416_61', cnn_ap_type/conv_2.cpp:26) [715]  (0.978 ns)
	'and' operation ('and_ln781_61', cnn_ap_type/conv_2.cpp:26) [724]  (0.978 ns)
	'or' operation ('or_ln786_61', cnn_ap_type/conv_2.cpp:26) [730]  (0 ns)
	'xor' operation ('xor_ln786_67', cnn_ap_type/conv_2.cpp:26) [731]  (0 ns)
	'and' operation ('and_ln786_124', cnn_ap_type/conv_2.cpp:26) [732]  (0.978 ns)
	'or' operation ('or_ln340_196', cnn_ap_type/conv_2.cpp:26) [733]  (0 ns)
	'select' operation ('select_ln340_134', cnn_ap_type/conv_2.cpp:26) [742]  (0.978 ns)
	'select' operation ('select_ln340_135', cnn_ap_type/conv_2.cpp:26) [744]  (0.978 ns)
	'add' operation of DSP[747] ('add_ln1192_61', cnn_ap_type/conv_2.cpp:26) [747]  (3.02 ns)
	'add' operation ('add_ln415_62', cnn_ap_type/conv_2.cpp:26) [753]  (1.81 ns)

 <State 11>: 16.1ns
The critical path consists of the following:
	'xor' operation ('xor_ln416_90', cnn_ap_type/conv_2.cpp:26) [755]  (0 ns)
	'and' operation ('and_ln416_62', cnn_ap_type/conv_2.cpp:26) [756]  (0.978 ns)
	'and' operation ('and_ln781_62', cnn_ap_type/conv_2.cpp:26) [765]  (0.978 ns)
	'or' operation ('or_ln786_62', cnn_ap_type/conv_2.cpp:26) [771]  (0 ns)
	'xor' operation ('xor_ln786_68', cnn_ap_type/conv_2.cpp:26) [772]  (0 ns)
	'and' operation ('and_ln786_126', cnn_ap_type/conv_2.cpp:26) [773]  (0.978 ns)
	'or' operation ('or_ln340_199', cnn_ap_type/conv_2.cpp:26) [774]  (0 ns)
	'select' operation ('select_ln340_136', cnn_ap_type/conv_2.cpp:26) [784]  (0.978 ns)
	'select' operation ('select_ln340_137', cnn_ap_type/conv_2.cpp:26) [786]  (0.978 ns)
	'add' operation ('add_ln1192_111', cnn_ap_type/conv_2.cpp:26) [789]  (2.26 ns)
	'add' operation ('add_ln415_63', cnn_ap_type/conv_2.cpp:26) [796]  (1.81 ns)
	'xor' operation ('xor_ln416_92', cnn_ap_type/conv_2.cpp:26) [798]  (0 ns)
	'and' operation ('and_ln416_63', cnn_ap_type/conv_2.cpp:26) [799]  (0.978 ns)
	'and' operation ('and_ln781_63', cnn_ap_type/conv_2.cpp:26) [808]  (0.978 ns)
	'or' operation ('or_ln786_63', cnn_ap_type/conv_2.cpp:26) [814]  (0 ns)
	'xor' operation ('xor_ln786_69', cnn_ap_type/conv_2.cpp:26) [815]  (0 ns)
	'and' operation ('and_ln786_128', cnn_ap_type/conv_2.cpp:26) [816]  (0.978 ns)
	'or' operation ('or_ln340_202', cnn_ap_type/conv_2.cpp:26) [817]  (0 ns)
	'select' operation ('select_ln340_138', cnn_ap_type/conv_2.cpp:26) [827]  (0.978 ns)
	'select' operation ('select_ln340_139', cnn_ap_type/conv_2.cpp:26) [829]  (0.978 ns)
	'add' operation ('add_ln1192_112', cnn_ap_type/conv_2.cpp:26) [832]  (2.26 ns)

 <State 12>: 16.4ns
The critical path consists of the following:
	'add' operation ('add_ln415_64', cnn_ap_type/conv_2.cpp:26) [839]  (1.81 ns)
	'xor' operation ('xor_ln416_94', cnn_ap_type/conv_2.cpp:26) [841]  (0 ns)
	'and' operation ('and_ln416_64', cnn_ap_type/conv_2.cpp:26) [842]  (0.978 ns)
	'and' operation ('and_ln781_64', cnn_ap_type/conv_2.cpp:26) [851]  (0.978 ns)
	'or' operation ('or_ln786_64', cnn_ap_type/conv_2.cpp:26) [857]  (0 ns)
	'xor' operation ('xor_ln786_70', cnn_ap_type/conv_2.cpp:26) [858]  (0 ns)
	'and' operation ('and_ln786_130', cnn_ap_type/conv_2.cpp:26) [859]  (0.978 ns)
	'or' operation ('or_ln340_205', cnn_ap_type/conv_2.cpp:26) [860]  (0 ns)
	'select' operation ('select_ln340_140', cnn_ap_type/conv_2.cpp:26) [869]  (0.978 ns)
	'select' operation ('select_ln340_141', cnn_ap_type/conv_2.cpp:26) [871]  (0.978 ns)
	'add' operation of DSP[874] ('add_ln1192_64', cnn_ap_type/conv_2.cpp:26) [874]  (3.02 ns)
	'add' operation ('add_ln415_65', cnn_ap_type/conv_2.cpp:26) [880]  (1.81 ns)
	'xor' operation ('xor_ln416_96', cnn_ap_type/conv_2.cpp:26) [882]  (0 ns)
	'and' operation ('and_ln416_65', cnn_ap_type/conv_2.cpp:26) [883]  (0.978 ns)
	'and' operation ('and_ln781_65', cnn_ap_type/conv_2.cpp:26) [892]  (0.978 ns)
	'or' operation ('or_ln786_65', cnn_ap_type/conv_2.cpp:26) [898]  (0 ns)
	'xor' operation ('xor_ln786_71', cnn_ap_type/conv_2.cpp:26) [899]  (0 ns)
	'and' operation ('and_ln786_132', cnn_ap_type/conv_2.cpp:26) [900]  (0.978 ns)
	'or' operation ('or_ln340_208', cnn_ap_type/conv_2.cpp:26) [901]  (0 ns)
	'select' operation ('select_ln340_142', cnn_ap_type/conv_2.cpp:26) [910]  (0.978 ns)
	'select' operation ('select_ln340_143', cnn_ap_type/conv_2.cpp:26) [912]  (0.978 ns)

 <State 13>: 20.1ns
The critical path consists of the following:
	'mul' operation of DSP[915] ('mul_ln1192_55', cnn_ap_type/conv_2.cpp:26) [909]  (3.36 ns)
	'add' operation of DSP[915] ('add_ln1192_65', cnn_ap_type/conv_2.cpp:26) [915]  (3.02 ns)
	'add' operation ('add_ln415_66', cnn_ap_type/conv_2.cpp:26) [921]  (1.81 ns)
	'xor' operation ('xor_ln416_98', cnn_ap_type/conv_2.cpp:26) [923]  (0 ns)
	'and' operation ('and_ln416_66', cnn_ap_type/conv_2.cpp:26) [924]  (0.978 ns)
	'and' operation ('and_ln781_66', cnn_ap_type/conv_2.cpp:26) [933]  (0.978 ns)
	'or' operation ('or_ln786_66', cnn_ap_type/conv_2.cpp:26) [939]  (0 ns)
	'xor' operation ('xor_ln786_72', cnn_ap_type/conv_2.cpp:26) [940]  (0 ns)
	'and' operation ('and_ln786_134', cnn_ap_type/conv_2.cpp:26) [941]  (0.978 ns)
	'or' operation ('or_ln340_211', cnn_ap_type/conv_2.cpp:26) [942]  (0 ns)
	'select' operation ('select_ln340_144', cnn_ap_type/conv_2.cpp:26) [952]  (0.978 ns)
	'select' operation ('select_ln340_145', cnn_ap_type/conv_2.cpp:26) [954]  (0.978 ns)
	'add' operation ('add_ln1192_113', cnn_ap_type/conv_2.cpp:26) [957]  (2.26 ns)
	'add' operation ('add_ln415_67', cnn_ap_type/conv_2.cpp:26) [964]  (1.81 ns)
	'xor' operation ('xor_ln416_100', cnn_ap_type/conv_2.cpp:26) [966]  (0 ns)
	'and' operation ('and_ln416_67', cnn_ap_type/conv_2.cpp:26) [967]  (0.978 ns)
	'and' operation ('and_ln781_67', cnn_ap_type/conv_2.cpp:26) [976]  (0.978 ns)
	'or' operation ('or_ln786_67', cnn_ap_type/conv_2.cpp:26) [982]  (0 ns)
	'xor' operation ('xor_ln786_73', cnn_ap_type/conv_2.cpp:26) [983]  (0 ns)
	'and' operation ('and_ln786_136', cnn_ap_type/conv_2.cpp:26) [984]  (0.978 ns)

 <State 14>: 18.1ns
The critical path consists of the following:
	'mul' operation of DSP[999] ('mul_ln1192_56', cnn_ap_type/conv_2.cpp:26) [993]  (3.36 ns)
	'add' operation of DSP[999] ('add_ln1192_67', cnn_ap_type/conv_2.cpp:26) [999]  (3.02 ns)
	'add' operation ('add_ln415_68', cnn_ap_type/conv_2.cpp:26) [1005]  (1.81 ns)
	'xor' operation ('xor_ln416_102', cnn_ap_type/conv_2.cpp:26) [1007]  (0 ns)
	'and' operation ('and_ln416_68', cnn_ap_type/conv_2.cpp:26) [1008]  (0.978 ns)
	'and' operation ('and_ln781_68', cnn_ap_type/conv_2.cpp:26) [1017]  (0.978 ns)
	'or' operation ('or_ln786_68', cnn_ap_type/conv_2.cpp:26) [1023]  (0 ns)
	'xor' operation ('xor_ln786_74', cnn_ap_type/conv_2.cpp:26) [1024]  (0 ns)
	'and' operation ('and_ln786_138', cnn_ap_type/conv_2.cpp:26) [1025]  (0.978 ns)
	'or' operation ('or_ln340_217', cnn_ap_type/conv_2.cpp:26) [1026]  (0 ns)
	'select' operation ('select_ln340_148', cnn_ap_type/conv_2.cpp:26) [1036]  (0.978 ns)
	'select' operation ('select_ln340_149', cnn_ap_type/conv_2.cpp:26) [1038]  (0.978 ns)
	'add' operation ('add_ln1192_114', cnn_ap_type/conv_2.cpp:26) [1041]  (2.26 ns)
	'add' operation ('add_ln415_69', cnn_ap_type/conv_2.cpp:26) [1048]  (1.81 ns)
	'xor' operation ('xor_ln416_104', cnn_ap_type/conv_2.cpp:26) [1050]  (0 ns)
	'and' operation ('and_ln416_69', cnn_ap_type/conv_2.cpp:26) [1051]  (0.978 ns)

 <State 15>: 15.9ns
The critical path consists of the following:
	'and' operation ('and_ln781_69', cnn_ap_type/conv_2.cpp:26) [1060]  (0.978 ns)
	'or' operation ('or_ln786_69', cnn_ap_type/conv_2.cpp:26) [1066]  (0 ns)
	'xor' operation ('xor_ln786_75', cnn_ap_type/conv_2.cpp:26) [1067]  (0 ns)
	'and' operation ('and_ln786_140', cnn_ap_type/conv_2.cpp:26) [1068]  (0.978 ns)
	'or' operation ('or_ln340_220', cnn_ap_type/conv_2.cpp:26) [1069]  (0 ns)
	'select' operation ('select_ln340_150', cnn_ap_type/conv_2.cpp:26) [1078]  (0.978 ns)
	'select' operation ('select_ln340_151', cnn_ap_type/conv_2.cpp:26) [1080]  (0.978 ns)
	'add' operation of DSP[1083] ('add_ln1192_69', cnn_ap_type/conv_2.cpp:26) [1083]  (3.02 ns)
	'add' operation ('add_ln415_70', cnn_ap_type/conv_2.cpp:26) [1089]  (1.81 ns)
	'xor' operation ('xor_ln416_106', cnn_ap_type/conv_2.cpp:26) [1091]  (0 ns)
	'and' operation ('and_ln416_70', cnn_ap_type/conv_2.cpp:26) [1092]  (0.978 ns)
	'and' operation ('and_ln781_70', cnn_ap_type/conv_2.cpp:26) [1101]  (0.978 ns)
	'or' operation ('or_ln786_70', cnn_ap_type/conv_2.cpp:26) [1107]  (0 ns)
	'xor' operation ('xor_ln786_76', cnn_ap_type/conv_2.cpp:26) [1108]  (0 ns)
	'and' operation ('and_ln786_142', cnn_ap_type/conv_2.cpp:26) [1109]  (0.978 ns)
	'or' operation ('or_ln340_223', cnn_ap_type/conv_2.cpp:26) [1110]  (0 ns)
	'select' operation ('select_ln340_152', cnn_ap_type/conv_2.cpp:26) [1120]  (0.978 ns)
	'select' operation ('select_ln340_153', cnn_ap_type/conv_2.cpp:26) [1122]  (0.978 ns)
	'add' operation ('add_ln1192_115', cnn_ap_type/conv_2.cpp:26) [1125]  (2.26 ns)

 <State 16>: 16.4ns
The critical path consists of the following:
	'add' operation ('add_ln415_71', cnn_ap_type/conv_2.cpp:26) [1132]  (1.81 ns)
	'xor' operation ('xor_ln416_108', cnn_ap_type/conv_2.cpp:26) [1134]  (0 ns)
	'and' operation ('and_ln416_71', cnn_ap_type/conv_2.cpp:26) [1135]  (0.978 ns)
	'and' operation ('and_ln781_71', cnn_ap_type/conv_2.cpp:26) [1144]  (0.978 ns)
	'or' operation ('or_ln786_71', cnn_ap_type/conv_2.cpp:26) [1150]  (0 ns)
	'xor' operation ('xor_ln786_77', cnn_ap_type/conv_2.cpp:26) [1151]  (0 ns)
	'and' operation ('and_ln786_144', cnn_ap_type/conv_2.cpp:26) [1152]  (0.978 ns)
	'or' operation ('or_ln340_226', cnn_ap_type/conv_2.cpp:26) [1153]  (0 ns)
	'select' operation ('select_ln340_154', cnn_ap_type/conv_2.cpp:26) [1162]  (0.978 ns)
	'select' operation ('select_ln340_155', cnn_ap_type/conv_2.cpp:26) [1164]  (0.978 ns)
	'add' operation of DSP[1167] ('add_ln1192_71', cnn_ap_type/conv_2.cpp:26) [1167]  (3.02 ns)
	'add' operation ('add_ln415_72', cnn_ap_type/conv_2.cpp:26) [1173]  (1.81 ns)
	'xor' operation ('xor_ln416_110', cnn_ap_type/conv_2.cpp:26) [1175]  (0 ns)
	'and' operation ('and_ln416_72', cnn_ap_type/conv_2.cpp:26) [1176]  (0.978 ns)
	'and' operation ('and_ln781_72', cnn_ap_type/conv_2.cpp:26) [1185]  (0.978 ns)
	'or' operation ('or_ln786_72', cnn_ap_type/conv_2.cpp:26) [1191]  (0 ns)
	'xor' operation ('xor_ln786_78', cnn_ap_type/conv_2.cpp:26) [1192]  (0 ns)
	'and' operation ('and_ln786_146', cnn_ap_type/conv_2.cpp:26) [1193]  (0.978 ns)
	'or' operation ('or_ln340_229', cnn_ap_type/conv_2.cpp:26) [1194]  (0 ns)
	'select' operation ('select_ln340_156', cnn_ap_type/conv_2.cpp:26) [1204]  (0.978 ns)
	'select' operation ('select_ln340_157', cnn_ap_type/conv_2.cpp:26) [1206]  (0.978 ns)

 <State 17>: 16.7ns
The critical path consists of the following:
	'add' operation ('add_ln1192_116', cnn_ap_type/conv_2.cpp:26) [1209]  (2.26 ns)
	'add' operation ('add_ln415_73', cnn_ap_type/conv_2.cpp:26) [1216]  (1.81 ns)
	'xor' operation ('xor_ln416_112', cnn_ap_type/conv_2.cpp:26) [1218]  (0 ns)
	'and' operation ('and_ln416_73', cnn_ap_type/conv_2.cpp:26) [1219]  (0.978 ns)
	'and' operation ('and_ln781_73', cnn_ap_type/conv_2.cpp:26) [1228]  (0.978 ns)
	'or' operation ('or_ln786_73', cnn_ap_type/conv_2.cpp:26) [1234]  (0 ns)
	'xor' operation ('xor_ln786_79', cnn_ap_type/conv_2.cpp:26) [1235]  (0 ns)
	'and' operation ('and_ln786_148', cnn_ap_type/conv_2.cpp:26) [1236]  (0.978 ns)
	'or' operation ('or_ln340_232', cnn_ap_type/conv_2.cpp:26) [1237]  (0 ns)
	'select' operation ('select_ln340_158', cnn_ap_type/conv_2.cpp:26) [1246]  (0.978 ns)
	'select' operation ('select_ln340_159', cnn_ap_type/conv_2.cpp:26) [1248]  (0.978 ns)
	'add' operation of DSP[1251] ('add_ln1192_73', cnn_ap_type/conv_2.cpp:26) [1251]  (3.02 ns)
	'add' operation ('add_ln415_74', cnn_ap_type/conv_2.cpp:26) [1257]  (1.81 ns)
	'xor' operation ('xor_ln416_114', cnn_ap_type/conv_2.cpp:26) [1259]  (0 ns)
	'and' operation ('and_ln416_74', cnn_ap_type/conv_2.cpp:26) [1260]  (0.978 ns)
	'and' operation ('and_ln781_74', cnn_ap_type/conv_2.cpp:26) [1269]  (0.978 ns)
	'or' operation ('or_ln786_74', cnn_ap_type/conv_2.cpp:26) [1275]  (0 ns)
	'xor' operation ('xor_ln786_80', cnn_ap_type/conv_2.cpp:26) [1276]  (0 ns)
	'and' operation ('and_ln786_150', cnn_ap_type/conv_2.cpp:26) [1277]  (0.978 ns)

 <State 18>: 16.9ns
The critical path consists of the following:
	'xor' operation ('xor_ln785_151', cnn_ap_type/conv_2.cpp:26) [1270]  (0 ns)
	'or' operation ('or_ln785_74', cnn_ap_type/conv_2.cpp:26) [1271]  (0 ns)
	'and' operation ('and_ln785_74', cnn_ap_type/conv_2.cpp:26) [1273]  (0 ns)
	'or' operation ('or_ln340_235', cnn_ap_type/conv_2.cpp:26) [1278]  (0 ns)
	'select' operation ('select_ln340_160', cnn_ap_type/conv_2.cpp:26) [1288]  (0.978 ns)
	'select' operation ('select_ln340_161', cnn_ap_type/conv_2.cpp:26) [1290]  (0.978 ns)
	'add' operation ('add_ln1192_117', cnn_ap_type/conv_2.cpp:26) [1293]  (2.26 ns)
	'add' operation ('add_ln415_75', cnn_ap_type/conv_2.cpp:26) [1300]  (1.81 ns)
	'xor' operation ('xor_ln416_116', cnn_ap_type/conv_2.cpp:26) [1302]  (0 ns)
	'and' operation ('and_ln416_75', cnn_ap_type/conv_2.cpp:26) [1303]  (0.978 ns)
	'and' operation ('and_ln781_75', cnn_ap_type/conv_2.cpp:26) [1312]  (0.978 ns)
	'or' operation ('or_ln786_75', cnn_ap_type/conv_2.cpp:26) [1318]  (0 ns)
	'xor' operation ('xor_ln786_81', cnn_ap_type/conv_2.cpp:26) [1319]  (0 ns)
	'and' operation ('and_ln786_152', cnn_ap_type/conv_2.cpp:26) [1320]  (0.978 ns)
	'or' operation ('or_ln340_238', cnn_ap_type/conv_2.cpp:26) [1321]  (0 ns)
	'select' operation ('select_ln340_163', cnn_ap_type/conv_2.cpp:26) [1331]  (0.978 ns)
	'select' operation ('select_ln340_164', cnn_ap_type/conv_2.cpp:26) [1333]  (0.978 ns)
	'add' operation ('add_ln1192_118', cnn_ap_type/conv_2.cpp:26) [1336]  (2.26 ns)
	'add' operation ('add_ln415_76', cnn_ap_type/conv_2.cpp:26) [1343]  (1.81 ns)
	'xor' operation ('xor_ln416_118', cnn_ap_type/conv_2.cpp:26) [1345]  (0 ns)
	'and' operation ('and_ln416_76', cnn_ap_type/conv_2.cpp:26) [1346]  (0.978 ns)
	'and' operation ('and_ln781_76', cnn_ap_type/conv_2.cpp:26) [1355]  (0.978 ns)

 <State 19>: 17.9ns
The critical path consists of the following:
	'mul' operation of DSP[1378] ('mul_ln1192_60', cnn_ap_type/conv_2.cpp:26) [1372]  (3.36 ns)
	'add' operation of DSP[1378] ('add_ln1192_76', cnn_ap_type/conv_2.cpp:26) [1378]  (3.02 ns)
	'add' operation ('add_ln415_77', cnn_ap_type/conv_2.cpp:26) [1384]  (1.81 ns)
	'xor' operation ('xor_ln416_120', cnn_ap_type/conv_2.cpp:26) [1386]  (0 ns)
	'and' operation ('and_ln416_77', cnn_ap_type/conv_2.cpp:26) [1387]  (0.978 ns)
	'select' operation ('select_ln416', cnn_ap_type/conv_2.cpp:26) [1397]  (0 ns)
	'and' operation ('and_ln786_155', cnn_ap_type/conv_2.cpp:26) [1403]  (0.993 ns)
	'or' operation ('or_ln786_77', cnn_ap_type/conv_2.cpp:26) [1404]  (0 ns)
	'xor' operation ('xor_ln786_83', cnn_ap_type/conv_2.cpp:26) [1405]  (0 ns)
	'and' operation ('and_ln786_156', cnn_ap_type/conv_2.cpp:26) [1406]  (0.978 ns)
	'or' operation ('or_ln340_244', cnn_ap_type/conv_2.cpp:26) [1407]  (0.993 ns)
	'select' operation ('select_ln340_167', cnn_ap_type/conv_2.cpp:26) [1417]  (0.702 ns)
	'select' operation ('select_ln340_168', cnn_ap_type/conv_2.cpp:26) [1419]  (0.978 ns)
	'add' operation ('add_ln1192_119', cnn_ap_type/conv_2.cpp:26) [1422]  (2.26 ns)
	'add' operation ('add_ln415_78', cnn_ap_type/conv_2.cpp:26) [1429]  (1.81 ns)

 <State 20>: 16.9ns
The critical path consists of the following:
	'xor' operation ('xor_ln416_121', cnn_ap_type/conv_2.cpp:26) [1431]  (0 ns)
	'and' operation ('and_ln416_78', cnn_ap_type/conv_2.cpp:26) [1432]  (0.978 ns)
	'and' operation ('and_ln781_78', cnn_ap_type/conv_2.cpp:26) [1441]  (0.978 ns)
	'or' operation ('or_ln786_78', cnn_ap_type/conv_2.cpp:26) [1447]  (0 ns)
	'xor' operation ('xor_ln786_84', cnn_ap_type/conv_2.cpp:26) [1448]  (0 ns)
	'and' operation ('and_ln786_158', cnn_ap_type/conv_2.cpp:26) [1449]  (0.978 ns)
	'or' operation ('or_ln340_247', cnn_ap_type/conv_2.cpp:26) [1450]  (0 ns)
	'select' operation ('select_ln340_169', cnn_ap_type/conv_2.cpp:26) [1460]  (0.978 ns)
	'select' operation ('select_ln340_170', cnn_ap_type/conv_2.cpp:26) [1462]  (0.978 ns)
	'add' operation ('add_ln1192_120', cnn_ap_type/conv_2.cpp:26) [1465]  (2.26 ns)
	'add' operation ('add_ln415_79', cnn_ap_type/conv_2.cpp:26) [1472]  (1.81 ns)
	'xor' operation ('xor_ln416_123', cnn_ap_type/conv_2.cpp:26) [1474]  (0 ns)
	'and' operation ('and_ln416_79', cnn_ap_type/conv_2.cpp:26) [1475]  (0.978 ns)
	'and' operation ('and_ln781_79', cnn_ap_type/conv_2.cpp:26) [1484]  (0.978 ns)
	'or' operation ('or_ln786_79', cnn_ap_type/conv_2.cpp:26) [1490]  (0 ns)
	'xor' operation ('xor_ln786_85', cnn_ap_type/conv_2.cpp:26) [1491]  (0 ns)
	'and' operation ('and_ln786_160', cnn_ap_type/conv_2.cpp:26) [1492]  (0.978 ns)
	'or' operation ('or_ln340_250', cnn_ap_type/conv_2.cpp:26) [1493]  (0 ns)
	'select' operation ('select_ln340_171', cnn_ap_type/conv_2.cpp:26) [1502]  (0.978 ns)
	'select' operation ('select_ln340_172', cnn_ap_type/conv_2.cpp:26) [1504]  (0.978 ns)
	'add' operation of DSP[1507] ('add_ln1192_79', cnn_ap_type/conv_2.cpp:26) [1507]  (3.02 ns)

 <State 21>: 15.7ns
The critical path consists of the following:
	'add' operation ('add_ln415_80', cnn_ap_type/conv_2.cpp:26) [1513]  (1.81 ns)
	'xor' operation ('xor_ln416_125', cnn_ap_type/conv_2.cpp:26) [1515]  (0 ns)
	'and' operation ('and_ln416_80', cnn_ap_type/conv_2.cpp:26) [1516]  (0.978 ns)
	'and' operation ('and_ln781_80', cnn_ap_type/conv_2.cpp:26) [1525]  (0.978 ns)
	'or' operation ('or_ln786_80', cnn_ap_type/conv_2.cpp:26) [1531]  (0 ns)
	'xor' operation ('xor_ln786_86', cnn_ap_type/conv_2.cpp:26) [1532]  (0 ns)
	'and' operation ('and_ln786_162', cnn_ap_type/conv_2.cpp:26) [1533]  (0.978 ns)
	'or' operation ('or_ln340_253', cnn_ap_type/conv_2.cpp:26) [1534]  (0 ns)
	'select' operation ('select_ln340_173', cnn_ap_type/conv_2.cpp:26) [1544]  (0.978 ns)
	'select' operation ('select_ln340_174', cnn_ap_type/conv_2.cpp:26) [1546]  (0.978 ns)
	'add' operation ('add_ln1192_121', cnn_ap_type/conv_2.cpp:26) [1549]  (2.26 ns)
	'add' operation ('add_ln415_81', cnn_ap_type/conv_2.cpp:26) [1556]  (1.81 ns)
	'xor' operation ('xor_ln416_127', cnn_ap_type/conv_2.cpp:26) [1558]  (0 ns)
	'and' operation ('and_ln416_81', cnn_ap_type/conv_2.cpp:26) [1559]  (0.978 ns)
	'and' operation ('and_ln781_81', cnn_ap_type/conv_2.cpp:26) [1568]  (0.978 ns)
	'or' operation ('or_ln786_81', cnn_ap_type/conv_2.cpp:26) [1574]  (0 ns)
	'xor' operation ('xor_ln786_87', cnn_ap_type/conv_2.cpp:26) [1575]  (0 ns)
	'and' operation ('and_ln786_164', cnn_ap_type/conv_2.cpp:26) [1576]  (0.978 ns)
	'or' operation ('or_ln340_256', cnn_ap_type/conv_2.cpp:26) [1577]  (0 ns)
	'select' operation ('select_ln340_175', cnn_ap_type/conv_2.cpp:26) [1586]  (0.978 ns)
	'select' operation ('select_ln340_176', cnn_ap_type/conv_2.cpp:26) [1588]  (0.978 ns)

 <State 22>: 19.9ns
The critical path consists of the following:
	'mul' operation of DSP[1591] ('mul_ln1192_62', cnn_ap_type/conv_2.cpp:26) [1585]  (3.36 ns)
	'add' operation of DSP[1591] ('add_ln1192_81', cnn_ap_type/conv_2.cpp:26) [1591]  (3.02 ns)
	'add' operation ('add_ln415_82', cnn_ap_type/conv_2.cpp:26) [1597]  (1.81 ns)
	'xor' operation ('xor_ln416_129', cnn_ap_type/conv_2.cpp:26) [1599]  (0 ns)
	'and' operation ('and_ln416_82', cnn_ap_type/conv_2.cpp:26) [1600]  (0.978 ns)
	'and' operation ('and_ln781_82', cnn_ap_type/conv_2.cpp:26) [1609]  (0.978 ns)
	'or' operation ('or_ln786_82', cnn_ap_type/conv_2.cpp:26) [1615]  (0 ns)
	'xor' operation ('xor_ln786_88', cnn_ap_type/conv_2.cpp:26) [1616]  (0 ns)
	'and' operation ('and_ln786_166', cnn_ap_type/conv_2.cpp:26) [1617]  (0.978 ns)
	'or' operation ('or_ln340_259', cnn_ap_type/conv_2.cpp:26) [1618]  (0 ns)
	'select' operation ('select_ln340_177', cnn_ap_type/conv_2.cpp:26) [1627]  (0.978 ns)
	'select' operation ('select_ln340_178', cnn_ap_type/conv_2.cpp:26) [1629]  (0.978 ns)
	'add' operation of DSP[1632] ('add_ln1192_82', cnn_ap_type/conv_2.cpp:26) [1632]  (3.02 ns)
	'add' operation ('add_ln415_83', cnn_ap_type/conv_2.cpp:26) [1638]  (1.81 ns)
	'xor' operation ('xor_ln416_131', cnn_ap_type/conv_2.cpp:26) [1640]  (0 ns)
	'and' operation ('and_ln416_83', cnn_ap_type/conv_2.cpp:26) [1641]  (0.978 ns)
	'and' operation ('and_ln781_83', cnn_ap_type/conv_2.cpp:26) [1650]  (0.978 ns)

 <State 23>: 16.9ns
The critical path consists of the following:
	'xor' operation ('xor_ln785_170', cnn_ap_type/conv_2.cpp:26) [1653]  (0.978 ns)
	'and' operation ('and_ln785_83', cnn_ap_type/conv_2.cpp:26) [1654]  (0 ns)
	'or' operation ('or_ln340_262', cnn_ap_type/conv_2.cpp:26) [1659]  (0 ns)
	'select' operation ('select_ln340_179', cnn_ap_type/conv_2.cpp:26) [1669]  (0.978 ns)
	'select' operation ('select_ln340_180', cnn_ap_type/conv_2.cpp:26) [1671]  (0.978 ns)
	'add' operation ('add_ln1192_122', cnn_ap_type/conv_2.cpp:26) [1674]  (2.26 ns)
	'add' operation ('add_ln415_84', cnn_ap_type/conv_2.cpp:26) [1681]  (1.81 ns)
	'xor' operation ('xor_ln416_133', cnn_ap_type/conv_2.cpp:26) [1683]  (0 ns)
	'and' operation ('and_ln416_84', cnn_ap_type/conv_2.cpp:26) [1684]  (0.978 ns)
	'and' operation ('and_ln781_84', cnn_ap_type/conv_2.cpp:26) [1693]  (0.978 ns)
	'or' operation ('or_ln786_84', cnn_ap_type/conv_2.cpp:26) [1699]  (0 ns)
	'xor' operation ('xor_ln786_90', cnn_ap_type/conv_2.cpp:26) [1700]  (0 ns)
	'and' operation ('and_ln786_170', cnn_ap_type/conv_2.cpp:26) [1701]  (0.978 ns)
	'or' operation ('or_ln340_265', cnn_ap_type/conv_2.cpp:26) [1702]  (0 ns)
	'select' operation ('select_ln340_181', cnn_ap_type/conv_2.cpp:26) [1712]  (0.978 ns)
	'select' operation ('select_ln340_182', cnn_ap_type/conv_2.cpp:26) [1714]  (0.978 ns)
	'add' operation ('add_ln1192_123', cnn_ap_type/conv_2.cpp:26) [1717]  (2.26 ns)
	'add' operation ('add_ln415_85', cnn_ap_type/conv_2.cpp:26) [1724]  (1.81 ns)
	'xor' operation ('xor_ln416_135', cnn_ap_type/conv_2.cpp:26) [1726]  (0 ns)
	'and' operation ('and_ln416_85', cnn_ap_type/conv_2.cpp:26) [1727]  (0.978 ns)

 <State 24>: 13.6ns
The critical path consists of the following:
	'and' operation ('and_ln781_85', cnn_ap_type/conv_2.cpp:26) [1736]  (0.978 ns)
	'or' operation ('or_ln786_85', cnn_ap_type/conv_2.cpp:26) [1742]  (0 ns)
	'xor' operation ('xor_ln786_91', cnn_ap_type/conv_2.cpp:26) [1743]  (0 ns)
	'and' operation ('and_ln786_172', cnn_ap_type/conv_2.cpp:26) [1744]  (0.978 ns)
	'or' operation ('or_ln340_268', cnn_ap_type/conv_2.cpp:26) [1745]  (0 ns)
	'select' operation ('select_ln340_183', cnn_ap_type/conv_2.cpp:26) [1754]  (0.978 ns)
	'select' operation ('select_ln340_184', cnn_ap_type/conv_2.cpp:26) [1756]  (0.978 ns)
	'add' operation of DSP[1759] ('add_ln1192_85', cnn_ap_type/conv_2.cpp:26) [1759]  (3.02 ns)
	'add' operation ('add_ln415_86', cnn_ap_type/conv_2.cpp:26) [1765]  (1.81 ns)
	'xor' operation ('xor_ln416_137', cnn_ap_type/conv_2.cpp:26) [1767]  (0 ns)
	'and' operation ('and_ln416_86', cnn_ap_type/conv_2.cpp:26) [1768]  (0.978 ns)
	'and' operation ('and_ln781_86', cnn_ap_type/conv_2.cpp:26) [1777]  (0.978 ns)
	'or' operation ('or_ln786_86', cnn_ap_type/conv_2.cpp:26) [1783]  (0 ns)
	'xor' operation ('xor_ln786_92', cnn_ap_type/conv_2.cpp:26) [1784]  (0 ns)
	'and' operation ('and_ln786_174', cnn_ap_type/conv_2.cpp:26) [1785]  (0.978 ns)
	'or' operation ('or_ln340_271', cnn_ap_type/conv_2.cpp:26) [1786]  (0 ns)
	'select' operation ('select_ln340_185', cnn_ap_type/conv_2.cpp:26) [1796]  (0.978 ns)
	'select' operation ('select_ln340_186', cnn_ap_type/conv_2.cpp:26) [1798]  (0.978 ns)

 <State 25>: 8.96ns
The critical path consists of the following:
	'add' operation ('add_ln1192_124', cnn_ap_type/conv_2.cpp:26) [1801]  (2.26 ns)
	'add' operation ('add_ln415_87', cnn_ap_type/conv_2.cpp:26) [1808]  (1.81 ns)
	'xor' operation ('xor_ln416_139', cnn_ap_type/conv_2.cpp:26) [1810]  (0 ns)
	'and' operation ('and_ln416_87', cnn_ap_type/conv_2.cpp:26) [1811]  (0.978 ns)
	'and' operation ('and_ln781_87', cnn_ap_type/conv_2.cpp:26) [1820]  (0.978 ns)
	'or' operation ('or_ln786_87', cnn_ap_type/conv_2.cpp:26) [1826]  (0 ns)
	'xor' operation ('xor_ln786_93', cnn_ap_type/conv_2.cpp:26) [1827]  (0 ns)
	'and' operation ('and_ln786_176', cnn_ap_type/conv_2.cpp:26) [1828]  (0.978 ns)
	'or' operation ('or_ln340_274', cnn_ap_type/conv_2.cpp:26) [1829]  (0 ns)
	'select' operation ('select_ln340_187', cnn_ap_type/conv_2.cpp:26) [1838]  (0.978 ns)
	'select' operation ('select_ln340_188', cnn_ap_type/conv_2.cpp:26) [1840]  (0.978 ns)

 <State 26>: 19.9ns
The critical path consists of the following:
	'mul' operation of DSP[1843] ('mul_ln1192_65', cnn_ap_type/conv_2.cpp:26) [1837]  (3.36 ns)
	'add' operation of DSP[1843] ('add_ln1192_87', cnn_ap_type/conv_2.cpp:26) [1843]  (3.02 ns)
	'add' operation ('add_ln415_88', cnn_ap_type/conv_2.cpp:26) [1849]  (1.81 ns)
	'xor' operation ('xor_ln416_141', cnn_ap_type/conv_2.cpp:26) [1851]  (0 ns)
	'and' operation ('and_ln416_88', cnn_ap_type/conv_2.cpp:26) [1852]  (0.978 ns)
	'and' operation ('and_ln781_88', cnn_ap_type/conv_2.cpp:26) [1861]  (0.978 ns)
	'or' operation ('or_ln786_88', cnn_ap_type/conv_2.cpp:26) [1867]  (0 ns)
	'xor' operation ('xor_ln786_94', cnn_ap_type/conv_2.cpp:26) [1868]  (0 ns)
	'and' operation ('and_ln786_178', cnn_ap_type/conv_2.cpp:26) [1869]  (0.978 ns)
	'or' operation ('or_ln340_277', cnn_ap_type/conv_2.cpp:26) [1870]  (0 ns)
	'select' operation ('select_ln340_189', cnn_ap_type/conv_2.cpp:26) [1879]  (0.978 ns)
	'select' operation ('select_ln340_190', cnn_ap_type/conv_2.cpp:26) [1881]  (0.978 ns)
	'add' operation of DSP[1884] ('add_ln1192_88', cnn_ap_type/conv_2.cpp:26) [1884]  (3.02 ns)
	'add' operation ('add_ln415_89', cnn_ap_type/conv_2.cpp:26) [1890]  (1.81 ns)
	'xor' operation ('xor_ln416_143', cnn_ap_type/conv_2.cpp:26) [1892]  (0 ns)
	'and' operation ('and_ln416_89', cnn_ap_type/conv_2.cpp:26) [1893]  (0.978 ns)
	'and' operation ('and_ln781_89', cnn_ap_type/conv_2.cpp:26) [1902]  (0.978 ns)

 <State 27>: 16.9ns
The critical path consists of the following:
	'xor' operation ('xor_ln785_182', cnn_ap_type/conv_2.cpp:26) [1905]  (0.978 ns)
	'and' operation ('and_ln785_89', cnn_ap_type/conv_2.cpp:26) [1906]  (0 ns)
	'or' operation ('or_ln340_280', cnn_ap_type/conv_2.cpp:26) [1911]  (0 ns)
	'select' operation ('select_ln340_191', cnn_ap_type/conv_2.cpp:26) [1921]  (0.978 ns)
	'select' operation ('select_ln340_192', cnn_ap_type/conv_2.cpp:26) [1923]  (0.978 ns)
	'add' operation ('add_ln1192_125', cnn_ap_type/conv_2.cpp:26) [1926]  (2.26 ns)
	'add' operation ('add_ln415_90', cnn_ap_type/conv_2.cpp:26) [1933]  (1.81 ns)
	'xor' operation ('xor_ln416_145', cnn_ap_type/conv_2.cpp:26) [1935]  (0 ns)
	'and' operation ('and_ln416_90', cnn_ap_type/conv_2.cpp:26) [1936]  (0.978 ns)
	'and' operation ('and_ln781_90', cnn_ap_type/conv_2.cpp:26) [1945]  (0.978 ns)
	'or' operation ('or_ln786_90', cnn_ap_type/conv_2.cpp:26) [1951]  (0 ns)
	'xor' operation ('xor_ln786_96', cnn_ap_type/conv_2.cpp:26) [1952]  (0 ns)
	'and' operation ('and_ln786_182', cnn_ap_type/conv_2.cpp:26) [1953]  (0.978 ns)
	'or' operation ('or_ln340_283', cnn_ap_type/conv_2.cpp:26) [1954]  (0 ns)
	'select' operation ('select_ln340_193', cnn_ap_type/conv_2.cpp:26) [1964]  (0.978 ns)
	'select' operation ('select_ln340_194', cnn_ap_type/conv_2.cpp:26) [1966]  (0.978 ns)
	'add' operation ('add_ln1192_126', cnn_ap_type/conv_2.cpp:26) [1969]  (2.26 ns)
	'add' operation ('add_ln415_91', cnn_ap_type/conv_2.cpp:26) [1976]  (1.81 ns)
	'xor' operation ('xor_ln416_147', cnn_ap_type/conv_2.cpp:26) [1978]  (0 ns)
	'and' operation ('and_ln416_91', cnn_ap_type/conv_2.cpp:26) [1979]  (0.978 ns)

 <State 28>: 13.6ns
The critical path consists of the following:
	'and' operation ('and_ln781_91', cnn_ap_type/conv_2.cpp:26) [1988]  (0.978 ns)
	'or' operation ('or_ln786_91', cnn_ap_type/conv_2.cpp:26) [1994]  (0 ns)
	'xor' operation ('xor_ln786_97', cnn_ap_type/conv_2.cpp:26) [1995]  (0 ns)
	'and' operation ('and_ln786_184', cnn_ap_type/conv_2.cpp:26) [1996]  (0.978 ns)
	'or' operation ('or_ln340_286', cnn_ap_type/conv_2.cpp:26) [1997]  (0 ns)
	'select' operation ('select_ln340_195', cnn_ap_type/conv_2.cpp:26) [2006]  (0.978 ns)
	'select' operation ('select_ln340_196', cnn_ap_type/conv_2.cpp:26) [2008]  (0.978 ns)
	'add' operation of DSP[2011] ('add_ln1192_91', cnn_ap_type/conv_2.cpp:26) [2011]  (3.02 ns)
	'add' operation ('add_ln415_92', cnn_ap_type/conv_2.cpp:26) [2017]  (1.81 ns)
	'xor' operation ('xor_ln416_149', cnn_ap_type/conv_2.cpp:26) [2019]  (0 ns)
	'and' operation ('and_ln416_92', cnn_ap_type/conv_2.cpp:26) [2020]  (0.978 ns)
	'and' operation ('and_ln781_92', cnn_ap_type/conv_2.cpp:26) [2029]  (0.978 ns)
	'or' operation ('or_ln786_92', cnn_ap_type/conv_2.cpp:26) [2035]  (0 ns)
	'xor' operation ('xor_ln786_98', cnn_ap_type/conv_2.cpp:26) [2036]  (0 ns)
	'and' operation ('and_ln786_186', cnn_ap_type/conv_2.cpp:26) [2037]  (0.978 ns)
	'or' operation ('or_ln340_289', cnn_ap_type/conv_2.cpp:26) [2038]  (0 ns)
	'select' operation ('select_ln340_197', cnn_ap_type/conv_2.cpp:26) [2048]  (0.978 ns)
	'select' operation ('select_ln340_198', cnn_ap_type/conv_2.cpp:26) [2050]  (0.978 ns)

 <State 29>: 14ns
The critical path consists of the following:
	'add' operation ('add_ln1192_102', cnn_ap_type/conv_2.cpp:26) [2054]  (2.26 ns)
	'add' operation ('add_ln415_93', cnn_ap_type/conv_2.cpp:26) [2061]  (1.81 ns)
	'xor' operation ('xor_ln416_151', cnn_ap_type/conv_2.cpp:26) [2063]  (0 ns)
	'and' operation ('and_ln416_93', cnn_ap_type/conv_2.cpp:26) [2064]  (0.978 ns)
	'and' operation ('and_ln781_93', cnn_ap_type/conv_2.cpp:26) [2073]  (0.978 ns)
	'or' operation ('or_ln786_93', cnn_ap_type/conv_2.cpp:26) [2079]  (0 ns)
	'xor' operation ('xor_ln786_99', cnn_ap_type/conv_2.cpp:26) [2080]  (0 ns)
	'and' operation ('and_ln786_188', cnn_ap_type/conv_2.cpp:26) [2081]  (0.978 ns)
	'or' operation ('or_ln340_292', cnn_ap_type/conv_2.cpp:26) [2082]  (0 ns)
	'select' operation ('select_ln340_199', cnn_ap_type/conv_2.cpp:26) [2092]  (0.978 ns)
	'select' operation ('select_ln340_200', cnn_ap_type/conv_2.cpp:26) [2094]  (0.978 ns)
	'add' operation ('add_ln1192_127', cnn_ap_type/conv_2.cpp:26) [2097]  (2.26 ns)
	'add' operation ('add_ln415_94', cnn_ap_type/conv_2.cpp:26) [2104]  (1.81 ns)
	'xor' operation ('xor_ln416_153', cnn_ap_type/conv_2.cpp:26) [2106]  (0 ns)
	'and' operation ('and_ln416_94', cnn_ap_type/conv_2.cpp:26) [2107]  (0.978 ns)

 <State 30>: 3.91ns
The critical path consists of the following:
	'and' operation ('and_ln781_94', cnn_ap_type/conv_2.cpp:26) [2116]  (0.978 ns)
	'or' operation ('or_ln786_94', cnn_ap_type/conv_2.cpp:26) [2122]  (0 ns)
	'xor' operation ('xor_ln786_100', cnn_ap_type/conv_2.cpp:26) [2123]  (0 ns)
	'and' operation ('and_ln786_190', cnn_ap_type/conv_2.cpp:26) [2124]  (0.978 ns)
	'or' operation ('or_ln340_295', cnn_ap_type/conv_2.cpp:26) [2125]  (0 ns)
	'select' operation ('select_ln340_201', cnn_ap_type/conv_2.cpp:26) [2134]  (0.978 ns)
	'select' operation ('select_ln340_202', cnn_ap_type/conv_2.cpp:26) [2136]  (0.978 ns)

 <State 31>: 20.1ns
The critical path consists of the following:
	'mul' operation of DSP[2139] ('mul_ln1192_68', cnn_ap_type/conv_2.cpp:26) [2133]  (3.36 ns)
	'add' operation of DSP[2139] ('add_ln1192_94', cnn_ap_type/conv_2.cpp:26) [2139]  (3.02 ns)
	'add' operation ('add_ln415_95', cnn_ap_type/conv_2.cpp:26) [2145]  (1.81 ns)
	'xor' operation ('xor_ln416_155', cnn_ap_type/conv_2.cpp:26) [2147]  (0 ns)
	'and' operation ('and_ln416_95', cnn_ap_type/conv_2.cpp:26) [2148]  (0.978 ns)
	'and' operation ('and_ln781_95', cnn_ap_type/conv_2.cpp:26) [2157]  (0.978 ns)
	'or' operation ('or_ln786_95', cnn_ap_type/conv_2.cpp:26) [2163]  (0 ns)
	'xor' operation ('xor_ln786_101', cnn_ap_type/conv_2.cpp:26) [2164]  (0 ns)
	'and' operation ('and_ln786_192', cnn_ap_type/conv_2.cpp:26) [2165]  (0.978 ns)
	'or' operation ('or_ln340_298', cnn_ap_type/conv_2.cpp:26) [2166]  (0 ns)
	'select' operation ('select_ln340_203', cnn_ap_type/conv_2.cpp:26) [2176]  (0.978 ns)
	'select' operation ('select_ln340_204', cnn_ap_type/conv_2.cpp:26) [2178]  (0.978 ns)
	'add' operation ('add_ln1192_128', cnn_ap_type/conv_2.cpp:26) [2181]  (2.26 ns)
	'add' operation ('add_ln415_96', cnn_ap_type/conv_2.cpp:26) [2188]  (1.81 ns)
	'xor' operation ('xor_ln416_157', cnn_ap_type/conv_2.cpp:26) [2190]  (0 ns)
	'and' operation ('and_ln416_96', cnn_ap_type/conv_2.cpp:26) [2191]  (0.978 ns)
	'and' operation ('and_ln781_96', cnn_ap_type/conv_2.cpp:26) [2200]  (0.978 ns)
	'or' operation ('or_ln786_96', cnn_ap_type/conv_2.cpp:26) [2206]  (0 ns)
	'xor' operation ('xor_ln786_102', cnn_ap_type/conv_2.cpp:26) [2207]  (0 ns)
	'and' operation ('and_ln786_194', cnn_ap_type/conv_2.cpp:26) [2208]  (0.978 ns)

 <State 32>: 16.9ns
The critical path consists of the following:
	'xor' operation ('xor_ln785_195', cnn_ap_type/conv_2.cpp:26) [2201]  (0 ns)
	'or' operation ('or_ln785_96', cnn_ap_type/conv_2.cpp:26) [2202]  (0 ns)
	'and' operation ('and_ln785_96', cnn_ap_type/conv_2.cpp:26) [2204]  (0 ns)
	'or' operation ('or_ln340_301', cnn_ap_type/conv_2.cpp:26) [2209]  (0 ns)
	'select' operation ('select_ln340_205', cnn_ap_type/conv_2.cpp:26) [2219]  (0.978 ns)
	'select' operation ('select_ln340_206', cnn_ap_type/conv_2.cpp:26) [2221]  (0.978 ns)
	'add' operation ('add_ln1192_129', cnn_ap_type/conv_2.cpp:26) [2224]  (2.26 ns)
	'add' operation ('add_ln415_97', cnn_ap_type/conv_2.cpp:26) [2231]  (1.81 ns)
	'xor' operation ('xor_ln416_159', cnn_ap_type/conv_2.cpp:26) [2233]  (0 ns)
	'and' operation ('and_ln416_97', cnn_ap_type/conv_2.cpp:26) [2234]  (0.978 ns)
	'and' operation ('and_ln781_97', cnn_ap_type/conv_2.cpp:26) [2243]  (0.978 ns)
	'or' operation ('or_ln786_97', cnn_ap_type/conv_2.cpp:26) [2249]  (0 ns)
	'xor' operation ('xor_ln786_103', cnn_ap_type/conv_2.cpp:26) [2250]  (0 ns)
	'and' operation ('and_ln786_196', cnn_ap_type/conv_2.cpp:26) [2251]  (0.978 ns)
	'or' operation ('or_ln340_304', cnn_ap_type/conv_2.cpp:26) [2252]  (0 ns)
	'select' operation ('select_ln340_207', cnn_ap_type/conv_2.cpp:26) [2262]  (0.978 ns)
	'select' operation ('select_ln340_208', cnn_ap_type/conv_2.cpp:26) [2264]  (0.978 ns)
	'add' operation ('add_ln1192_130', cnn_ap_type/conv_2.cpp:26) [2267]  (2.26 ns)
	'add' operation ('add_ln415_98', cnn_ap_type/conv_2.cpp:26) [2274]  (1.81 ns)
	'xor' operation ('xor_ln416_161', cnn_ap_type/conv_2.cpp:26) [2276]  (0 ns)
	'and' operation ('and_ln416_98', cnn_ap_type/conv_2.cpp:26) [2277]  (0.978 ns)
	'and' operation ('and_ln781_98', cnn_ap_type/conv_2.cpp:26) [2286]  (0.978 ns)

 <State 33>: 16.9ns
The critical path consists of the following:
	'xor' operation ('xor_ln785_200', cnn_ap_type/conv_2.cpp:26) [2289]  (0.978 ns)
	'and' operation ('and_ln785_98', cnn_ap_type/conv_2.cpp:26) [2290]  (0 ns)
	'or' operation ('or_ln340_307', cnn_ap_type/conv_2.cpp:26) [2295]  (0 ns)
	'select' operation ('select_ln340_209', cnn_ap_type/conv_2.cpp:26) [2305]  (0.978 ns)
	'select' operation ('select_ln340_210', cnn_ap_type/conv_2.cpp:26) [2307]  (0.978 ns)
	'add' operation ('add_ln1192_131', cnn_ap_type/conv_2.cpp:26) [2310]  (2.26 ns)
	'add' operation ('add_ln415_99', cnn_ap_type/conv_2.cpp:26) [2317]  (1.81 ns)
	'xor' operation ('xor_ln416_163', cnn_ap_type/conv_2.cpp:26) [2319]  (0 ns)
	'and' operation ('and_ln416_99', cnn_ap_type/conv_2.cpp:26) [2320]  (0.978 ns)
	'and' operation ('and_ln781_99', cnn_ap_type/conv_2.cpp:26) [2329]  (0.978 ns)
	'or' operation ('or_ln786_99', cnn_ap_type/conv_2.cpp:26) [2335]  (0 ns)
	'xor' operation ('xor_ln786_105', cnn_ap_type/conv_2.cpp:26) [2336]  (0 ns)
	'and' operation ('and_ln786_200', cnn_ap_type/conv_2.cpp:26) [2337]  (0.978 ns)
	'or' operation ('or_ln340_310', cnn_ap_type/conv_2.cpp:26) [2338]  (0 ns)
	'select' operation ('select_ln340_211', cnn_ap_type/conv_2.cpp:26) [2348]  (0.978 ns)
	'select' operation ('select_ln340_212', cnn_ap_type/conv_2.cpp:26) [2350]  (0.978 ns)
	'add' operation ('add_ln1192_132', cnn_ap_type/conv_2.cpp:26) [2353]  (2.26 ns)
	'add' operation ('add_ln415_100', cnn_ap_type/conv_2.cpp:26) [2360]  (1.81 ns)
	'xor' operation ('xor_ln416_165', cnn_ap_type/conv_2.cpp:26) [2362]  (0 ns)
	'and' operation ('and_ln416_100', cnn_ap_type/conv_2.cpp:26) [2363]  (0.978 ns)

 <State 34>: 3.91ns
The critical path consists of the following:
	'and' operation ('and_ln781_100', cnn_ap_type/conv_2.cpp:26) [2372]  (0.978 ns)
	'or' operation ('or_ln786_100', cnn_ap_type/conv_2.cpp:26) [2378]  (0 ns)
	'xor' operation ('xor_ln786_106', cnn_ap_type/conv_2.cpp:26) [2379]  (0 ns)
	'and' operation ('and_ln786_202', cnn_ap_type/conv_2.cpp:26) [2380]  (0.978 ns)
	'or' operation ('or_ln340_313', cnn_ap_type/conv_2.cpp:26) [2381]  (0 ns)
	'select' operation ('select_ln340_213', cnn_ap_type/conv_2.cpp:26) [2390]  (0.978 ns)
	'select' operation ('select_ln340_214', cnn_ap_type/conv_2.cpp:26) [2392]  (0.978 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 18.1ns
The critical path consists of the following:
	'mul' operation of DSP[2395] ('mul_ln1192_69', cnn_ap_type/conv_2.cpp:26) [2389]  (3.36 ns)
	'add' operation of DSP[2395] ('add_ln1192_100', cnn_ap_type/conv_2.cpp:26) [2395]  (3.02 ns)
	'add' operation ('add_ln415_101', cnn_ap_type/conv_2.cpp:26) [2401]  (1.81 ns)
	'xor' operation ('xor_ln416_167', cnn_ap_type/conv_2.cpp:26) [2403]  (0 ns)
	'and' operation ('and_ln416_101', cnn_ap_type/conv_2.cpp:26) [2404]  (0.978 ns)
	'and' operation ('and_ln781_101', cnn_ap_type/conv_2.cpp:26) [2413]  (0.978 ns)
	'or' operation ('or_ln786_101', cnn_ap_type/conv_2.cpp:26) [2419]  (0 ns)
	'xor' operation ('xor_ln786_107', cnn_ap_type/conv_2.cpp:26) [2420]  (0 ns)
	'and' operation ('and_ln786_204', cnn_ap_type/conv_2.cpp:26) [2421]  (0.978 ns)
	'or' operation ('or_ln340_316', cnn_ap_type/conv_2.cpp:26) [2422]  (0 ns)
	'select' operation ('select_ln340_215', cnn_ap_type/conv_2.cpp:26) [2432]  (0.978 ns)
	'select' operation ('select_ln340_216', cnn_ap_type/conv_2.cpp:26) [2434]  (0.978 ns)
	'add' operation ('add_ln1192_133', cnn_ap_type/conv_2.cpp:26) [2437]  (2.26 ns)
	'add' operation ('add_ln415_102', cnn_ap_type/conv_2.cpp:26) [2444]  (1.81 ns)
	'xor' operation ('xor_ln416_169', cnn_ap_type/conv_2.cpp:26) [2446]  (0 ns)
	'and' operation ('and_ln416_102', cnn_ap_type/conv_2.cpp:26) [2447]  (0.978 ns)

 <State 38>: 9.89ns
The critical path consists of the following:
	'and' operation ('and_ln781_102', cnn_ap_type/conv_2.cpp:26) [2456]  (0.978 ns)
	'or' operation ('or_ln786_102', cnn_ap_type/conv_2.cpp:26) [2462]  (0 ns)
	'xor' operation ('xor_ln786_108', cnn_ap_type/conv_2.cpp:26) [2463]  (0 ns)
	'and' operation ('and_ln786_206', cnn_ap_type/conv_2.cpp:26) [2464]  (0.978 ns)
	'or' operation ('or_ln340_319', cnn_ap_type/conv_2.cpp:26) [2465]  (0 ns)
	'select' operation ('select_ln340_107', cnn_ap_type/conv_2.cpp:26) [2468]  (0.978 ns)
	'select' operation ('select_ln340_162', cnn_ap_type/conv_2.cpp:26) [2470]  (0.978 ns)
	'add' operation ('w_sum.V', cnn_ap_type/conv_2.cpp:31) [2478]  (1.81 ns)
	'select' operation ('select_ln388_108', cnn_ap_type/conv_2.cpp:31) [2486]  (0.978 ns)
	'select' operation ('tmp.V', cnn_ap_type/conv_2.cpp:31) [2487]  (0.978 ns)
	'icmp' operation ('icmp_ln885', cnn_ap_type/conv_2.cpp:34) [2488]  (2.21 ns)

 <State 39>: 17.1ns
The critical path consists of the following:
	'select' operation ('tmp.V', cnn_ap_type/conv_2.cpp:34) [2493]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_type/conv_2.cpp:34) [2496]  (3.4 ns)
	'sub' operation ('sub_ln894', cnn_ap_type/conv_2.cpp:34) [2497]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_type/conv_2.cpp:34) [2499]  (2.55 ns)
	'icmp' operation ('icmp_ln897', cnn_ap_type/conv_2.cpp:34) [2501]  (2.47 ns)
	'and' operation ('a', cnn_ap_type/conv_2.cpp:34) [2508]  (0 ns)
	'or' operation ('or_ln899', cnn_ap_type/conv_2.cpp:34) [2514]  (0 ns)
	'add' operation ('m', cnn_ap_type/conv_2.cpp:34) [2527]  (4.42 ns)
	blocking operation 0.978 ns on control path)

 <State 40>: 9.91ns
The critical path consists of the following:
	'select' operation ('select_ln915', cnn_ap_type/conv_2.cpp:34) [2531]  (0.692 ns)
	'add' operation ('add_ln915', cnn_ap_type/conv_2.cpp:34) [2534]  (3.76 ns)
	'dcmp' operation ('tmp_68', cnn_ap_type/conv_2.cpp:34) [2542]  (5.46 ns)

 <State 41>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_68', cnn_ap_type/conv_2.cpp:34) [2542]  (5.46 ns)
	'and' operation ('and_ln924', cnn_ap_type/conv_2.cpp:34) [2543]  (0.978 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_type/conv_2.cpp:31) [2548]  (1.77 ns)
	'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_type/conv_2.cpp:31) [2548]  (0 ns)
	'store' operation ('store_ln35', cnn_ap_type/conv_2.cpp:35) of variable '__Val2__' on array 'conv_out_V' [2549]  (3.25 ns)

 <State 42>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
