$date
	Tue Nov 24 19:04:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FPGA_TB_4 $end
$var wire 8 ! wout [7:0] $end
$var reg 4 " rin [3:0] $end
$scope module fpga_inst $end
$var wire 1 # clear $end
$var wire 1 $ clock $end
$var wire 1 % i0 $end
$var wire 1 & i1 $end
$var wire 1 ' i10 $end
$var wire 1 ( i11 $end
$var wire 1 ) i2 $end
$var wire 1 * i3 $end
$var wire 1 + i4 $end
$var wire 1 , i5 $end
$var wire 1 - i6 $end
$var wire 1 . i7 $end
$var wire 1 / i8 $end
$var wire 1 0 i9 $end
$var wire 1 1 x $end
$var wire 1 2 y $end
$var wire 1 3 z $end
$var wire 8 4 w [7:0] $end
$var wire 1 5 s $end
$var wire 8 6 out [7:0] $end
$var wire 1 7 o8 $end
$var wire 1 8 o7 $end
$var wire 1 9 o6 $end
$var wire 1 : o5 $end
$var wire 1 ; o4 $end
$var wire 1 < o3 $end
$var wire 1 = o2 $end
$var wire 1 > o1 $end
$var wire 1 ? o0 $end
$var wire 8 @ e [7:0] $end
$var wire 8 A d [7:0] $end
$var wire 8 B c [7:0] $end
$var wire 8 C b [7:0] $end
$var wire 8 D a [7:0] $end
$scope module lt_0 $end
$var wire 1 $ clock $end
$var wire 1 E in1 $end
$var wire 1 F in1_b $end
$var wire 1 G in2 $end
$var wire 1 H in2_b $end
$var wire 1 I in3 $end
$var wire 1 J in3_b $end
$var wire 1 K in4 $end
$var wire 1 L in4_b $end
$var wire 1 M in5 $end
$var wire 1 N in5_b $end
$var wire 1 O out $end
$var wire 1 P out_b $end
$var wire 1 # reset $end
$var wire 32 Q temp [31:0] $end
$var reg 33 R mem [32:0] $end
$var reg 1 S q $end
$upscope $end
$scope module lt_1 $end
$var wire 1 $ clock $end
$var wire 1 T in1 $end
$var wire 1 U in1_b $end
$var wire 1 V in2 $end
$var wire 1 W in2_b $end
$var wire 1 X in3 $end
$var wire 1 Y in3_b $end
$var wire 1 Z in4 $end
$var wire 1 [ in4_b $end
$var wire 1 \ in5 $end
$var wire 1 ] in5_b $end
$var wire 1 ^ out $end
$var wire 1 _ out_b $end
$var wire 1 # reset $end
$var wire 32 ` temp [31:0] $end
$var reg 33 a mem [32:0] $end
$var reg 1 b q $end
$upscope $end
$scope module lt_2 $end
$var wire 1 $ clock $end
$var wire 1 c in1 $end
$var wire 1 d in1_b $end
$var wire 1 e in2 $end
$var wire 1 f in2_b $end
$var wire 1 g in3 $end
$var wire 1 h in3_b $end
$var wire 1 i in4 $end
$var wire 1 j in4_b $end
$var wire 1 k in5 $end
$var wire 1 l in5_b $end
$var wire 1 m out $end
$var wire 1 n out_b $end
$var wire 1 # reset $end
$var wire 32 o temp [31:0] $end
$var reg 33 p mem [32:0] $end
$var reg 1 q q $end
$upscope $end
$scope module lt_3 $end
$var wire 1 $ clock $end
$var wire 1 r in1 $end
$var wire 1 s in1_b $end
$var wire 1 t in2 $end
$var wire 1 u in2_b $end
$var wire 1 v in3 $end
$var wire 1 w in3_b $end
$var wire 1 x in4 $end
$var wire 1 y in4_b $end
$var wire 1 z in5 $end
$var wire 1 { in5_b $end
$var wire 1 | out $end
$var wire 1 } out_b $end
$var wire 1 # reset $end
$var wire 32 ~ temp [31:0] $end
$var reg 33 !" mem [32:0] $end
$var reg 1 "" q $end
$upscope $end
$scope module lt_4 $end
$var wire 1 $ clock $end
$var wire 1 #" in1 $end
$var wire 1 $" in1_b $end
$var wire 1 %" in2 $end
$var wire 1 &" in2_b $end
$var wire 1 '" in3 $end
$var wire 1 (" in3_b $end
$var wire 1 )" in4 $end
$var wire 1 *" in4_b $end
$var wire 1 +" in5 $end
$var wire 1 ," in5_b $end
$var wire 1 -" out $end
$var wire 1 ." out_b $end
$var wire 1 # reset $end
$var wire 32 /" temp [31:0] $end
$var reg 33 0" mem [32:0] $end
$var reg 1 1" q $end
$upscope $end
$scope module lt_5 $end
$var wire 1 $ clock $end
$var wire 1 2" in1 $end
$var wire 1 3" in1_b $end
$var wire 1 4" in2 $end
$var wire 1 5" in2_b $end
$var wire 1 6" in3 $end
$var wire 1 7" in3_b $end
$var wire 1 8" in4 $end
$var wire 1 9" in4_b $end
$var wire 1 :" in5 $end
$var wire 1 ;" in5_b $end
$var wire 1 <" out $end
$var wire 1 =" out_b $end
$var wire 1 # reset $end
$var wire 32 >" temp [31:0] $end
$var reg 33 ?" mem [32:0] $end
$var reg 1 @" q $end
$upscope $end
$scope module lt_6 $end
$var wire 1 $ clock $end
$var wire 1 A" in1 $end
$var wire 1 B" in1_b $end
$var wire 1 C" in2 $end
$var wire 1 D" in2_b $end
$var wire 1 E" in3 $end
$var wire 1 F" in3_b $end
$var wire 1 G" in4 $end
$var wire 1 H" in4_b $end
$var wire 1 I" in5 $end
$var wire 1 J" in5_b $end
$var wire 1 K" out $end
$var wire 1 L" out_b $end
$var wire 1 # reset $end
$var wire 32 M" temp [31:0] $end
$var reg 33 N" mem [32:0] $end
$var reg 1 O" q $end
$upscope $end
$scope module lt_7 $end
$var wire 1 $ clock $end
$var wire 1 P" in1 $end
$var wire 1 Q" in1_b $end
$var wire 1 R" in2 $end
$var wire 1 S" in2_b $end
$var wire 1 T" in3 $end
$var wire 1 U" in3_b $end
$var wire 1 V" in4 $end
$var wire 1 W" in4_b $end
$var wire 1 X" in5 $end
$var wire 1 Y" in5_b $end
$var wire 1 Z" out $end
$var wire 1 [" out_b $end
$var wire 1 # reset $end
$var wire 32 \" temp [31:0] $end
$var reg 33 ]" mem [32:0] $end
$var reg 1 ^" q $end
$upscope $end
$scope module lta_0 $end
$var wire 1 $ clock $end
$var wire 1 > in1 $end
$var wire 1 _" in1_b $end
$var wire 1 `" in2 $end
$var wire 1 a" in2_b $end
$var wire 1 ' in3 $end
$var wire 1 b" in3_b $end
$var wire 1 0 in4 $end
$var wire 1 c" in4_b $end
$var wire 1 d" in5 $end
$var wire 1 e" in5_b $end
$var wire 1 f" out $end
$var wire 1 g" out_b $end
$var wire 1 # reset $end
$var wire 32 h" temp [31:0] $end
$var reg 33 i" mem [32:0] $end
$var reg 1 j" q $end
$upscope $end
$scope module lta_1 $end
$var wire 1 $ clock $end
$var wire 1 = in1 $end
$var wire 1 k" in1_b $end
$var wire 1 ? in2 $end
$var wire 1 l" in2_b $end
$var wire 1 ' in3 $end
$var wire 1 m" in3_b $end
$var wire 1 0 in4 $end
$var wire 1 n" in4_b $end
$var wire 1 o" in5 $end
$var wire 1 p" in5_b $end
$var wire 1 q" out $end
$var wire 1 r" out_b $end
$var wire 1 # reset $end
$var wire 32 s" temp [31:0] $end
$var reg 33 t" mem [32:0] $end
$var reg 1 u" q $end
$upscope $end
$scope module lta_2 $end
$var wire 1 $ clock $end
$var wire 1 < in1 $end
$var wire 1 v" in1_b $end
$var wire 1 > in2 $end
$var wire 1 w" in2_b $end
$var wire 1 ' in3 $end
$var wire 1 x" in3_b $end
$var wire 1 0 in4 $end
$var wire 1 y" in4_b $end
$var wire 1 z" in5 $end
$var wire 1 {" in5_b $end
$var wire 1 |" out $end
$var wire 1 }" out_b $end
$var wire 1 # reset $end
$var wire 32 ~" temp [31:0] $end
$var reg 33 !# mem [32:0] $end
$var reg 1 "# q $end
$upscope $end
$scope module lta_3 $end
$var wire 1 $ clock $end
$var wire 1 ; in1 $end
$var wire 1 ## in1_b $end
$var wire 1 = in2 $end
$var wire 1 $# in2_b $end
$var wire 1 ' in3 $end
$var wire 1 %# in3_b $end
$var wire 1 0 in4 $end
$var wire 1 &# in4_b $end
$var wire 1 '# in5 $end
$var wire 1 (# in5_b $end
$var wire 1 )# out $end
$var wire 1 *# out_b $end
$var wire 1 # reset $end
$var wire 32 +# temp [31:0] $end
$var reg 33 ,# mem [32:0] $end
$var reg 1 -# q $end
$upscope $end
$scope module lta_4 $end
$var wire 1 $ clock $end
$var wire 1 : in1 $end
$var wire 1 .# in1_b $end
$var wire 1 < in2 $end
$var wire 1 /# in2_b $end
$var wire 1 ' in3 $end
$var wire 1 0# in3_b $end
$var wire 1 0 in4 $end
$var wire 1 1# in4_b $end
$var wire 1 2# in5 $end
$var wire 1 3# in5_b $end
$var wire 1 4# out $end
$var wire 1 5# out_b $end
$var wire 1 # reset $end
$var wire 32 6# temp [31:0] $end
$var reg 33 7# mem [32:0] $end
$var reg 1 8# q $end
$upscope $end
$scope module lta_5 $end
$var wire 1 $ clock $end
$var wire 1 9 in1 $end
$var wire 1 9# in1_b $end
$var wire 1 ; in2 $end
$var wire 1 :# in2_b $end
$var wire 1 ' in3 $end
$var wire 1 ;# in3_b $end
$var wire 1 0 in4 $end
$var wire 1 <# in4_b $end
$var wire 1 =# in5 $end
$var wire 1 ># in5_b $end
$var wire 1 ?# out $end
$var wire 1 @# out_b $end
$var wire 1 # reset $end
$var wire 32 A# temp [31:0] $end
$var reg 33 B# mem [32:0] $end
$var reg 1 C# q $end
$upscope $end
$scope module lta_6 $end
$var wire 1 $ clock $end
$var wire 1 8 in1 $end
$var wire 1 D# in1_b $end
$var wire 1 : in2 $end
$var wire 1 E# in2_b $end
$var wire 1 ' in3 $end
$var wire 1 F# in3_b $end
$var wire 1 0 in4 $end
$var wire 1 G# in4_b $end
$var wire 1 H# in5 $end
$var wire 1 I# in5_b $end
$var wire 1 J# out $end
$var wire 1 K# out_b $end
$var wire 1 # reset $end
$var wire 32 L# temp [31:0] $end
$var reg 33 M# mem [32:0] $end
$var reg 1 N# q $end
$upscope $end
$scope module lta_7 $end
$var wire 1 $ clock $end
$var wire 1 / in1 $end
$var wire 1 O# in1_b $end
$var wire 1 9 in2 $end
$var wire 1 P# in2_b $end
$var wire 1 ' in3 $end
$var wire 1 Q# in3_b $end
$var wire 1 0 in4 $end
$var wire 1 R# in4_b $end
$var wire 1 S# in5 $end
$var wire 1 T# in5_b $end
$var wire 1 U# out $end
$var wire 1 V# out_b $end
$var wire 1 # reset $end
$var wire 32 W# temp [31:0] $end
$var reg 33 X# mem [32:0] $end
$var reg 1 Y# q $end
$upscope $end
$scope module sb0a $end
$var wire 4 Z# in [3:0] $end
$var wire 4 [# out [3:0] $end
$var reg 16 \# configure [15:0] $end
$upscope $end
$scope module sb0b $end
$var wire 4 ]# in [3:0] $end
$var wire 4 ^# out [3:0] $end
$var reg 16 _# configure [15:0] $end
$upscope $end
$scope module sb0c $end
$var wire 4 `# in [3:0] $end
$var wire 4 a# out [3:0] $end
$var reg 16 b# configure [15:0] $end
$upscope $end
$scope module sb0d $end
$var wire 4 c# in [3:0] $end
$var wire 4 d# out [3:0] $end
$var reg 16 e# configure [15:0] $end
$upscope $end
$scope module sb0e $end
$var wire 4 f# in [3:0] $end
$var wire 4 g# out [3:0] $end
$var reg 16 h# configure [15:0] $end
$upscope $end
$scope module sb1a $end
$var wire 4 i# in [3:0] $end
$var wire 4 j# out [3:0] $end
$var reg 16 k# configure [15:0] $end
$upscope $end
$scope module sb1b $end
$var wire 4 l# in [3:0] $end
$var wire 4 m# out [3:0] $end
$var reg 16 n# configure [15:0] $end
$upscope $end
$scope module sb1c $end
$var wire 4 o# in [3:0] $end
$var wire 4 p# out [3:0] $end
$var reg 16 q# configure [15:0] $end
$upscope $end
$scope module sb1d $end
$var wire 4 r# in [3:0] $end
$var wire 4 s# out [3:0] $end
$var reg 16 t# configure [15:0] $end
$upscope $end
$scope module sb1e $end
$var wire 4 u# in [3:0] $end
$var wire 4 v# out [3:0] $end
$var reg 16 w# configure [15:0] $end
$upscope $end
$scope module sb2a $end
$var wire 4 x# in [3:0] $end
$var wire 4 y# out [3:0] $end
$var reg 16 z# configure [15:0] $end
$upscope $end
$scope module sb2b $end
$var wire 4 {# in [3:0] $end
$var wire 4 |# out [3:0] $end
$var reg 16 }# configure [15:0] $end
$upscope $end
$scope module sb2c $end
$var wire 4 ~# in [3:0] $end
$var wire 4 !$ out [3:0] $end
$var reg 16 "$ configure [15:0] $end
$upscope $end
$scope module sb2d $end
$var wire 4 #$ in [3:0] $end
$var wire 4 $$ out [3:0] $end
$var reg 16 %$ configure [15:0] $end
$upscope $end
$scope module sb2e $end
$var wire 4 &$ in [3:0] $end
$var wire 4 '$ out [3:0] $end
$var reg 16 ($ configure [15:0] $end
$upscope $end
$scope module sb3a $end
$var wire 4 )$ in [3:0] $end
$var wire 4 *$ out [3:0] $end
$var reg 16 +$ configure [15:0] $end
$upscope $end
$scope module sb3b $end
$var wire 4 ,$ in [3:0] $end
$var wire 4 -$ out [3:0] $end
$var reg 16 .$ configure [15:0] $end
$upscope $end
$scope module sb3c $end
$var wire 4 /$ in [3:0] $end
$var wire 4 0$ out [3:0] $end
$var reg 16 1$ configure [15:0] $end
$upscope $end
$scope module sb3d $end
$var wire 4 2$ in [3:0] $end
$var wire 4 3$ out [3:0] $end
$var reg 16 4$ configure [15:0] $end
$upscope $end
$scope module sb3e $end
$var wire 4 5$ in [3:0] $end
$var wire 4 6$ out [3:0] $end
$var reg 16 7$ configure [15:0] $end
$upscope $end
$scope module sb4a $end
$var wire 4 8$ in [3:0] $end
$var wire 4 9$ out [3:0] $end
$var reg 16 :$ configure [15:0] $end
$upscope $end
$scope module sb4b $end
$var wire 4 ;$ in [3:0] $end
$var wire 4 <$ out [3:0] $end
$var reg 16 =$ configure [15:0] $end
$upscope $end
$scope module sb4c $end
$var wire 4 >$ in [3:0] $end
$var wire 4 ?$ out [3:0] $end
$var reg 16 @$ configure [15:0] $end
$upscope $end
$scope module sb4d $end
$var wire 4 A$ in [3:0] $end
$var wire 4 B$ out [3:0] $end
$var reg 16 C$ configure [15:0] $end
$upscope $end
$scope module sb4e $end
$var wire 4 D$ in [3:0] $end
$var wire 4 E$ out [3:0] $end
$var reg 16 F$ configure [15:0] $end
$upscope $end
$scope module sb5a $end
$var wire 4 G$ in [3:0] $end
$var wire 4 H$ out [3:0] $end
$var reg 16 I$ configure [15:0] $end
$upscope $end
$scope module sb5b $end
$var wire 4 J$ in [3:0] $end
$var wire 4 K$ out [3:0] $end
$var reg 16 L$ configure [15:0] $end
$upscope $end
$scope module sb5c $end
$var wire 4 M$ in [3:0] $end
$var wire 4 N$ out [3:0] $end
$var reg 16 O$ configure [15:0] $end
$upscope $end
$scope module sb5d $end
$var wire 4 P$ in [3:0] $end
$var wire 4 Q$ out [3:0] $end
$var reg 16 R$ configure [15:0] $end
$upscope $end
$scope module sb5e $end
$var wire 4 S$ in [3:0] $end
$var wire 4 T$ out [3:0] $end
$var reg 16 U$ configure [15:0] $end
$upscope $end
$scope module sb6a $end
$var wire 4 V$ in [3:0] $end
$var wire 4 W$ out [3:0] $end
$var reg 16 X$ configure [15:0] $end
$upscope $end
$scope module sb6b $end
$var wire 4 Y$ in [3:0] $end
$var wire 4 Z$ out [3:0] $end
$var reg 16 [$ configure [15:0] $end
$upscope $end
$scope module sb6c $end
$var wire 4 \$ in [3:0] $end
$var wire 4 ]$ out [3:0] $end
$var reg 16 ^$ configure [15:0] $end
$upscope $end
$scope module sb6d $end
$var wire 4 _$ in [3:0] $end
$var wire 4 `$ out [3:0] $end
$var reg 16 a$ configure [15:0] $end
$upscope $end
$scope module sb6e $end
$var wire 4 b$ in [3:0] $end
$var wire 4 c$ out [3:0] $end
$var reg 16 d$ configure [15:0] $end
$upscope $end
$scope module sb7a $end
$var wire 4 e$ in [3:0] $end
$var wire 4 f$ out [3:0] $end
$var reg 16 g$ configure [15:0] $end
$upscope $end
$scope module sb7b $end
$var wire 4 h$ in [3:0] $end
$var wire 4 i$ out [3:0] $end
$var reg 16 j$ configure [15:0] $end
$upscope $end
$scope module sb7c $end
$var wire 4 k$ in [3:0] $end
$var wire 4 l$ out [3:0] $end
$var reg 16 m$ configure [15:0] $end
$upscope $end
$scope module sb7d $end
$var wire 4 n$ in [3:0] $end
$var wire 4 o$ out [3:0] $end
$var reg 16 p$ configure [15:0] $end
$upscope $end
$scope module sb7e $end
$var wire 4 q$ in [3:0] $end
$var wire 4 r$ out [3:0] $end
$var reg 16 s$ configure [15:0] $end
$upscope $end
$scope module sb8e $end
$var wire 4 t$ in [3:0] $end
$var wire 4 u$ out [3:0] $end
$var reg 16 v$ configure [15:0] $end
$upscope $end
$scope module select $end
$var wire 1 $ clock $end
$var wire 1 0 in1 $end
$var wire 1 w$ in1_b $end
$var wire 1 ' in2 $end
$var wire 1 x$ in2_b $end
$var wire 1 y$ in3 $end
$var wire 1 z$ in3_b $end
$var wire 1 {$ in4 $end
$var wire 1 |$ in4_b $end
$var wire 1 }$ in5 $end
$var wire 1 ~$ in5_b $end
$var wire 1 5 out $end
$var wire 1 !% out_b $end
$var wire 1 # reset $end
$var wire 32 "% temp [31:0] $end
$var reg 33 #% mem [32:0] $end
$var reg 1 $% q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$%
b0 #%
b0 "%
0!%
1~$
0}$
1|$
0{$
1z$
0y$
1x$
1w$
b1 v$
b1 u$
b1 t$
b1 s$
b0 r$
b0 q$
b1000100 p$
b0 o$
b0 n$
b1 m$
b0 l$
b0 k$
b1 j$
b0 i$
b0 h$
b1 g$
b0 f$
b0 e$
b1 d$
b0 c$
b0 b$
b1000100 a$
b0 `$
b0 _$
b1 ^$
b0 ]$
b0 \$
b1 [$
b0 Z$
b0 Y$
b1 X$
b0 W$
b0 V$
b1 U$
b0 T$
b0 S$
b1000100 R$
b0 Q$
b0 P$
b1 O$
b0 N$
b0 M$
b1 L$
b0 K$
b0 J$
b1 I$
b0 H$
b0 G$
b1 F$
b0 E$
b0 D$
b1000100 C$
b0 B$
b0 A$
b1 @$
b0 ?$
b0 >$
b1 =$
b0 <$
b0 ;$
b1 :$
b0 9$
b0 8$
b1 7$
b0 6$
b0 5$
b1000100 4$
b0 3$
b0 2$
b1 1$
b0 0$
b0 /$
b1 .$
b0 -$
b0 ,$
b1 +$
b0 *$
b0 )$
b1 ($
b0 '$
b0 &$
b1000100 %$
b0 $$
b0 #$
b1 "$
b0 !$
b0 ~#
b1 }#
b0 |#
b0 {#
b1 z#
b0 y#
b0 x#
b1 w#
b0 v#
b0 u#
b1000100 t#
b0 s#
b0 r#
b1 q#
b0 p#
b0 o#
b1 n#
b0 m#
b0 l#
b1 k#
b0 j#
b0 i#
b1 h#
b1 g#
b1 f#
b1000100 e#
b0 d#
b0 c#
b1 b#
b0 a#
b10 `#
b1 _#
b0 ^#
b0 ]#
b1 \#
b0 [#
b0 Z#
xY#
b0 X#
b0 W#
0V#
0U#
1T#
0S#
1R#
1Q#
1P#
1O#
xN#
b0 M#
b0 L#
0K#
0J#
1I#
0H#
1G#
1F#
1E#
1D#
xC#
b0 B#
b0 A#
0@#
0?#
1>#
0=#
1<#
1;#
1:#
19#
x8#
b0 7#
b0 6#
05#
04#
13#
02#
11#
10#
1/#
1.#
x-#
b0 ,#
b0 +#
0*#
0)#
1(#
0'#
1&#
1%#
1$#
1##
x"#
b0 !#
b0 ~"
0}"
0|"
1{"
0z"
1y"
1x"
1w"
1v"
xu"
b0 t"
b0 s"
0r"
0q"
1p"
0o"
1n"
1m"
0l"
1k"
xj"
b0 i"
b0 h"
0g"
0f"
1e"
0d"
1c"
1b"
1a"
0`"
1_"
x^"
b10000000 ]"
b0 \"
0["
0Z"
1Y"
0X"
1W"
0V"
1U"
0T"
1S"
0R"
1Q"
0P"
xO"
b1000000 N"
b0 M"
0L"
0K"
1J"
0I"
1H"
0G"
1F"
0E"
1D"
0C"
1B"
0A"
x@"
b100000 ?"
b0 >"
0="
0<"
1;"
0:"
19"
08"
17"
06"
15"
04"
13"
02"
x1"
b10000 0"
b0 /"
0."
0-"
1,"
0+"
1*"
0)"
1("
0'"
1&"
0%"
1$"
0#"
x""
b1000 !"
b0 ~
0}
0|
1{
0z
1y
0x
1w
0v
1u
0t
1s
0r
xq
b100 p
b0 o
0n
0m
1l
0k
1j
0i
1h
0g
1f
0e
1d
0c
xb
b10 a
b0 `
0_
0^
1]
0\
1[
0Z
1Y
0X
1W
0V
1U
0T
xS
b1 R
b1 Q
1P
1O
1N
0M
1L
0K
1J
0I
1H
0G
1F
0E
b0 D
b0 C
b0 B
b0 A
b0 @
1?
0>
0=
0<
0;
0:
09
08
17
b1 6
05
b0 4
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
b0 "
b1 !
$end
#20
1l"
07
0?
0_"
0w"
b0 u$
b0 g#
b10 !
1>
b1 v#
b0 t$
b0 f#
b0 `#
0O
b100 /$
b100 ~#
b1 u#
b10 o#
b10 6
1^
0P
1_
b0 Q
b10 `
0F
0U
0d
0s
0$"
03"
0B"
0Q"
1E
1T
1c
1r
1#"
12"
1A"
1P"
b11111111 D
b1 [#
b1 j#
b1 y#
b1 *$
b1 9$
b1 H$
b1 W$
b1 f$
b101 Z#
b10 ]#
b101 i#
b1 x#
b1 )$
b1 8$
b1 G$
b1 V$
b1 e$
1%
b1 "
#40
1_"
1w"
0k"
0$#
0>
b100 !
1=
b0 v#
b1 '$
b0 /$
b0 o#
b1 &$
b10 ~#
b10 u#
0^
b100 6
1m
0_
1n
b100 o
b0 `
1F
1U
1d
1s
1$"
13"
1B"
1Q"
0H
0W
0f
0u
0&"
05"
0D"
0S"
0E
0T
0c
0r
0#"
02"
0A"
0P"
1G
1V
1e
1t
1%"
14"
1C"
1R"
b0 D
b11111111 C
b0 [#
b0 j#
b0 y#
b0 *$
b0 9$
b0 H$
b0 W$
b0 f$
b1 ^#
b1 m#
b1 |#
b1 -$
b1 <$
b1 K$
b1 Z$
b1 i$
b0 Z#
b0 i#
b0 8$
b0 G$
b0 V$
b0 e$
0%
b1 ]#
b11 l#
b100 x#
b1 {#
b100 )$
b1 ,$
b1 ;$
b1 J$
b1 Y$
b1 h$
1&
b10 "
#60
1k"
1$#
0=
b0 '$
0v"
0/#
b1000 !
1<
b1 6$
b0 &$
b0 ~#
b0 u#
0m
b100 M$
b100 >$
b1 5$
b10 /$
0n
b1000 6
1|
1}
b0 o
b1000 ~
0F
0U
0d
0s
0$"
03"
0B"
0Q"
1E
1T
1c
1r
1#"
12"
1A"
1P"
b11111111 D
b1 [#
b1 j#
b1 y#
b1 *$
b1 9$
b1 H$
b1 W$
b1 f$
b101 Z#
b11 ]#
b101 i#
b101 x#
b101 )$
b1 8$
b1 G$
b1 V$
b1 e$
1%
b11 "
#80
1v"
1/#
0##
0:#
0<
b10000 !
1;
b0 6$
b1 E$
b0 5$
b1 D$
b10 &$
0|
b10000 6
1-"
0}
1."
b10000 /"
b0 ~
1F
1U
1d
1s
1$"
13"
1B"
1Q"
1H
1W
1f
1u
1&"
15"
1D"
1S"
0J
0Y
0h
0w
0("
07"
0F"
0U"
0E
0T
0c
0r
0#"
02"
0A"
0P"
0G
0V
0e
0t
0%"
04"
0C"
0R"
1I
1X
1g
1v
1'"
16"
1E"
1T"
b0 D
b0 C
b11111111 B
b0 [#
b0 j#
b0 y#
b0 *$
b0 9$
b0 H$
b0 W$
b0 f$
b0 ^#
b0 m#
b0 |#
b0 -$
b0 <$
b0 K$
b0 Z$
b0 i$
b1 a#
b1 p#
b1 !$
b1 0$
b1 ?$
b1 N$
b1 ]$
b1 l$
b0 Z#
b0 i#
b0 V$
b0 e$
0%
b0 ]#
b0 l#
b0 x#
b0 )$
b0 ,$
b0 ;$
b0 J$
b0 Y$
b0 h$
0&
b1 `#
b1 o#
b10 {#
b1 ~#
b1 /$
b100 8$
b11 >$
b100 G$
b1 M$
b1 \$
b1 k$
1)
b100 "
#100
1##
1:#
0;
b0 E$
0.#
0E#
b100000 !
1:
b1 T$
b0 D$
b1 >$
b0 &$
0-"
b101 k$
b101 \$
b1 S$
b11 M$
0."
b100000 6
1<"
1="
b0 /"
b100000 >"
0F
0U
0d
0s
0$"
03"
0B"
0Q"
1E
1T
1c
1r
1#"
12"
1A"
1P"
b11111111 D
b1 [#
b1 j#
b1 y#
b1 *$
b1 9$
b1 H$
b1 W$
b1 f$
b101 Z#
b10 ]#
b101 i#
b1 x#
b1 )$
b101 8$
b101 G$
b1 V$
b1 e$
1%
b101 "
#120
1.#
1E#
09#
0P#
0:
b1000000 !
19
b0 T$
b1 c$
b1 k$
b0 S$
b1 M$
b1 b$
b11 \$
b10 5$
0<"
b1000000 6
1K"
0="
1L"
b1000000 M"
b0 >"
1F
1U
1d
1s
1$"
13"
1B"
1Q"
0H
0W
0f
0u
0&"
05"
0D"
0S"
0E
0T
0c
0r
0#"
02"
0A"
0P"
1G
1V
1e
1t
1%"
14"
1C"
1R"
b0 D
b11111111 C
b0 [#
b0 j#
b0 y#
b0 *$
b0 9$
b0 H$
b0 W$
b0 f$
b1 ^#
b1 m#
b1 |#
b1 -$
b1 <$
b1 K$
b1 Z$
b1 i$
b0 Z#
b0 i#
b100 8$
b100 G$
b0 V$
b0 e$
0%
b1 ]#
b11 l#
b100 x#
b11 {#
b100 )$
b1 ,$
b1 ;$
b1 J$
b1 Y$
b1 h$
1&
b110 "
#140
19#
1P#
09
b0 c$
0D#
b10000000 !
18
b1 r$
b0 b$
b1 \$
b0 5$
0K"
b1 q$
b11 k$
b10 D$
0L"
b10000000 6
1Z"
1["
b0 M"
b10000000 \"
0F
0U
0d
0s
0$"
03"
0B"
0Q"
1E
1T
1c
1r
1#"
12"
1A"
1P"
b11111111 D
b1 [#
b1 j#
b1 y#
b1 *$
b1 9$
b1 H$
b1 W$
b1 f$
b101 Z#
b11 ]#
b101 i#
b101 x#
b101 )$
b101 8$
b101 G$
b1 V$
b1 e$
1%
b111 "
#160
