

================================================================
== Vitis HLS Report for 'hdc_maxi'
================================================================
* Date:           Thu Jan  5 05:21:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.180 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    88094|   181627|  0.881 ms|  1.816 ms|  88095|  181628|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+---------------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) |   Iteration   |  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |    Latency    |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+---------------+-----------+-----------+-------+----------+
        |- hdc_maxi_label0                   |    82081|   175613|  82081 ~ 87781|          -|          -|  1 ~ 2|        no|
        | + VITIS_LOOP_46_6_VITIS_LOOP_48_7  |    79800|    85500|        42 ~ 45|          -|          -|   1900|        no|
        +------------------------------------+---------+---------+---------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 66 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 64 
57 --> 58 
58 --> 59 
59 --> 60 63 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 56 
64 --> 65 
65 --> 66 
66 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 67 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%label_1_loc = alloca i64 1"   --->   Operation 68 'alloca' 'label_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 69 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc = alloca i64 1"   --->   Operation 70 'alloca' 'tmp_dest_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_id_V_loc = alloca i64 1"   --->   Operation 71 'alloca' 'tmp_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_last_V_loc = alloca i64 1"   --->   Operation 72 'alloca' 'tmp_last_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_user_V_loc = alloca i64 1"   --->   Operation 73 'alloca' 'tmp_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc = alloca i64 1"   --->   Operation 74 'alloca' 'tmp_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc = alloca i64 1"   --->   Operation 75 'alloca' 'tmp_keep_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%new_IM_0_01_loc = alloca i64 1"   --->   Operation 76 'alloca' 'new_IM_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%new_IM_1_02_loc = alloca i64 1"   --->   Operation 77 'alloca' 'new_IM_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%AM = alloca i64 1" [AAHLS_Final_Project_deploy/HDC.cpp:20]   --->   Operation 78 'alloca' 'AM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ngram = alloca i64 1" [AAHLS_Final_Project_deploy/HDC.cpp:33]   --->   Operation 79 'alloca' 'ngram' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%test_data_d = alloca i64 1" [AAHLS_Final_Project_deploy/HDC.cpp:39]   --->   Operation 80 'alloca' 'test_data_d' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln31 = store i2 0, i2 %d" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 82 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.44>
ST_2 : Operation 83 [2/2] (4.44ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_15_1, i32 %IM_V_data_V, i4 %IM_V_keep_V, i4 %IM_V_strb_V, i1 %IM_V_user_V, i1 %IM_V_last_V, i1 %IM_V_id_V, i1 %IM_V_dest_V, i8192 %new_IM_1_02_loc, i8192 %new_IM_0_01_loc"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 84 [1/2] (3.35ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_15_1, i32 %IM_V_data_V, i4 %IM_V_keep_V, i4 %IM_V_strb_V, i1 %IM_V_user_V, i1 %IM_V_last_V, i1 %IM_V_id_V, i1 %IM_V_dest_V, i8192 %new_IM_1_02_loc, i8192 %new_IM_0_01_loc"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 3.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 85 'wait' 'empty_35' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.42>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 86 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (4.42ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, i32 %AM_out_V_data_V, i4 %AM_out_V_keep_V, i4 %AM_out_V_strb_V, i1 %AM_out_V_user_V, i1 %AM_out_V_last_V, i1 %AM_out_V_id_V, i1 %AM_out_V_dest_V, i128 %AM"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 4.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, i32 %AM_out_V_data_V, i4 %AM_out_V_keep_V, i4 %AM_out_V_strb_V, i1 %AM_out_V_user_V, i1 %AM_out_V_last_V, i1 %AM_out_V_id_V, i1 %AM_out_V_dest_V, i128 %AM"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [AAHLS_Final_Project_deploy/HDC.cpp:5]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_data_V_data_V, i4 %test_data_V_keep_V, i4 %test_data_V_strb_V, i1 %test_data_V_user_V, i1 %test_data_V_last_V, i1 %test_data_V_id_V, i1 %test_data_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_data_V_data_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %test_data_V_keep_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %test_data_V_strb_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_data_V_user_V"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_data_V_last_V"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_data_V_id_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_data_V_dest_V"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_label_out_V_data_V, i4 %test_label_out_V_keep_V, i4 %test_label_out_V_strb_V, i1 %test_label_out_V_user_V, i1 %test_label_out_V_last_V, i1 %test_label_out_V_id_V, i1 %test_label_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_label_out_V_data_V"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %test_label_out_V_keep_V"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %test_label_out_V_strb_V"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_label_out_V_user_V"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_label_out_V_last_V"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_label_out_V_id_V"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %test_label_out_V_dest_V"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IM_V_data_V, i4 %IM_V_keep_V, i4 %IM_V_strb_V, i1 %IM_V_user_V, i1 %IM_V_last_V, i1 %IM_V_id_V, i1 %IM_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %IM_V_data_V"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IM_V_keep_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IM_V_strb_V"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IM_V_user_V"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IM_V_last_V"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IM_V_id_V"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IM_V_dest_V"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AM_out_V_data_V, i4 %AM_out_V_keep_V, i4 %AM_out_V_strb_V, i1 %AM_out_V_user_V, i1 %AM_out_V_last_V, i1 %AM_out_V_id_V, i1 %AM_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AM_out_V_data_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %AM_out_V_keep_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %AM_out_V_strb_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %AM_out_V_user_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %AM_out_V_last_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %AM_out_V_id_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %AM_out_V_dest_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %AM"   --->   Operation 123 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %test_data_d"   --->   Operation 124 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%new_IM_1_02_loc_load = load i8192 %new_IM_1_02_loc"   --->   Operation 125 'load' 'new_IM_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%new_IM_0_01_loc_load = load i8192 %new_IM_0_01_loc"   --->   Operation 126 'load' 'new_IM_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%ngram_addr = getelementptr i128 %ngram, i64 0, i64 0"   --->   Operation 128 'getelementptr' 'ngram_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%ngram_addr_2 = getelementptr i128 %ngram, i64 0, i64 1"   --->   Operation 129 'getelementptr' 'ngram_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%ngram_addr_3 = getelementptr i128 %ngram, i64 0, i64 2"   --->   Operation 130 'getelementptr' 'ngram_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%ngram_addr_4 = getelementptr i128 %ngram, i64 0, i64 3"   --->   Operation 131 'getelementptr' 'ngram_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%ngram_addr_5 = getelementptr i128 %ngram, i64 0, i64 4"   --->   Operation 132 'getelementptr' 'ngram_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%ngram_addr_6 = getelementptr i128 %ngram, i64 0, i64 5"   --->   Operation 133 'getelementptr' 'ngram_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%ngram_addr_7 = getelementptr i128 %ngram, i64 0, i64 6"   --->   Operation 134 'getelementptr' 'ngram_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%ngram_addr_8 = getelementptr i128 %ngram, i64 0, i64 7"   --->   Operation 135 'getelementptr' 'ngram_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%ngram_addr_9 = getelementptr i128 %ngram, i64 0, i64 8"   --->   Operation 136 'getelementptr' 'ngram_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%ngram_addr_10 = getelementptr i128 %ngram, i64 0, i64 9"   --->   Operation 137 'getelementptr' 'ngram_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%ngram_addr_11 = getelementptr i128 %ngram, i64 0, i64 10"   --->   Operation 138 'getelementptr' 'ngram_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%ngram_addr_12 = getelementptr i128 %ngram, i64 0, i64 11"   --->   Operation 139 'getelementptr' 'ngram_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%ngram_addr_13 = getelementptr i128 %ngram, i64 0, i64 12"   --->   Operation 140 'getelementptr' 'ngram_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%ngram_addr_14 = getelementptr i128 %ngram, i64 0, i64 13"   --->   Operation 141 'getelementptr' 'ngram_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%ngram_addr_15 = getelementptr i128 %ngram, i64 0, i64 14"   --->   Operation 142 'getelementptr' 'ngram_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%ngram_addr_16 = getelementptr i128 %ngram, i64 0, i64 15"   --->   Operation 143 'getelementptr' 'ngram_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%ngram_addr_17 = getelementptr i128 %ngram, i64 0, i64 16"   --->   Operation 144 'getelementptr' 'ngram_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%ngram_addr_18 = getelementptr i128 %ngram, i64 0, i64 17"   --->   Operation 145 'getelementptr' 'ngram_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%ngram_addr_19 = getelementptr i128 %ngram, i64 0, i64 18"   --->   Operation 146 'getelementptr' 'ngram_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%ngram_addr_20 = getelementptr i128 %ngram, i64 0, i64 19"   --->   Operation 147 'getelementptr' 'ngram_addr_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%ngram_addr_21 = getelementptr i128 %ngram, i64 0, i64 20"   --->   Operation 148 'getelementptr' 'ngram_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%ngram_addr_22 = getelementptr i128 %ngram, i64 0, i64 21"   --->   Operation 149 'getelementptr' 'ngram_addr_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%ngram_addr_23 = getelementptr i128 %ngram, i64 0, i64 22"   --->   Operation 150 'getelementptr' 'ngram_addr_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%ngram_addr_24 = getelementptr i128 %ngram, i64 0, i64 23"   --->   Operation 151 'getelementptr' 'ngram_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%ngram_addr_25 = getelementptr i128 %ngram, i64 0, i64 24"   --->   Operation 152 'getelementptr' 'ngram_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%ngram_addr_26 = getelementptr i128 %ngram, i64 0, i64 25"   --->   Operation 153 'getelementptr' 'ngram_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%ngram_addr_27 = getelementptr i128 %ngram, i64 0, i64 26"   --->   Operation 154 'getelementptr' 'ngram_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%ngram_addr_28 = getelementptr i128 %ngram, i64 0, i64 27"   --->   Operation 155 'getelementptr' 'ngram_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%ngram_addr_29 = getelementptr i128 %ngram, i64 0, i64 28"   --->   Operation 156 'getelementptr' 'ngram_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%ngram_addr_30 = getelementptr i128 %ngram, i64 0, i64 29"   --->   Operation 157 'getelementptr' 'ngram_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%ngram_addr_31 = getelementptr i128 %ngram, i64 0, i64 30"   --->   Operation 158 'getelementptr' 'ngram_addr_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%ngram_addr_32 = getelementptr i128 %ngram, i64 0, i64 31"   --->   Operation 159 'getelementptr' 'ngram_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%ngram_addr_33 = getelementptr i128 %ngram, i64 0, i64 32"   --->   Operation 160 'getelementptr' 'ngram_addr_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%ngram_addr_34 = getelementptr i128 %ngram, i64 0, i64 33"   --->   Operation 161 'getelementptr' 'ngram_addr_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%ngram_addr_35 = getelementptr i128 %ngram, i64 0, i64 34"   --->   Operation 162 'getelementptr' 'ngram_addr_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%ngram_addr_36 = getelementptr i128 %ngram, i64 0, i64 35"   --->   Operation 163 'getelementptr' 'ngram_addr_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%ngram_addr_37 = getelementptr i128 %ngram, i64 0, i64 36"   --->   Operation 164 'getelementptr' 'ngram_addr_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%ngram_addr_38 = getelementptr i128 %ngram, i64 0, i64 37"   --->   Operation 165 'getelementptr' 'ngram_addr_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%ngram_addr_39 = getelementptr i128 %ngram, i64 0, i64 38"   --->   Operation 166 'getelementptr' 'ngram_addr_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%ngram_addr_40 = getelementptr i128 %ngram, i64 0, i64 39"   --->   Operation 167 'getelementptr' 'ngram_addr_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%ngram_addr_41 = getelementptr i128 %ngram, i64 0, i64 40"   --->   Operation 168 'getelementptr' 'ngram_addr_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%ngram_addr_42 = getelementptr i128 %ngram, i64 0, i64 41"   --->   Operation 169 'getelementptr' 'ngram_addr_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%ngram_addr_43 = getelementptr i128 %ngram, i64 0, i64 42"   --->   Operation 170 'getelementptr' 'ngram_addr_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%ngram_addr_44 = getelementptr i128 %ngram, i64 0, i64 43"   --->   Operation 171 'getelementptr' 'ngram_addr_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%ngram_addr_45 = getelementptr i128 %ngram, i64 0, i64 44"   --->   Operation 172 'getelementptr' 'ngram_addr_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%ngram_addr_46 = getelementptr i128 %ngram, i64 0, i64 45"   --->   Operation 173 'getelementptr' 'ngram_addr_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%ngram_addr_47 = getelementptr i128 %ngram, i64 0, i64 46"   --->   Operation 174 'getelementptr' 'ngram_addr_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%ngram_addr_48 = getelementptr i128 %ngram, i64 0, i64 47"   --->   Operation 175 'getelementptr' 'ngram_addr_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%ngram_addr_49 = getelementptr i128 %ngram, i64 0, i64 48"   --->   Operation 176 'getelementptr' 'ngram_addr_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%ngram_addr_50 = getelementptr i128 %ngram, i64 0, i64 49"   --->   Operation 177 'getelementptr' 'ngram_addr_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%ngram_addr_51 = getelementptr i128 %ngram, i64 0, i64 50"   --->   Operation 178 'getelementptr' 'ngram_addr_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%ngram_addr_52 = getelementptr i128 %ngram, i64 0, i64 51"   --->   Operation 179 'getelementptr' 'ngram_addr_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%ngram_addr_53 = getelementptr i128 %ngram, i64 0, i64 52"   --->   Operation 180 'getelementptr' 'ngram_addr_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%ngram_addr_54 = getelementptr i128 %ngram, i64 0, i64 53"   --->   Operation 181 'getelementptr' 'ngram_addr_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%ngram_addr_55 = getelementptr i128 %ngram, i64 0, i64 54"   --->   Operation 182 'getelementptr' 'ngram_addr_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%ngram_addr_56 = getelementptr i128 %ngram, i64 0, i64 55"   --->   Operation 183 'getelementptr' 'ngram_addr_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%ngram_addr_57 = getelementptr i128 %ngram, i64 0, i64 56"   --->   Operation 184 'getelementptr' 'ngram_addr_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%ngram_addr_58 = getelementptr i128 %ngram, i64 0, i64 57"   --->   Operation 185 'getelementptr' 'ngram_addr_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%ngram_addr_59 = getelementptr i128 %ngram, i64 0, i64 58"   --->   Operation 186 'getelementptr' 'ngram_addr_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%ngram_addr_60 = getelementptr i128 %ngram, i64 0, i64 59"   --->   Operation 187 'getelementptr' 'ngram_addr_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%ngram_addr_61 = getelementptr i128 %ngram, i64 0, i64 60"   --->   Operation 188 'getelementptr' 'ngram_addr_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%ngram_addr_62 = getelementptr i128 %ngram, i64 0, i64 61"   --->   Operation 189 'getelementptr' 'ngram_addr_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%ngram_addr_63 = getelementptr i128 %ngram, i64 0, i64 62"   --->   Operation 190 'getelementptr' 'ngram_addr_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%ngram_addr_64 = getelementptr i128 %ngram, i64 0, i64 63"   --->   Operation 191 'getelementptr' 'ngram_addr_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%ngram_addr_65 = getelementptr i128 %ngram, i64 0, i64 64"   --->   Operation 192 'getelementptr' 'ngram_addr_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%ngram_addr_66 = getelementptr i128 %ngram, i64 0, i64 65"   --->   Operation 193 'getelementptr' 'ngram_addr_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%ngram_addr_67 = getelementptr i128 %ngram, i64 0, i64 66"   --->   Operation 194 'getelementptr' 'ngram_addr_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%ngram_addr_68 = getelementptr i128 %ngram, i64 0, i64 67"   --->   Operation 195 'getelementptr' 'ngram_addr_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%ngram_addr_69 = getelementptr i128 %ngram, i64 0, i64 68"   --->   Operation 196 'getelementptr' 'ngram_addr_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%ngram_addr_70 = getelementptr i128 %ngram, i64 0, i64 69"   --->   Operation 197 'getelementptr' 'ngram_addr_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%ngram_addr_71 = getelementptr i128 %ngram, i64 0, i64 70"   --->   Operation 198 'getelementptr' 'ngram_addr_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%ngram_addr_72 = getelementptr i128 %ngram, i64 0, i64 71"   --->   Operation 199 'getelementptr' 'ngram_addr_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%ngram_addr_73 = getelementptr i128 %ngram, i64 0, i64 72"   --->   Operation 200 'getelementptr' 'ngram_addr_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%ngram_addr_74 = getelementptr i128 %ngram, i64 0, i64 73"   --->   Operation 201 'getelementptr' 'ngram_addr_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%ngram_addr_75 = getelementptr i128 %ngram, i64 0, i64 74"   --->   Operation 202 'getelementptr' 'ngram_addr_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%ngram_addr_76 = getelementptr i128 %ngram, i64 0, i64 75"   --->   Operation 203 'getelementptr' 'ngram_addr_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%ngram_addr_77 = getelementptr i128 %ngram, i64 0, i64 76"   --->   Operation 204 'getelementptr' 'ngram_addr_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%ngram_addr_78 = getelementptr i128 %ngram, i64 0, i64 77"   --->   Operation 205 'getelementptr' 'ngram_addr_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%ngram_addr_79 = getelementptr i128 %ngram, i64 0, i64 78"   --->   Operation 206 'getelementptr' 'ngram_addr_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%ngram_addr_80 = getelementptr i128 %ngram, i64 0, i64 79"   --->   Operation 207 'getelementptr' 'ngram_addr_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%ngram_addr_81 = getelementptr i128 %ngram, i64 0, i64 80"   --->   Operation 208 'getelementptr' 'ngram_addr_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%ngram_addr_82 = getelementptr i128 %ngram, i64 0, i64 81"   --->   Operation 209 'getelementptr' 'ngram_addr_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%ngram_addr_83 = getelementptr i128 %ngram, i64 0, i64 82"   --->   Operation 210 'getelementptr' 'ngram_addr_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%ngram_addr_84 = getelementptr i128 %ngram, i64 0, i64 83"   --->   Operation 211 'getelementptr' 'ngram_addr_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%ngram_addr_85 = getelementptr i128 %ngram, i64 0, i64 84"   --->   Operation 212 'getelementptr' 'ngram_addr_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%ngram_addr_86 = getelementptr i128 %ngram, i64 0, i64 85"   --->   Operation 213 'getelementptr' 'ngram_addr_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%ngram_addr_87 = getelementptr i128 %ngram, i64 0, i64 86"   --->   Operation 214 'getelementptr' 'ngram_addr_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%ngram_addr_88 = getelementptr i128 %ngram, i64 0, i64 87"   --->   Operation 215 'getelementptr' 'ngram_addr_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%ngram_addr_89 = getelementptr i128 %ngram, i64 0, i64 88"   --->   Operation 216 'getelementptr' 'ngram_addr_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%ngram_addr_90 = getelementptr i128 %ngram, i64 0, i64 89"   --->   Operation 217 'getelementptr' 'ngram_addr_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%ngram_addr_91 = getelementptr i128 %ngram, i64 0, i64 90"   --->   Operation 218 'getelementptr' 'ngram_addr_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%ngram_addr_92 = getelementptr i128 %ngram, i64 0, i64 91"   --->   Operation 219 'getelementptr' 'ngram_addr_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%ngram_addr_93 = getelementptr i128 %ngram, i64 0, i64 92"   --->   Operation 220 'getelementptr' 'ngram_addr_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%ngram_addr_94 = getelementptr i128 %ngram, i64 0, i64 93"   --->   Operation 221 'getelementptr' 'ngram_addr_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%ngram_addr_95 = getelementptr i128 %ngram, i64 0, i64 94"   --->   Operation 222 'getelementptr' 'ngram_addr_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc35" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 223 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%d_1 = load i2 %d" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 224 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %d_1, i32 1" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 225 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 2, i64 1"   --->   Operation 226 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (1.56ns)   --->   "%d_2 = add i2 %d_1, i2 1" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 227 'add' 'd_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp, void %for.inc35.split, void %for.end137" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 228 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 229 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_8 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_2, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 230 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 231 'wait' 'empty_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 232 [2/2] (4.42ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_40_5, i32 %test_data_V_data_V, i4 %test_data_V_keep_V, i4 %test_data_V_strb_V, i1 %test_data_V_user_V, i1 %test_data_V_last_V, i1 %test_data_V_id_V, i1 %test_data_V_dest_V, i512 %test_data_d, i4 %tmp_keep_V_loc, i4 %tmp_strb_V_loc, i1 %tmp_user_V_loc, i1 %tmp_last_V_loc, i1 %tmp_id_V_loc, i1 %tmp_dest_V_loc"   --->   Operation 232 'call' 'call_ln0' <Predicate = (!tmp)> <Delay = 4.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_3, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 233 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_9 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_4, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 234 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_9 : Operation 235 [1/2] (3.24ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_40_5, i32 %test_data_V_data_V, i4 %test_data_V_keep_V, i4 %test_data_V_strb_V, i1 %test_data_V_user_V, i1 %test_data_V_last_V, i1 %test_data_V_id_V, i1 %test_data_V_dest_V, i512 %test_data_d, i4 %tmp_keep_V_loc, i4 %tmp_strb_V_loc, i1 %tmp_user_V_loc, i1 %tmp_last_V_loc, i1 %tmp_id_V_loc, i1 %tmp_dest_V_loc"   --->   Operation 235 'call' 'call_ln0' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_5, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 236 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_10 : Operation 237 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_6, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 237 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 238 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_7, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 239 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_11 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_8, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 240 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_9, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 241 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_12 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_10, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 242 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_11, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 243 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_13 : Operation 244 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_12, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 244 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 245 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_13, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 245 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_14 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_14, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 246 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_15, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 247 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_15 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_16, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 248 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_17, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 249 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_16 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_18, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 250 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_19, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 251 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_17 : Operation 252 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_20, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 252 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_21, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 253 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_18 : Operation 254 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_22, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 254 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_23, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 255 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_19 : Operation 256 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_24, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 256 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_25, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 257 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_20 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_26, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 258 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_27, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 259 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_21 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_28, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 260 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_29, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 261 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_22 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_30, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 262 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_31, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 263 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_23 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_32, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 264 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_33, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 265 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_24 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_34, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 266 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_35, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 267 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_25 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_36, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 268 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_37, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 269 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_26 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_38, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 270 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_39, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 271 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_27 : Operation 272 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_40, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 272 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_41, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 273 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_28 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_42, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 274 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_43, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 275 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_29 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_44, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 276 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_45, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 277 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_30 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_46, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 278 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_47, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 279 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_31 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_48, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 280 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_49, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 281 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_32 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_50, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 282 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_51, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 283 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_33 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_52, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 284 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_53, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 285 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_34 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_54, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 286 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_55, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 287 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_35 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_56, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 288 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_57, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 289 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_36 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_58, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 290 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_59, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 291 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_37 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_60, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 292 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 293 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_61, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 293 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_38 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_62, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 294 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_63, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 295 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_39 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_64, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 296 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_65, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 297 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_40 : Operation 298 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_66, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 298 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_67, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 299 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_41 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_68, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 300 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 301 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_69, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 301 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_42 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_70, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 302 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 303 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_71, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 303 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_43 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_72, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 304 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 305 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_73, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 305 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_44 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_74, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 306 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_75, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 307 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_45 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_76, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 308 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_77, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 309 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_46 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_78, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 310 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 311 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_79, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 311 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_47 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_80, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 312 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 313 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_81, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 313 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_48 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_82, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 314 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_83, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 315 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_49 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_84, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 316 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 50 <SV = 49> <Delay = 3.25>
ST_50 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_85, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 317 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_50 : Operation 318 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_86, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 318 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_87, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 319 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_51 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_88, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 320 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 52 <SV = 51> <Delay = 3.25>
ST_52 : Operation 321 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_89, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 321 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_52 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_90, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 322 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 323 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_91, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 323 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_53 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_92, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 324 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 54 <SV = 53> <Delay = 3.25>
ST_54 : Operation 325 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_93, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 325 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_54 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_94, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 326 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 55 <SV = 54> <Delay = 3.25>
ST_55 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [AAHLS_Final_Project_deploy/HDC.cpp:33]   --->   Operation 327 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 328 [1/1] (3.25ns)   --->   "%store_ln36 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_95, i128 79228162532711081671548469249, i16 65535" [AAHLS_Final_Project_deploy/HDC.cpp:36]   --->   Operation 328 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_55 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc_load = load i4 %tmp_keep_V_loc"   --->   Operation 329 'load' 'tmp_keep_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc_load = load i4 %tmp_strb_V_loc"   --->   Operation 330 'load' 'tmp_strb_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_user_V_loc_load = load i1 %tmp_user_V_loc"   --->   Operation 331 'load' 'tmp_user_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_last_V_loc_load = load i1 %tmp_last_V_loc"   --->   Operation 332 'load' 'tmp_last_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_id_V_loc_load = load i1 %tmp_id_V_loc"   --->   Operation 333 'load' 'tmp_id_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc_load = load i1 %tmp_dest_V_loc"   --->   Operation 334 'load' 'tmp_dest_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 335 [1/1] (1.58ns)   --->   "%br_ln46 = br void %VITIS_LOOP_51_8" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 335 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 56 <SV = 55> <Delay = 2.64>
ST_56 : Operation 336 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 %add_ln46_1, void %for.inc89, i11 0, void %for.inc35.split" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 336 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 337 [1/1] (0.00ns)   --->   "%t = phi i3 %select_ln46_1, void %for.inc89, i3 0, void %for.inc35.split" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 337 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 338 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln48, void %for.inc89, i9 0, void %for.inc35.split" [AAHLS_Final_Project_deploy/HDC.cpp:48]   --->   Operation 338 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 339 [1/1] (1.88ns)   --->   "%icmp_ln46 = icmp_eq  i11 %indvar_flatten6, i11 1900" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 339 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 340 [1/1] (1.63ns)   --->   "%add_ln46_1 = add i11 %indvar_flatten6, i11 1" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 340 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc92, void %for.body103.preheader" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 341 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 342 [1/1] (1.65ns)   --->   "%add_ln46 = add i3 %t, i3 1" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 342 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 343 [1/1] (1.66ns)   --->   "%icmp_ln48 = icmp_eq  i9 %i, i9 380" [AAHLS_Final_Project_deploy/HDC.cpp:48]   --->   Operation 343 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 344 [1/1] (0.96ns)   --->   "%select_ln46 = select i1 %icmp_ln48, i9 0, i9 %i" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 344 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 345 [1/1] (0.98ns)   --->   "%select_ln46_1 = select i1 %icmp_ln48, i3 %add_ln46, i3 %t" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 345 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 346 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10, i128 %AM, i128 %ngram, i32 %label_1_loc"   --->   Operation 346 'call' 'call_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %select_ln46_1" [AAHLS_Final_Project_deploy/HDC.cpp:46]   --->   Operation 347 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 348 [1/1] (1.82ns)   --->   "%add_ln55 = add i9 %select_ln46, i9 %zext_ln46" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 348 'add' 'add_ln55' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 349 [2/2] (3.25ns)   --->   "%call_ln55 = call void @hdc_maxi_Pipeline_VITIS_LOOP_51_8, i9 %add_ln55, i8192 %new_IM_1_02_loc_load, i8192 %new_IM_0_01_loc_load, i3 %select_ln46_1, i512 %test_data_d, i32 %tmp_loc" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 349 'call' 'call_ln55' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 350 [1/2] (0.00ns)   --->   "%call_ln55 = call void @hdc_maxi_Pipeline_VITIS_LOOP_51_8, i9 %add_ln55, i8192 %new_IM_1_02_loc_load, i8192 %new_IM_0_01_loc_load, i3 %select_ln46_1, i512 %test_data_d, i32 %tmp_loc" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 350 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 3.25>
ST_59 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_6_VITIS_LOOP_48_7_str"   --->   Operation 351 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1900, i64 1900, i64 1900"   --->   Operation 352 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [AAHLS_Final_Project_deploy/HDC.cpp:49]   --->   Operation 353 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i32 %tmp_loc"   --->   Operation 354 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_loc_load, i32 31" [AAHLS_Final_Project_deploy/HDC.cpp:60]   --->   Operation 355 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_10, void %for.inc89, void %if.then82" [AAHLS_Final_Project_deploy/HDC.cpp:60]   --->   Operation 356 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 357 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %select_ln46, i32 2, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 357 'partselect' 'lshr_ln3' <Predicate = (tmp_10)> <Delay = 0.00>
ST_59 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %lshr_ln3" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 358 'zext' 'zext_ln61' <Predicate = (tmp_10)> <Delay = 0.00>
ST_59 : Operation 359 [1/1] (0.00ns)   --->   "%ngram_addr_1 = getelementptr i128 %ngram, i64 0, i64 %zext_ln61" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 359 'getelementptr' 'ngram_addr_1' <Predicate = (tmp_10)> <Delay = 0.00>
ST_59 : Operation 360 [2/2] (3.25ns)   --->   "%ngram_load = load i7 %ngram_addr_1" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 360 'load' 'ngram_load' <Predicate = (tmp_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 60 <SV = 59> <Delay = 3.25>
ST_60 : Operation 361 [1/2] (3.25ns)   --->   "%ngram_load = load i7 %ngram_addr_1" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 361 'load' 'ngram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 61 <SV = 60> <Delay = 4.89>
ST_61 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i9 %select_ln46" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 362 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln61, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 363 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node sub_ln61)   --->   "%zext_ln61_1 = zext i7 %shl_ln6" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 364 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node sub_ln61)   --->   "%lshr_ln61 = lshr i128 %ngram_load, i128 %zext_ln61_1" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 365 'lshr' 'lshr_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node sub_ln61)   --->   "%trunc_ln61_1 = trunc i128 %lshr_ln61" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 366 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 367 [1/1] (4.89ns) (out node of the LUT)   --->   "%sub_ln61 = sub i32 0, i32 %trunc_ln61_1" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 367 'sub' 'sub_ln61' <Predicate = true> <Delay = 4.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.42>
ST_62 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i7 %shl_ln6" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 368 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i32 %sub_ln61" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 369 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 370 [1/1] (4.42ns)   --->   "%shl_ln61 = shl i128 %zext_ln61_3, i128 %zext_ln61_2" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 370 'shl' 'shl_ln61' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.92>
ST_63 : Operation 371 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln61 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %ngram" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 371 'specbramwithbyteenable' 'specbramwithbyteenable_ln61' <Predicate = (tmp_10)> <Delay = 0.00>
ST_63 : Operation 372 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln61, i2 0" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 372 'bitconcatenate' 'udiv' <Predicate = (tmp_10)> <Delay = 0.00>
ST_63 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i4 %udiv" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 373 'zext' 'zext_ln61_4' <Predicate = (tmp_10)> <Delay = 0.00>
ST_63 : Operation 374 [1/1] (2.66ns)   --->   "%shl_ln61_1 = shl i16 15, i16 %zext_ln61_4" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 374 'shl' 'shl_ln61_1' <Predicate = (tmp_10)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln61 = store void @_ssdm_op_Write.bram.i128, i7 %ngram_addr_1, i128 %shl_ln61, i16 %shl_ln61_1" [AAHLS_Final_Project_deploy/HDC.cpp:61]   --->   Operation 375 'store' 'store_ln61' <Predicate = (tmp_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>
ST_63 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc89" [AAHLS_Final_Project_deploy/HDC.cpp:62]   --->   Operation 376 'br' 'br_ln62' <Predicate = (tmp_10)> <Delay = 0.00>
ST_63 : Operation 377 [1/1] (1.82ns)   --->   "%add_ln48 = add i9 %select_ln46, i9 1" [AAHLS_Final_Project_deploy/HDC.cpp:48]   --->   Operation 377 'add' 'add_ln48' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_51_8" [AAHLS_Final_Project_deploy/HDC.cpp:48]   --->   Operation 378 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 64 <SV = 56> <Delay = 3.17>
ST_64 : Operation 379 [1/2] (3.17ns)   --->   "%call_ln0 = call void @hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10, i128 %AM, i128 %ngram, i32 %label_1_loc"   --->   Operation 379 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 57> <Delay = 0.00>
ST_65 : Operation 380 [1/1] (0.00ns)   --->   "%label_1_loc_load = load i32 %label_1_loc"   --->   Operation 380 'load' 'label_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 381 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %test_label_out_V_data_V, i4 %test_label_out_V_keep_V, i4 %test_label_out_V_strb_V, i1 %test_label_out_V_user_V, i1 %test_label_out_V_last_V, i1 %test_label_out_V_id_V, i1 %test_label_out_V_dest_V, i32 %label_1_loc_load, i4 %tmp_keep_V_loc_load, i4 %tmp_strb_V_loc_load, i1 %tmp_user_V_loc_load, i1 %tmp_last_V_loc_load, i1 %tmp_id_V_loc_load, i1 %tmp_dest_V_loc_load"   --->   Operation 381 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 66 <SV = 58> <Delay = 1.58>
ST_66 : Operation 382 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %test_label_out_V_data_V, i4 %test_label_out_V_keep_V, i4 %test_label_out_V_strb_V, i1 %test_label_out_V_user_V, i1 %test_label_out_V_last_V, i1 %test_label_out_V_id_V, i1 %test_label_out_V_dest_V, i32 %label_1_loc_load, i4 %tmp_keep_V_loc_load, i4 %tmp_strb_V_loc_load, i1 %tmp_user_V_loc_load, i1 %tmp_last_V_loc_load, i1 %tmp_id_V_loc_load, i1 %tmp_dest_V_loc_load"   --->   Operation 382 'write' 'write_ln304' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_66 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %tmp_last_V_loc_load, void %for.inc134, void %for.end137"   --->   Operation 383 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 384 [1/1] (1.58ns)   --->   "%store_ln31 = store i2 %d_2, i2 %d" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 384 'store' 'store_ln31' <Predicate = (!tmp & !tmp_last_V_loc_load)> <Delay = 1.58>
ST_66 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc35" [AAHLS_Final_Project_deploy/HDC.cpp:31]   --->   Operation 385 'br' 'br_ln31' <Predicate = (!tmp & !tmp_last_V_loc_load)> <Delay = 0.00>
ST_66 : Operation 386 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [AAHLS_Final_Project_deploy/HDC.cpp:89]   --->   Operation 386 'ret' 'ret_ln89' <Predicate = (tmp_last_V_loc_load) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('d') [29]  (0 ns)
	'store' operation ('store_ln31', AAHLS_Final_Project_deploy/HDC.cpp:31) of constant 0 on local variable 'd' [182]  (1.59 ns)

 <State 2>: 4.45ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' [80]  (4.45 ns)

 <State 3>: 3.36ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' [80]  (3.36 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 4.42ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' [85]  (4.42 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 4.42ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' [288]  (4.42 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [194]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [196]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [198]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [200]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [202]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [204]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [206]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [208]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [210]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [212]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [214]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [216]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [218]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [220]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [222]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [224]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [226]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [228]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [230]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [232]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [234]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [236]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [238]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [240]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [242]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [244]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [246]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [248]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [250]  (3.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [252]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [254]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [256]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [258]  (3.25 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [260]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [262]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [264]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [266]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [268]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [270]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [272]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [274]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [276]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [278]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [280]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [282]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [284]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', AAHLS_Final_Project_deploy/HDC.cpp:36) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [286]  (3.25 ns)

 <State 56>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i', AAHLS_Final_Project_deploy/HDC.cpp:48) with incoming values : ('add_ln48', AAHLS_Final_Project_deploy/HDC.cpp:48) [300]  (0 ns)
	'icmp' operation ('icmp_ln48', AAHLS_Final_Project_deploy/HDC.cpp:48) [308]  (1.66 ns)
	'select' operation ('select_ln46_1', AAHLS_Final_Project_deploy/HDC.cpp:46) [310]  (0.98 ns)

 <State 57>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln55', AAHLS_Final_Project_deploy/HDC.cpp:55) [313]  (1.82 ns)
	'call' operation ('call_ln55', AAHLS_Final_Project_deploy/HDC.cpp:55) to 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' [314]  (3.25 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ngram_addr_1', AAHLS_Final_Project_deploy/HDC.cpp:61) [323]  (0 ns)
	'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:61) on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [324]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:61) on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [324]  (3.25 ns)

 <State 61>: 4.89ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) [326]  (0 ns)
	'sub' operation ('sub_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) [328]  (4.89 ns)

 <State 62>: 4.42ns
The critical path consists of the following:
	'shl' operation ('shl_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) [331]  (4.42 ns)

 <State 63>: 5.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln61_1', AAHLS_Final_Project_deploy/HDC.cpp:61) [335]  (2.67 ns)
	'store' operation ('store_ln61', AAHLS_Final_Project_deploy/HDC.cpp:61) of constant <constant:_ssdm_op_Write.bram.i128> on array 'ngram', AAHLS_Final_Project_deploy/HDC.cpp:33 [336]  (3.25 ns)

 <State 64>: 3.17ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' [342]  (3.17 ns)

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln31', AAHLS_Final_Project_deploy/HDC.cpp:31) of variable 'd', AAHLS_Final_Project_deploy/HDC.cpp:31 on local variable 'd' [347]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
