{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@162:172@HdlIdDef", "wire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_fifo.v@155:165", "wire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@174:184", "wire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@158:168", "wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@164:174", "\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@161:171", "wire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@176:186", "wire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@169:179", "wire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@163:173", "wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@172:182", "wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@160:170", "wire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@166:176", "wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@157:167", "\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@171:181", "\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@180:190", "wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@178:188", "\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@177:187", "wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@175:185", "wire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n"]], "Diff Content": {"Delete": [[167, "wire                     rx_fifo_axis_tvalid;\n"]], "Add": []}}