<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: tb_hcsr04_interface.sim Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d7/dce/classtb__hcsr04__interface.html">tb_hcsr04_interface</a></li><li class="navelem"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html">sim</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">tb_hcsr04_interface.sim Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html">tb_hcsr04_interface::sim</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:ab27d38b27896e23cd55a7584cb21f478" id="r_ab27d38b27896e23cd55a7584cb21f478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ab27d38b27896e23cd55a7584cb21f478">stimulus_process</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:ab6f0cbc00f845983e264a9e29cdd3091" id="r_ab6f0cbc00f845983e264a9e29cdd3091"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ab6f0cbc00f845983e264a9e29cdd3091">hcsr04_interface</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../df/d5e/classhcsr04__interface.html">&lt;Entity hcsr04_interface&gt; </a></em></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:ab84df25c6774e16a8da128bf5ee9c107" id="r_ab84df25c6774e16a8da128bf5ee9c107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ab84df25c6774e16a8da128bf5ee9c107">clockPeriod</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">20</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a15e4449febf14efe27dcaeb9954eed9d" id="r_a15e4449febf14efe27dcaeb9954eed9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a15e4449febf14efe27dcaeb9954eed9d">test_array_inst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#af114944546239b4c9690c8576107311f">test_array</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">294</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">353</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5882</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">100</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6176</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">105</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">882</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">17646</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">300</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:af114944546239b4c9690c8576107311f" id="r_af114944546239b4c9690c8576107311f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#af114944546239b4c9690c8576107311f">test_array</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a389099ea232efa6bd33a0bfca4fcc2db">test_array_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a755f633be1fdf28f498ded86ea4ecf12" id="r_a755f633be1fdf28f498ded86ea4ecf12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a755f633be1fdf28f498ded86ea4ecf12">clock</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aef46c4fe849bd62c0ccf6734c946d9e8" id="r_aef46c4fe849bd62c0ccf6734c946d9e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#aef46c4fe849bd62c0ccf6734c946d9e8">reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5c00d7f2e790a27615dea6e8da8a2f9a" id="r_a5c00d7f2e790a27615dea6e8da8a2f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a5c00d7f2e790a27615dea6e8da8a2f9a">reset_counters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a06871ea9b1f81db1fd689de148ee2f68" id="r_a06871ea9b1f81db1fd689de148ee2f68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a06871ea9b1f81db1fd689de148ee2f68">generate_pulse</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5d8d8f67c621da557aca90b13a42a4aa" id="r_a5d8d8f67c621da557aca90b13a42a4aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a5d8d8f67c621da557aca90b13a42a4aa">echo</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9677f6916743efbdfda8c3ccc42950a6" id="r_a9677f6916743efbdfda8c3ccc42950a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a9677f6916743efbdfda8c3ccc42950a6">store_measurement</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a096b02914a9050efd8d6d29eadf6ac59" id="r_a096b02914a9050efd8d6d29eadf6ac59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a096b02914a9050efd8d6d29eadf6ac59">watchdog_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5952ce32a39f688097dd90e67630c01c" id="r_a5952ce32a39f688097dd90e67630c01c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a5952ce32a39f688097dd90e67630c01c">reset_watchdog</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9cecc7027a1d1c633586995852356e9d" id="r_a9cecc7027a1d1c633586995852356e9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a9cecc7027a1d1c633586995852356e9d">mensurar</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a53db4f41565a1c6320d010d9df9f666f" id="r_a53db4f41565a1c6320d010d9df9f666f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a53db4f41565a1c6320d010d9df9f666f">pulse_sent</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a078e53ada7181207e969c251db146231" id="r_a078e53ada7181207e969c251db146231"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a078e53ada7181207e969c251db146231">trigger</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a299c538d95969d8b1d92261dc6215a7d" id="r_a299c538d95969d8b1d92261dc6215a7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a299c538d95969d8b1d92261dc6215a7d">timeout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2fe348bf946dd128e96d445843b814f7" id="r_a2fe348bf946dd128e96d445843b814f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a2fe348bf946dd128e96d445843b814f7">dist_l</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a06f72a9409a88e2e944cf712f455f2a1" id="r_a06f72a9409a88e2e944cf712f455f2a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a06f72a9409a88e2e944cf712f455f2a1">dist_h</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a25b8587799d98573083d58f52b827438" id="r_a25b8587799d98573083d58f52b827438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a25b8587799d98573083d58f52b827438">pulse_width</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">us</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a389099ea232efa6bd33a0bfca4fcc2db" id="r_a389099ea232efa6bd33a0bfca4fcc2db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a389099ea232efa6bd33a0bfca4fcc2db">test_array_type</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:adaf948aafd606e0b78fa81a9b57bc85e" id="r_adaf948aafd606e0b78fa81a9b57bc85e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#adaf948aafd606e0b78fa81a9b57bc85e">id</a><b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ac45ab45e1634df480c01db6efb11ba75" id="r_ac45ab45e1634df480c01db6efb11ba75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ac45ab45e1634df480c01db6efb11ba75">duration</a><b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ade69e37dd2d092dc3e87cdbf119e9c74" id="r_ade69e37dd2d092dc3e87cdbf119e9c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ade69e37dd2d092dc3e87cdbf119e9c74">distance_cm</a><b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a21215f3a6d554f949334744052667941" id="r_a21215f3a6d554f949334744052667941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a21215f3a6d554f949334744052667941">uut_hcsr04_interface</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>hcsr04_interface</b>  <em><a class="el" href="../../df/d5e/classhcsr04__interface.html">&lt;Entity hcsr04_interface&gt;</a></em></td></tr>
</table>
<h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="ab27d38b27896e23cd55a7584cb21f478" name="ab27d38b27896e23cd55a7584cb21f478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27d38b27896e23cd55a7584cb21f478">&#9670;&#160;</a></span>stimulus_process()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">stimulus_process</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a755f633be1fdf28f498ded86ea4ecf12" name="a755f633be1fdf28f498ded86ea4ecf12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755f633be1fdf28f498ded86ea4ecf12">&#9670;&#160;</a></span>clock</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a755f633be1fdf28f498ded86ea4ecf12">clock</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab84df25c6774e16a8da128bf5ee9c107" name="ab84df25c6774e16a8da128bf5ee9c107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84df25c6774e16a8da128bf5ee9c107">&#9670;&#160;</a></span>clockPeriod</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ab84df25c6774e16a8da128bf5ee9c107">clockPeriod</a> <b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">20</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a06f72a9409a88e2e944cf712f455f2a1" name="a06f72a9409a88e2e944cf712f455f2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f72a9409a88e2e944cf712f455f2a1">&#9670;&#160;</a></span>dist_h</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a06f72a9409a88e2e944cf712f455f2a1">dist_h</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fe348bf946dd128e96d445843b814f7" name="a2fe348bf946dd128e96d445843b814f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe348bf946dd128e96d445843b814f7">&#9670;&#160;</a></span>dist_l</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a2fe348bf946dd128e96d445843b814f7">dist_l</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ade69e37dd2d092dc3e87cdbf119e9c74" name="ade69e37dd2d092dc3e87cdbf119e9c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade69e37dd2d092dc3e87cdbf119e9c74">&#9670;&#160;</a></span>distance_cm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ade69e37dd2d092dc3e87cdbf119e9c74">distance_cm</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac45ab45e1634df480c01db6efb11ba75" name="ac45ab45e1634df480c01db6efb11ba75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45ab45e1634df480c01db6efb11ba75">&#9670;&#160;</a></span>duration</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ac45ab45e1634df480c01db6efb11ba75">duration</a> <b><span class="keywordtype">integer</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d8d8f67c621da557aca90b13a42a4aa" name="a5d8d8f67c621da557aca90b13a42a4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8d8f67c621da557aca90b13a42a4aa">&#9670;&#160;</a></span>echo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a5d8d8f67c621da557aca90b13a42a4aa">echo</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a06871ea9b1f81db1fd689de148ee2f68" name="a06871ea9b1f81db1fd689de148ee2f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06871ea9b1f81db1fd689de148ee2f68">&#9670;&#160;</a></span>generate_pulse</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a06871ea9b1f81db1fd689de148ee2f68">generate_pulse</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6f0cbc00f845983e264a9e29cdd3091" name="ab6f0cbc00f845983e264a9e29cdd3091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f0cbc00f845983e264a9e29cdd3091">&#9670;&#160;</a></span>hcsr04_interface</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#ab6f0cbc00f845983e264a9e29cdd3091">hcsr04_interface</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adaf948aafd606e0b78fa81a9b57bc85e" name="adaf948aafd606e0b78fa81a9b57bc85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf948aafd606e0b78fa81a9b57bc85e">&#9670;&#160;</a></span>id</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#adaf948aafd606e0b78fa81a9b57bc85e">id</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cecc7027a1d1c633586995852356e9d" name="a9cecc7027a1d1c633586995852356e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cecc7027a1d1c633586995852356e9d">&#9670;&#160;</a></span>mensurar</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a9cecc7027a1d1c633586995852356e9d">mensurar</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a53db4f41565a1c6320d010d9df9f666f" name="a53db4f41565a1c6320d010d9df9f666f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53db4f41565a1c6320d010d9df9f666f">&#9670;&#160;</a></span>pulse_sent</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a53db4f41565a1c6320d010d9df9f666f">pulse_sent</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a25b8587799d98573083d58f52b827438" name="a25b8587799d98573083d58f52b827438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b8587799d98573083d58f52b827438">&#9670;&#160;</a></span>pulse_width</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a25b8587799d98573083d58f52b827438">pulse_width</a> <b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">us</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aef46c4fe849bd62c0ccf6734c946d9e8" name="aef46c4fe849bd62c0ccf6734c946d9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef46c4fe849bd62c0ccf6734c946d9e8">&#9670;&#160;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#aef46c4fe849bd62c0ccf6734c946d9e8">reset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c00d7f2e790a27615dea6e8da8a2f9a" name="a5c00d7f2e790a27615dea6e8da8a2f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c00d7f2e790a27615dea6e8da8a2f9a">&#9670;&#160;</a></span>reset_counters</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a5c00d7f2e790a27615dea6e8da8a2f9a">reset_counters</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5952ce32a39f688097dd90e67630c01c" name="a5952ce32a39f688097dd90e67630c01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5952ce32a39f688097dd90e67630c01c">&#9670;&#160;</a></span>reset_watchdog</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a5952ce32a39f688097dd90e67630c01c">reset_watchdog</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9677f6916743efbdfda8c3ccc42950a6" name="a9677f6916743efbdfda8c3ccc42950a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9677f6916743efbdfda8c3ccc42950a6">&#9670;&#160;</a></span>store_measurement</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a9677f6916743efbdfda8c3ccc42950a6">store_measurement</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af114944546239b4c9690c8576107311f" name="af114944546239b4c9690c8576107311f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af114944546239b4c9690c8576107311f">&#9670;&#160;</a></span>test_array</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#af114944546239b4c9690c8576107311f">test_array</a> <b><span class="keywordflow">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">of</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a389099ea232efa6bd33a0bfca4fcc2db">test_array_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a15e4449febf14efe27dcaeb9954eed9d" name="a15e4449febf14efe27dcaeb9954eed9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e4449febf14efe27dcaeb9954eed9d">&#9670;&#160;</a></span>test_array_inst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a15e4449febf14efe27dcaeb9954eed9d">test_array_inst</a> <b><b><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#af114944546239b4c9690c8576107311f">test_array</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">294</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">353</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5882</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">100</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6176</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">105</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">882</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">17646</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">300</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a389099ea232efa6bd33a0bfca4fcc2db" name="a389099ea232efa6bd33a0bfca4fcc2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389099ea232efa6bd33a0bfca4fcc2db">&#9670;&#160;</a></span>test_array_type</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a389099ea232efa6bd33a0bfca4fcc2db">test_array_type</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a299c538d95969d8b1d92261dc6215a7d" name="a299c538d95969d8b1d92261dc6215a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299c538d95969d8b1d92261dc6215a7d">&#9670;&#160;</a></span>timeout</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a299c538d95969d8b1d92261dc6215a7d">timeout</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a078e53ada7181207e969c251db146231" name="a078e53ada7181207e969c251db146231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a078e53ada7181207e969c251db146231">&#9670;&#160;</a></span>trigger</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a078e53ada7181207e969c251db146231">trigger</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a21215f3a6d554f949334744052667941" name="a21215f3a6d554f949334744052667941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21215f3a6d554f949334744052667941">&#9670;&#160;</a></span>uut_hcsr04_interface</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a21215f3a6d554f949334744052667941">uut_hcsr04_interface</a> <b><span class="vhdlchar">hcsr04_interface</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a096b02914a9050efd8d6d29eadf6ac59" name="a096b02914a9050efd8d6d29eadf6ac59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096b02914a9050efd8d6d29eadf6ac59">&#9670;&#160;</a></span>watchdog_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d17/classtb__hcsr04__interface_1_1sim.html#a096b02914a9050efd8d6d29eadf6ac59">watchdog_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>week2/simulation/<a class="el" href="../../de/ddc/tb__hcsr04__interface_8vhdl.html">tb_hcsr04_interface.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
