/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg \celloutsig_1_6z_reg[0] ;
  always_latch
    if (!clkin_data[64]) \celloutsig_1_6z_reg[0]  = 1'h0;
    else if (!clkin_data[0]) \celloutsig_1_6z_reg[0]  = celloutsig_1_4z[14];
  assign celloutsig_1_6z[0] = \celloutsig_1_6z_reg[0] ;
  assign celloutsig_0_5z = in_data[81] ? celloutsig_0_4z[11] : celloutsig_0_3z[4];
  assign celloutsig_0_6z = !(celloutsig_0_0z ? celloutsig_0_4z[6] : celloutsig_0_1z[4]);
  assign celloutsig_1_19z = ~(celloutsig_1_10z | celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_4z[14]) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_11z = celloutsig_0_5z | ~(celloutsig_0_10z[10]);
  assign celloutsig_1_13z = celloutsig_1_8z | ~(celloutsig_1_1z);
  assign celloutsig_1_14z = ~(celloutsig_1_1z ^ celloutsig_1_13z);
  assign celloutsig_1_8z = { 4'h0, celloutsig_1_6z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } == { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z[2], celloutsig_1_3z, celloutsig_1_3z[2] };
  assign celloutsig_0_12z = in_data[10:8] > { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_9z = { 3'h0, celloutsig_1_0z } > in_data[152:149];
  assign celloutsig_0_0z = in_data[83:80] <= in_data[41:38];
  assign celloutsig_1_1z = in_data[113:100] <= { in_data[108:97], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_1z[4:1], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } * { in_data[23:9], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[114:112], celloutsig_1_1z } * { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = - in_data[16:11];
  assign celloutsig_1_10z = | { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_4z[15:14], celloutsig_1_4z[14], celloutsig_1_4z[14] };
  assign celloutsig_1_0z = ^ in_data[182:173];
  assign celloutsig_1_18z = { in_data[114:105], celloutsig_1_17z, celloutsig_1_0z } >> { 9'h000, celloutsig_1_6z[0], celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[33:30] <<< celloutsig_0_1z[4:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 11'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_3z[6:0], celloutsig_0_2z };
  assign { celloutsig_1_4z[11], celloutsig_1_4z[15:14] } = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_0z, in_data[191], celloutsig_1_1z };
  assign { celloutsig_1_4z[13:12], celloutsig_1_4z[10:0] } = { celloutsig_1_4z[14], celloutsig_1_4z[14], celloutsig_1_4z[14], 7'h00, celloutsig_1_4z[14], 2'h0 };
  assign celloutsig_1_6z[7:1] = 7'h00;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
