{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 23:56:47 2022 " "Info: Processing started: Fri Dec 16 23:56:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projectv2 -c projectv2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projectv2 -c projectv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "C\[0\]\$latch " "Warning: Node \"C\[0\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp\[1\] " "Warning: Node \"tmp\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[1\]\$latch " "Warning: Node \"C\[1\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp2\[1\] " "Warning: Node \"tmp2\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp2\[0\] " "Warning: Node \"temp2\[0\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[2\]\$latch " "Warning: Node \"C\[2\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp3\[1\] " "Warning: Node \"tmp3\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp3\[0\] " "Warning: Node \"temp3\[0\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[3\]\$latch " "Warning: Node \"C\[3\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp3\[1\] " "Warning: Node \"temp3\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Carry\$latch " "Warning: Node \"Carry\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Zero\$latch " "Warning: Node \"Zero\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp2\[1\] " "Warning: Node \"temp2\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Carry~1018 " "Info: Detected gated clock \"Carry~1018\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Carry~1018" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S0 " "Info: Detected ripple clock \"sub_current_state.sub2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp\[1\]~0 " "Info: Detected gated clock \"tmp\[1\]~0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Carry~998 " "Info: Detected gated clock \"Carry~998\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Carry~998" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S0 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S0 " "Info: Detected ripple clock \"add_current_state.add2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S0 " "Info: Detected ripple clock \"nand_current_state.nand2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~3176 " "Info: Detected gated clock \"C\[3\]~3176\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~3176" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S4 " "Info: Detected ripple clock \"sub_current_state.sub2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~3174 " "Info: Detected gated clock \"C\[3\]~3174\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~3174" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~3172 " "Info: Detected gated clock \"C\[3\]~3172\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~3172" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S4 " "Info: Detected ripple clock \"nand_current_state.nand2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S4 " "Info: Detected ripple clock \"add_current_state.add2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S4 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~3168 " "Info: Detected gated clock \"C\[2\]~3168\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~3168" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~29 " "Info: Detected gated clock \"C\[2\]~29\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S3 " "Info: Detected ripple clock \"sub_current_state.sub2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S3 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~3165 " "Info: Detected gated clock \"C\[2\]~3165\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~3165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp3\[1\]~10 " "Info: Detected gated clock \"tmp3\[1\]~10\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp3\[1\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S3 " "Info: Detected ripple clock \"add_current_state.add2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S3 " "Info: Detected ripple clock \"nand_current_state.nand2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~3162 " "Info: Detected gated clock \"C\[1\]~3162\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~3162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~44 " "Info: Detected gated clock \"C\[1\]~44\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S2 " "Info: Detected ripple clock \"sub_current_state.sub2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S2 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~3159 " "Info: Detected gated clock \"C\[1\]~3159\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~3159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp2\[1\]~10 " "Info: Detected gated clock \"tmp2\[1\]~10\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp2\[1\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S2 " "Info: Detected ripple clock \"add_current_state.add2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S2 " "Info: Detected ripple clock \"nand_current_state.nand2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~3156 " "Info: Detected gated clock \"C\[0\]~3156\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~3156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~3155 " "Info: Detected gated clock \"C\[0\]~3155\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~3155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_x_or " "Info: Detected ripple clock \"current_state.do_x_or\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_x_or" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S1 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_add " "Info: Detected ripple clock \"current_state.do_add\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_add" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S1 " "Info: Detected ripple clock \"add_current_state.add2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~25 " "Info: Detected gated clock \"C\[0\]~25\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_sub " "Info: Detected ripple clock \"current_state.do_sub\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_sub" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S1 " "Info: Detected ripple clock \"sub_current_state.sub2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_nand " "Info: Detected ripple clock \"current_state.do_nand\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_nand" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S1 " "Info: Detected ripple clock \"nand_current_state.nand2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register temp\[1\] register Carry\$latch 48.08 MHz 20.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 48.08 MHz between source register \"temp\[1\]\" and destination register \"Carry\$latch\" (period= 20.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.700 ns + Longest register register " "Info: + Longest register to register delay is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LC5_B5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B5; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns Carry~997 2 COMB LC7_B5 1 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC7_B5; Fanout = 1; COMB Node = 'Carry~997'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { temp[1] Carry~997 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 2.800 ns Carry~973 3 COMB LC5_B1 1 " "Info: 3: + IC(0.500 ns) + CELL(1.100 ns) = 2.800 ns; Loc. = LC5_B1; Fanout = 1; COMB Node = 'Carry~973'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Carry~997 Carry~973 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.900 ns Carry~974 4 COMB LC6_B1 1 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 3.900 ns; Loc. = LC6_B1; Fanout = 1; COMB Node = 'Carry~974'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Carry~973 Carry~974 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 4.800 ns Carry~975 5 COMB LC7_B1 1 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = LC7_B1; Fanout = 1; COMB Node = 'Carry~975'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Carry~974 Carry~975 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 5.700 ns Carry\$latch 6 REG LC1_B1 1 " "Info: 6: + IC(0.100 ns) + CELL(0.800 ns) = 5.700 ns; Loc. = LC1_B1; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Carry~975 Carry$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 84.21 % ) " "Info: Total cell delay = 4.800 ns ( 84.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 15.79 % ) " "Info: Total interconnect delay = 0.900 ns ( 15.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { temp[1] Carry~997 Carry~973 Carry~974 Carry~975 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { temp[1] {} Carry~997 {} Carry~973 {} Carry~974 {} Carry~975 {} Carry$latch {} } { 0.000ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.100ns 1.100ns 1.000ns 0.800ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.600 ns - Smallest " "Info: - Smallest clock skew is -2.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_x_or 2 REG LC4_B18 12 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC4_B18; Fanout = 12; REG Node = 'current_state.do_x_or'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_x_or } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.800 ns) 3.500 ns Carry~998 3 COMB LC4_B1 1 " "Info: 3: + IC(0.900 ns) + CELL(0.800 ns) = 3.500 ns; Loc. = LC4_B1; Fanout = 1; COMB Node = 'Carry~998'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { current_state.do_x_or Carry~998 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.600 ns Carry\$latch 4 REG LC1_B1 1 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 4.600 ns; Loc. = LC1_B1; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Carry~998 Carry$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 73.91 % ) " "Info: Total cell delay = 3.400 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 26.09 % ) " "Info: Total interconnect delay = 1.200 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~998 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~998 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.200 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_sub 2 REG LC2_B18 8 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_B18; Fanout = 8; REG Node = 'current_state.do_sub'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_sub } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.000 ns) 4.300 ns C\[0\]~25 3 COMB LC1_B36 4 " "Info: 3: + IC(1.500 ns) + CELL(1.000 ns) = 4.300 ns; Loc. = LC1_B36; Fanout = 4; COMB Node = 'C\[0\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { current_state.do_sub C[0]~25 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 7.200 ns temp\[1\] 4 REG LC5_B5 2 " "Info: 4: + IC(1.900 ns) + CELL(1.000 ns) = 7.200 ns; Loc. = LC5_B5; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { C[0]~25 temp[1] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 50.00 % ) " "Info: Total cell delay = 3.600 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.600 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clk current_state.do_sub C[0]~25 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clk {} clk~out {} current_state.do_sub {} C[0]~25 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 1.500ns 1.900ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~998 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~998 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clk current_state.do_sub C[0]~25 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clk {} clk~out {} current_state.do_sub {} C[0]~25 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 1.500ns 1.900ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.100 ns + " "Info: + Micro setup delay of destination is 2.100 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { temp[1] Carry~997 Carry~973 Carry~974 Carry~975 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { temp[1] {} Carry~997 {} Carry~973 {} Carry~974 {} Carry~975 {} Carry$latch {} } { 0.000ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.100ns 1.100ns 1.000ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~998 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~998 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clk current_state.do_sub C[0]~25 temp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clk {} clk~out {} current_state.do_sub {} C[0]~25 {} temp[1] {} } { 0.000ns 0.000ns 0.200ns 1.500ns 1.900ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 29 " "Warning: Circuit may not operate. Detected 29 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "x_or_current_state.x_or2_S2 C\[1\]\$latch clk 4.4 ns " "Info: Found hold time violation between source  pin or register \"x_or_current_state.x_or2_S2\" and destination pin or register \"C\[1\]\$latch\" for clock \"clk\" (Hold time is 4.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.700 ns + Largest " "Info: + Largest clock skew is 6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns nand_current_state.nand2_S2 2 REG LC5_B34 4 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC5_B34; Fanout = 4; REG Node = 'nand_current_state.nand2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk nand_current_state.nand2_S2 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.000 ns) 4.500 ns C\[1\]~3159 3 COMB LC5_B12 2 " "Info: 3: + IC(1.700 ns) + CELL(1.000 ns) = 4.500 ns; Loc. = LC5_B12; Fanout = 2; COMB Node = 'C\[1\]~3159'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { nand_current_state.nand2_S2 C[1]~3159 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.100 ns) 7.100 ns C\[1\]~3162 4 COMB LC7_B33 1 " "Info: 4: + IC(1.500 ns) + CELL(1.100 ns) = 7.100 ns; Loc. = LC7_B33; Fanout = 1; COMB Node = 'C\[1\]~3162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { C[1]~3159 C[1]~3162 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 8.200 ns C\[1\]\$latch 5 REG LC3_B33 3 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 8.200 ns; Loc. = LC3_B33; Fanout = 3; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { C[1]~3162 C[1]$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 57.32 % ) " "Info: Total cell delay = 4.700 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 42.68 % ) " "Info: Total interconnect delay = 3.500 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk nand_current_state.nand2_S2 C[1]~3159 C[1]~3162 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} nand_current_state.nand2_S2 {} C[1]~3159 {} C[1]~3162 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 1.700ns 1.500ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.100ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns x_or_current_state.x_or2_S2 2 REG LC4_B33 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_B33; Fanout = 3; REG Node = 'x_or_current_state.x_or2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x_or_current_state.x_or2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk nand_current_state.nand2_S2 C[1]~3159 C[1]~3162 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} nand_current_state.nand2_S2 {} C[1]~3159 {} C[1]~3162 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 1.700ns 1.500ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x_or_current_state.x_or2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns - Shortest register register " "Info: - Shortest register to register delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x_or_current_state.x_or2_S2 1 REG LC4_B33 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B33; Fanout = 3; REG Node = 'x_or_current_state.x_or2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns C\[1\]~3161 2 COMB LC6_B33 1 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC6_B33; Fanout = 1; COMB Node = 'C\[1\]~3161'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { x_or_current_state.x_or2_S2 C[1]~3161 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.000 ns C\[1\]\$latch 3 REG LC3_B33 3 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 2.000 ns; Loc. = LC3_B33; Fanout = 3; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[1]~3161 C[1]$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 90.00 % ) " "Info: Total cell delay = 1.800 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 10.00 % ) " "Info: Total interconnect delay = 0.200 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { x_or_current_state.x_or2_S2 C[1]~3161 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { x_or_current_state.x_or2_S2 {} C[1]~3161 {} C[1]$latch {} } { 0.000ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk nand_current_state.nand2_S2 C[1]~3159 C[1]~3162 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} nand_current_state.nand2_S2 {} C[1]~3159 {} C[1]~3162 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 1.700ns 1.500ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x_or_current_state.x_or2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { x_or_current_state.x_or2_S2 C[1]~3161 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { x_or_current_state.x_or2_S2 {} C[1]~3161 {} C[1]$latch {} } { 0.000ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.800ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Carry\$latch B\[0\] clk 10.500 ns register " "Info: tsu for register \"Carry\$latch\" (data pin = \"B\[0\]\", clock pin = \"clk\") is 10.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest pin register " "Info: + Longest pin to register delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns B\[0\] 1 PIN PIN_98 4 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_98; Fanout = 4; PIN Node = 'B\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 5.700 ns Add0~30 2 COMB LC5_B35 2 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC5_B35; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { B[0] Add0~30 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 8.600 ns Carry~971 3 COMB LC2_B5 1 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 8.600 ns; Loc. = LC2_B5; Fanout = 1; COMB Node = 'Carry~971'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Add0~30 Carry~971 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 10.100 ns Carry~973 4 COMB LC5_B1 1 " "Info: 4: + IC(0.500 ns) + CELL(1.000 ns) = 10.100 ns; Loc. = LC5_B1; Fanout = 1; COMB Node = 'Carry~973'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Carry~971 Carry~973 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 11.200 ns Carry~974 5 COMB LC6_B1 1 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 11.200 ns; Loc. = LC6_B1; Fanout = 1; COMB Node = 'Carry~974'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Carry~973 Carry~974 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 12.100 ns Carry~975 6 COMB LC7_B1 1 " "Info: 6: + IC(0.100 ns) + CELL(0.800 ns) = 12.100 ns; Loc. = LC7_B1; Fanout = 1; COMB Node = 'Carry~975'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Carry~974 Carry~975 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 13.000 ns Carry\$latch 7 REG LC1_B1 1 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 13.000 ns; Loc. = LC1_B1; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Carry~975 Carry$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 65.38 % ) " "Info: Total cell delay = 8.500 ns ( 65.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 34.62 % ) " "Info: Total interconnect delay = 4.500 ns ( 34.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { B[0] Add0~30 Carry~971 Carry~973 Carry~974 Carry~975 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { B[0] {} B[0]~out {} Add0~30 {} Carry~971 {} Carry~973 {} Carry~974 {} Carry~975 {} Carry$latch {} } { 0.000ns 0.000ns 1.900ns 1.800ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 2.800ns 1.000ns 1.100ns 1.000ns 1.000ns 0.800ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.100 ns + " "Info: + Micro setup delay of destination is 2.100 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_x_or 2 REG LC4_B18 12 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC4_B18; Fanout = 12; REG Node = 'current_state.do_x_or'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_x_or } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.800 ns) 3.500 ns Carry~998 3 COMB LC4_B1 1 " "Info: 3: + IC(0.900 ns) + CELL(0.800 ns) = 3.500 ns; Loc. = LC4_B1; Fanout = 1; COMB Node = 'Carry~998'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { current_state.do_x_or Carry~998 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.600 ns Carry\$latch 4 REG LC1_B1 1 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 4.600 ns; Loc. = LC1_B1; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Carry~998 Carry$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 73.91 % ) " "Info: Total cell delay = 3.400 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 26.09 % ) " "Info: Total interconnect delay = 1.200 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~998 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~998 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { B[0] Add0~30 Carry~971 Carry~973 Carry~974 Carry~975 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { B[0] {} B[0]~out {} Add0~30 {} Carry~971 {} Carry~973 {} Carry~974 {} Carry~975 {} Carry$latch {} } { 0.000ns 0.000ns 1.900ns 1.800ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 2.800ns 1.000ns 1.100ns 1.000ns 1.000ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk current_state.do_x_or Carry~998 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { clk {} clk~out {} current_state.do_x_or {} Carry~998 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Sign tmp3\[1\] 16.200 ns register " "Info: tco from clock \"clk\" to destination pin \"Sign\" through register \"tmp3\[1\]\" is 16.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S3 2 REG LC2_B15 4 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_B15; Fanout = 4; REG Node = 'add_current_state.add2_S3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S3 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 3.600 ns tmp3\[1\]~10 3 COMB LC8_B4 2 " "Info: 3: + IC(0.800 ns) + CELL(1.000 ns) = 3.600 ns; Loc. = LC8_B4; Fanout = 2; COMB Node = 'tmp3\[1\]~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { add_current_state.add2_S3 tmp3[1]~10 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 5.200 ns tmp3\[1\] 4 REG LC6_B2 2 " "Info: 4: + IC(0.600 ns) + CELL(1.000 ns) = 5.200 ns; Loc. = LC6_B2; Fanout = 2; REG Node = 'tmp3\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { tmp3[1]~10 tmp3[1] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 69.23 % ) " "Info: Total cell delay = 3.600 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 30.77 % ) " "Info: Total interconnect delay = 1.600 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { clk add_current_state.add2_S3 tmp3[1]~10 tmp3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { clk {} clk~out {} add_current_state.add2_S3 {} tmp3[1]~10 {} tmp3[1] {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.600ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns + Longest register pin " "Info: + Longest register to pin delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp3\[1\] 1 REG LC6_B2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B2; Fanout = 2; REG Node = 'tmp3\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp3[1] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns Add12~20 2 COMB LC8_B2 2 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC8_B2; Fanout = 2; COMB Node = 'Add12~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { tmp3[1] Add12~20 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 3.900 ns C\[3\]~3171 3 COMB LC5_B30 1 " "Info: 3: + IC(1.800 ns) + CELL(1.000 ns) = 3.900 ns; Loc. = LC5_B30; Fanout = 1; COMB Node = 'C\[3\]~3171'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Add12~20 C[3]~3171 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 4.800 ns C\[3\]~3175 4 COMB LC6_B30 2 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = LC6_B30; Fanout = 2; COMB Node = 'C\[3\]~3175'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[3]~3171 C[3]~3175 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 6.100 ns C\[3\]\$latch~3 5 COMB LC7_B36 1 " "Info: 5: + IC(0.500 ns) + CELL(0.800 ns) = 6.100 ns; Loc. = LC7_B36; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { C[3]~3175 C[3]$latch~3 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.800 ns) 11.000 ns Sign 6 PIN PIN_33 0 " "Info: 6: + IC(1.100 ns) + CELL(3.800 ns) = 11.000 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'Sign'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { C[3]$latch~3 Sign } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 67.27 % ) " "Info: Total cell delay = 7.400 ns ( 67.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 32.73 % ) " "Info: Total interconnect delay = 3.600 ns ( 32.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { tmp3[1] Add12~20 C[3]~3171 C[3]~3175 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { tmp3[1] {} Add12~20 {} C[3]~3171 {} C[3]~3175 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.100ns 1.800ns 0.100ns 0.500ns 1.100ns } { 0.000ns 1.000ns 1.000ns 0.800ns 0.800ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { clk add_current_state.add2_S3 tmp3[1]~10 tmp3[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { clk {} clk~out {} add_current_state.add2_S3 {} tmp3[1]~10 {} tmp3[1] {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.600ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { tmp3[1] Add12~20 C[3]~3171 C[3]~3175 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { tmp3[1] {} Add12~20 {} C[3]~3171 {} C[3]~3175 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.100ns 1.800ns 0.100ns 0.500ns 1.100ns } { 0.000ns 1.000ns 1.000ns 0.800ns 0.800ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] Sign 12.200 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"Sign\" is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns B\[3\] 1 PIN PIN_124 8 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 8; PIN Node = 'B\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.300 ns Add12~20 2 COMB LC8_B2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.300 ns; Loc. = LC8_B2; Fanout = 2; COMB Node = 'Add12~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { B[3] Add12~20 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 5.100 ns C\[3\]~3171 3 COMB LC5_B30 1 " "Info: 3: + IC(1.800 ns) + CELL(1.000 ns) = 5.100 ns; Loc. = LC5_B30; Fanout = 1; COMB Node = 'C\[3\]~3171'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Add12~20 C[3]~3171 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 6.000 ns C\[3\]~3175 4 COMB LC6_B30 2 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 6.000 ns; Loc. = LC6_B30; Fanout = 2; COMB Node = 'C\[3\]~3175'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[3]~3171 C[3]~3175 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 7.300 ns C\[3\]\$latch~3 5 COMB LC7_B36 1 " "Info: 5: + IC(0.500 ns) + CELL(0.800 ns) = 7.300 ns; Loc. = LC7_B36; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { C[3]~3175 C[3]$latch~3 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.800 ns) 12.200 ns Sign 6 PIN PIN_33 0 " "Info: 6: + IC(1.100 ns) + CELL(3.800 ns) = 12.200 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'Sign'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { C[3]$latch~3 Sign } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.700 ns ( 71.31 % ) " "Info: Total cell delay = 8.700 ns ( 71.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 28.69 % ) " "Info: Total interconnect delay = 3.500 ns ( 28.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { B[3] Add12~20 C[3]~3171 C[3]~3175 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { B[3] {} B[3]~out {} Add12~20 {} C[3]~3171 {} C[3]~3175 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.000ns 0.000ns 1.800ns 0.100ns 0.500ns 1.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns 0.800ns 0.800ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "temp2\[1\] A\[1\] clk 3.200 ns register " "Info: th for register \"temp2\[1\]\" (data pin = \"A\[1\]\", clock pin = \"clk\") is 3.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_sub 2 REG LC2_B18 8 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_B18; Fanout = 8; REG Node = 'current_state.do_sub'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_sub } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.800 ns) 4.100 ns C\[1\]~44 3 COMB LC3_B36 3 " "Info: 3: + IC(1.500 ns) + CELL(0.800 ns) = 4.100 ns; Loc. = LC3_B36; Fanout = 3; COMB Node = 'C\[1\]~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { current_state.do_sub C[1]~44 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 6.900 ns temp2\[1\] 4 REG LC7_B11 2 " "Info: 4: + IC(1.800 ns) + CELL(1.000 ns) = 6.900 ns; Loc. = LC7_B11; Fanout = 2; REG Node = 'temp2\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { C[1]~44 temp2[1] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 49.28 % ) " "Info: Total cell delay = 3.400 ns ( 49.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 50.72 % ) " "Info: Total interconnect delay = 3.500 ns ( 50.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { clk current_state.do_sub C[1]~44 temp2[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { clk {} clk~out {} current_state.do_sub {} C[1]~44 {} temp2[1] {} } { 0.000ns 0.000ns 0.200ns 1.500ns 1.800ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns A\[1\] 1 PIN PIN_125 7 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 7; PIN Node = 'A\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.200 ns Add2~110 2 COMB LC3_B5 1 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC3_B5; Fanout = 1; COMB Node = 'Add2~110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { A[1] Add2~110 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 3.700 ns temp2\[1\] 3 REG LC7_B11 2 " "Info: 3: + IC(0.700 ns) + CELL(0.800 ns) = 3.700 ns; Loc. = LC7_B11; Fanout = 2; REG Node = 'temp2\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Add2~110 temp2[1] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 78.38 % ) " "Info: Total cell delay = 2.900 ns ( 78.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 21.62 % ) " "Info: Total interconnect delay = 0.800 ns ( 21.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { A[1] Add2~110 temp2[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { A[1] {} A[1]~out {} Add2~110 {} temp2[1] {} } { 0.000ns 0.000ns 0.100ns 0.700ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { clk current_state.do_sub C[1]~44 temp2[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { clk {} clk~out {} current_state.do_sub {} C[1]~44 {} temp2[1] {} } { 0.000ns 0.000ns 0.200ns 1.500ns 1.800ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { A[1] Add2~110 temp2[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { A[1] {} A[1]~out {} Add2~110 {} temp2[1] {} } { 0.000ns 0.000ns 0.100ns 0.700ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 23:56:48 2022 " "Info: Processing ended: Fri Dec 16 23:56:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
