#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Oct  8 13:50:21 2021
# Process ID: 306438
# Current directory: /home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1
# Command line: vivado -log zusys_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl
# Log file: /home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/zusys_wrapper.vds
# Journal file: /home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.590 ; gain = 48.922 ; free physical = 1912 ; free virtual = 16133
Command: synth_design -top zusys_wrapper -part xczu2cg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 324674 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2329.051 ; gain = 0.000 ; free physical = 1042 ; free virtual = 15267
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys' [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/synth/zusys.v:13]
INFO: [Synth 8-6157] synthesizing module 'zusys_inv_0_0' [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/.Xil/Vivado-306438-bopcb-dell/realtime/zusys_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_inv_0_0' (1#1) [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/.Xil/Vivado-306438-bopcb-dell/realtime/zusys_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/.Xil/Vivado-306438-bopcb-dell/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (2#1) [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/.Xil/Vivado-306438-bopcb-dell/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' has 47 connections declared, but only 17 given [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/synth/zusys.v:37]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (3#1) [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/synth/zusys.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (4#1) [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.863 ; gain = 51.812 ; free physical = 1072 ; free virtual = 15298
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.832 ; gain = 54.781 ; free physical = 1053 ; free virtual = 15286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.832 ; gain = 54.781 ; free physical = 1053 ; free virtual = 15286
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.832 ; gain = 0.000 ; free physical = 1048 ; free virtual = 15282
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/ip/zusys_inv_0_0/zusys_inv_0_0/zusys_inv_0_0_in_context.xdc] for cell 'zusys_i/inv_0'
Finished Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/ip/zusys_inv_0_0/zusys_inv_0_0/zusys_inv_0_0_in_context.xdc] for cell 'zusys_i/inv_0'
Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/constrs_1/new/emio_pins.xdc]
Finished Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/constrs_1/new/emio_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/constrs_1/new/emio_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/constrs_1/new/bitgen.xdc]
Finished Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.srcs/constrs_1/new/bitgen.xdc]
Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.613 ; gain = 0.000 ; free physical = 912 ; free virtual = 15198
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2473.613 ; gain = 0.000 ; free physical = 912 ; free virtual = 15198
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2473.613 ; gain = 144.562 ; free physical = 982 ; free virtual = 15266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2473.613 ; gain = 144.562 ; free physical = 982 ; free virtual = 15266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2473.613 ; gain = 144.562 ; free physical = 982 ; free virtual = 15266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2473.613 ; gain = 144.562 ; free physical = 980 ; free virtual = 15264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2473.613 ; gain = 144.562 ; free physical = 968 ; free virtual = 15255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:08 . Memory (MB): peak = 3005.059 ; gain = 676.008 ; free physical = 172 ; free virtual = 12078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:08 . Memory (MB): peak = 3005.059 ; gain = 676.008 ; free physical = 172 ; free virtual = 12078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:08 . Memory (MB): peak = 3015.074 ; gain = 686.023 ; free physical = 170 ; free virtual = 12076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.949 ; gain = 699.898 ; free physical = 154 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.949 ; gain = 699.898 ; free physical = 154 ; free virtual = 11980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.949 ; gain = 699.898 ; free physical = 154 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.949 ; gain = 699.898 ; free physical = 154 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.949 ; gain = 699.898 ; free physical = 154 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.949 ; gain = 699.898 ; free physical = 154 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |zusys_inv_0_0             |         1|
|2     |zusys_zynq_ultra_ps_e_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |zusys_inv_0_0             |     1|
|2     |zusys_zynq_ultra_ps_e_0_0 |     1|
|3     |IBUF                      |     2|
|4     |OBUF                      |     2|
+------+--------------------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   246|
|2     |  zusys_i |zusys  |   242|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.949 ; gain = 699.898 ; free physical = 154 ; free virtual = 11980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 3028.949 ; gain = 610.117 ; free physical = 190 ; free virtual = 12016
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3028.957 ; gain = 699.898 ; free physical = 190 ; free virtual = 12016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.887 ; gain = 0.000 ; free physical = 241 ; free virtual = 12068
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.762 ; gain = 0.000 ; free physical = 169 ; free virtual = 11997
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:32 . Memory (MB): peak = 3049.762 ; gain = 1544.172 ; free physical = 288 ; free virtual = 12116
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.762 ; gain = 0.000 ; free physical = 288 ; free virtual = 12116
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bopcb/work/vivado/pcb361_dp2/pcb361_dp2.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  8 13:52:07 2021...
