{"vcs1":{"timestamp_begin":1684330932.636909365, "rt":1.54, "ut":0.56, "st":0.22}}
{"vcselab":{"timestamp_begin":1684330934.265295694, "rt":1.18, "ut":0.36, "st":0.06}}
{"link":{"timestamp_begin":1684330935.515210932, "rt":0.75, "ut":0.39, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684330931.970102026}
{"VCS_COMP_START_TIME": 1684330931.970102026}
{"VCS_COMP_END_TIME": 1684330938.815535467}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350060}}
{"stitch_vcselab": {"peak_mem": 222372}}
