<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>SoC - EE6350 Spring 2025</title>
  <style>


    * {margin: 0; padding: 0; box-sizing: border-box;}

    /* 让容器变成弹性盒子，子元素会自动水平排列 */
.side-by-side-images {
    display: flex;
    /* 可选：设置对齐方式，比如居中 center，或者两边对齐 space-between */
    justify-content: center;
    /* 可选：设置两张图片之间的间距 */
    gap: 20px;
    /* 可选：确保垂直方向居中对齐 */
    align-items: center;
}

/* 关键：确保图片能够自适应宽度，不会超出容器 */
.side-by-side-images img {
    /* 设置最大宽度为略小于50%，给间距留点位置。
       如果希望两张图强制等宽，可以设置为 width: 48%; */
    max-width: 48%;
    /* 保持图片原始比例 */
    height: auto;
    /* 可选：加个边框方便调试看看效果 */
    /* border: 1px solid #ccc; */
}
    
    :root {
      --primary: #1e3a5f;
      --primary-light: #2c5282;
      --accent: #5d9cec;
      --accent-light: #8ebaf5;
      --columbia-blue: #b3d9ff;
      --bg-light: #f8fafc;
      --text-dark: #1a202c;
      --text-gray: #4a5568;
      --border: #e2e8f0;
    }
    
    body {
      font-family: -apple-system, BlinkMacSystemFont, 'Segoe UI', Roboto, 'Helvetica Neue', Arial, sans-serif;
      margin: 0;
      background: #f7f9fc;
      color: var(--text-dark);
      line-height: 1.7;
    }
    
    /* Header with gradient and modern design */
    header {
      background: linear-gradient(135deg, #5d9cec 0%, #7db3f5 50%, #9ec9f8 100%);
      color: #ffffff;
      padding: 0;
      position: relative;
      overflow: hidden;
    }
    
    /* Decorative background pattern */
    header::before {
      content: '';
      position: absolute;
      top: 0;
      left: 0;
      right: 0;
      bottom: 0;
      background: 
        radial-gradient(circle at 20% 50%, rgba(255, 255, 255, 0.15) 0%, transparent 50%),
        radial-gradient(circle at 80% 80%, rgba(255, 255, 255, 0.1) 0%, transparent 50%);
      pointer-events: none;
    }
    
    .header-content {
      position: relative;
      max-width: 1200px;
      margin: 0 auto;
      padding: 40px 40px 30px;
      text-align: center;
      z-index: 1;
    }
    
    /* Project type badge */
    .project-badge {
      display: inline-block;
      background: rgba(255, 255, 255, 0.25);
      color: #ffffff;
      padding: 6px 18px;
      border-radius: 20px;
      font-size: 0.8em;
      font-weight: 600;
      letter-spacing: 1px;
      text-transform: uppercase;
      margin-bottom: 16px;
      border: 1px solid rgba(255, 255, 255, 0.3);
    }
    
    header h1 {
      font-size: 3.2em;
      font-weight: 600;
      letter-spacing: -0.5px;
      margin-bottom: 8px;
      color: #ffffff;
      text-shadow: 0 2px 8px rgba(0, 0, 0, 0.1);
    }
    

    
    .header-meta {
      display: flex;
      justify-content: center;
      gap: 20px;
      flex-wrap: wrap;
      margin-top: 10px;
      font-size: 0.9em;
      opacity: 0.9;
    }
    
    .header-meta-item {
      display: flex;
      align-items: center;
      gap: 6px;
    }
    
    .header-meta-item::before {
      content: '●';
      color: rgba(255, 255, 255, 0.6);
    }
    
    /* Author Info */
    .author-info {
      margin-top: 12px;
      padding-top: 12px;
      border-top: 1px solid rgba(255, 255, 255, 0.2);
    }
    
    .authors-list {
      display: flex;
      justify-content: center;
      flex-wrap: wrap;
      gap: 12px;
    }
    
    .author-name {
      font-size: 1em;
      font-weight: 500;
      color: rgba(255, 255, 255, 0.95);
      text-decoration: none;
      padding: 6px 16px;
      border-radius: 6px;
      background: rgba(255, 255, 255, 0.12);
      transition: all 0.2s ease;
      border: 1px solid rgba(255, 255, 255, 0.2);
      display: inline-block;
    }
    
    .author-name:hover {
      background: rgba(255, 255, 255, 0.2);
      border-color: rgba(255, 255, 255, 0.35);
      transform: translateY(-1px);
    }
    
    /* Navigation - sleek and modern */
    .nav-buttons {
      background: rgba(255,255,255,0.95);
      backdrop-filter: blur(10px);
      padding: 0;
      position: sticky;
      top: 0;
      z-index: 100;
      box-shadow: 0 2px 8px rgba(0,0,0,0.06);
      border-bottom: 1px solid var(--border);
    }
    
    .nav-container {
      max-width: 1200px;
      margin: 0 auto;
      padding: 10px 40px;
      display: flex;
      justify-content: center;
      flex-wrap: wrap;
      gap: 4px;
    }
    
    .nav-buttons a {
      display: inline-block;
      color: var(--text-dark);
      padding: 8px 18px;
      border-radius: 6px;
      text-decoration: none;
      font-size: 0.9em;
      font-weight: 500;
      transition: all 0.2s ease;
      position: relative;
    }
    
    .nav-buttons a:hover {
      color: var(--accent);
      background: var(--bg-light);
    }
    
    /* Container */
    .container {
      max-width: 1000px;
      margin: 50px auto;
      padding: 60px 50px;
      background: #ffffff;
      border-radius: 16px;
      box-shadow: 0 4px 24px rgba(0,0,0,0.06);
    }
    
    /* Back Link */
    .back {
      display: inline-flex;
      align-items: center;
      margin-bottom: 40px;
      color: var(--accent);
      text-decoration: none;
      font-weight: 600;
      font-size: 0.95em;
      padding: 10px 18px;
      border-radius: 8px;
      transition: all 0.3s ease;
      border: 1px solid transparent;
    }
    
    .back:hover {
      background: var(--bg-light);
      border-color: var(--accent);
      transform: translateX(-4px);
    }
    
    .back::before {
      content: '←';
      margin-right: 8px;
      font-size: 1.3em;
      transition: transform 0.3s ease;
    }
    
    .back:hover::before {
      transform: translateX(-4px);
    }
    
    /* Sections */
    section {
      scroll-margin-top: 100px;
      margin-bottom: 70px;
      padding-bottom: 50px;
      border-bottom: 2px solid var(--bg-light);
    }
    
    section:last-of-type {
      border-bottom: none;
    }
    
    h2 {
      color: var(--primary);
      font-size: 2.2em;
      font-weight: 600;
      margin-bottom: 24px;
      position: relative;
      padding-bottom: 16px;
    }
    
    h2::after {
      content: '';
      position: absolute;
      bottom: 0;
      left: 0;
      width: 50px;
      height: 3px;
      background: var(--accent);
      border-radius: 2px;
    }
    
    h3 {
      color: var(--primary-light);
      font-size: 1.5em;
      font-weight: 600;
      margin-top: 36px;
      margin-bottom: 16px;
    }
    
    .instruction-text {
      background: linear-gradient(135deg, #e3f2fd 0%, #bbdefb 100%);
      border-left: 4px solid #5d9cec;
      padding: 16px 20px;
      margin: 20px 0;
      border-radius: 8px;
      color: #1e3a5f;
      font-size: 0.95em;
      font-style: italic;
    }
    
    p {
      color: #4a5568;
      font-size: 1.05em;
      line-height: 1.8;
      margin-bottom: 16px;
    }
    
    /* Images */
    .image-placeholder {
      width: 100%;
      height: 400px;
      background: linear-gradient(135deg, var(--bg-light) 0%, #e2e8f0 100%);
      border-radius: 12px;
      margin: 24px 0;
      display: flex;
      align-items: center;
      justify-content: center;
      border: 2px dashed var(--border);
      color: var(--text-light);
      font-size: 1.1em;
      font-weight: 500;
    }
    
    img {
      max-width: 100%;
      height: auto;
      border-radius: 12px;
      margin: 24px 0;
      box-shadow: 0 8px 24px rgba(0,0,0,0.12);
      border: 1px solid var(--border);
    }
    
    /* Video */
    .video-container {
      position: relative;
      padding-bottom: 56.25%;
      height: 0;
      overflow: hidden;
      border-radius: 12px;
      margin: 24px 0;
      box-shadow: 0 8px 24px rgba(0,0,0,0.12);
      border: 1px solid var(--border);
    }
    
    .video-container iframe {
      position: absolute;
      top: 0;
      left: 0;
      width: 100%;
      height: 100%;
      border: none;
    }
    
    /* Specs Table */
    .specs-table {
      width: 100%;
      border-collapse: collapse;
      margin: 24px 0;
      background: #ffffff;
      border-radius: 12px;
      overflow: hidden;
      box-shadow: 0 4px 12px rgba(0,0,0,0.08);
    }
    
    .specs-table th,
    .specs-table td {
      padding: 18px 24px;
      text-align: left;
      border-bottom: 1px solid var(--border);
    }
    
    .specs-table th {
      background: linear-gradient(135deg, var(--primary) 0%, var(--primary-light) 100%);
      color: white;
      font-weight: 600;
      font-size: 0.9em;
      text-transform: uppercase;
      letter-spacing: 0.5px;
    }
    
    .specs-table tr:last-child td {
      border-bottom: none;
    }
    
    .specs-table tr:hover {
      background: var(--bg-light);
    }
    
    .specs-table td:first-child {
      font-weight: 600;
      color: var(--text-dark);
    }
    
    /* Team Grid */
    .team-grid {
      display: grid;
      grid-template-columns: repeat(auto-fit, minmax(220px, 1fr));
      gap: 24px;
      margin: 30px 0;
    }
    
    .team-member {
      background: linear-gradient(135deg, var(--bg-light) 0%, #edf2f7 100%);
      padding: 28px 24px;
      border-radius: 12px;
      text-align: center;
      border: 1px solid var(--border);
      transition: all 0.3s ease;
    }
    
    .team-member:hover {
      transform: translateY(-6px);
      box-shadow: 0 12px 28px rgba(0,0,0,0.12);
      border-color: var(--accent);
    }
    
    .team-member strong {
      color: var(--primary);
      font-size: 1.15em;
      display: block;
      margin-bottom: 8px;
    }
    
    .team-member span {
      color: var(--text-gray);
      font-size: 0.9em;
      display: block;
    }
    
    /* Footer */
    footer {
      background: linear-gradient(135deg, var(--primary) 0%, var(--accent) 100%);
      color: rgba(255,255,255,0.95);
      padding: 40px 20px;
      text-align: center;
      margin-top: 80px;
    }
    
    footer p {
      color: rgba(255,255,255,0.95);
      margin-bottom: 8px;
    }
    
    /* Responsive */
    @media (max-width: 768px) {
      .header-content {padding: 70px 30px 50px;}
      header h1 {font-size: 2.2em;}
      .header-subtitle {font-size: 1.1em;}
      .container {padding: 40px 30px; margin: 30px 20px;}
      h2 {font-size: 1.8em;}
      .nav-container {padding: 12px 20px;}
      .nav-buttons a {font-size: 0.85em; padding: 8px 16px;}
      .image-placeholder {height: 250px; font-size: 0.95em;}
    }
  </style>
</head>
<body>
<header>
  <div class="header-content">
    <h1>SoC</h1>
    <div class="header-meta">
      <span class="header-meta-item">System On Chip</span>
      <span class="header-meta-item">Vector Processing Unit</span>
      <span class="header-meta-item">RISCV</span>
      <span class="header-meta-item">TSMC 65nm</span>
    </div>
    
    <div class="author-info">
      <div class="authors-list">
        <a href="mailto:email@columbia.edu" class="author-name">[Jiajun Jiang]</a>
        <a href="https://www.linkedin.com/in/zhenningyang509/" target="_blank" class="author-name">[Zhenning Yang]</a>
        <a href="mailto:email@columbia.edu" class="author-name">[Yicheng Huang]</a>
        <a href="mailto:email@columbia.edu" class="author-name">[Zhuohao Chang]</a>
        <a href="mailto:email@columbia.edu" class="author-name">[Yu Jia]</a>
      </div>
    </div>
  </div>
</header>

<nav class="nav-buttons">
  <div class="nav-container">
    <a href="#introduction">Introduction</a>
    <a href="#architecture">Architecture</a>
    <a href="#design-flow">Design Flow</a>
    <a href="#software">Software & Testing</a>
    <a href="#pcb">PCB Design</a>
    <a href="#demo">Demonstration</a>
    <a href="#specs">Specifications</a>
    <a href="#conclusions">Conclusions</a>
    <a href="#references">References</a>
    <a href="#acknowledgments">Acknowledgments</a>
  </div>
</nav>

<div class="container">
  <a class="back" href="../index.html">Back to all projects</a>
  
  <section id="introduction">
    <h2>Introduction</h2>
    <p class="instruction-text">[Replace with project introduction: Describe the motivation, objectives, and overview of your chip design. Explain why this project is important and what problems it aims to solve.]</p>
    <img src="../images/soc/Chip_Raw_Labelled.jpg">
    <!-- <div class="image-placeholder">Insert chip photo or project overview image</div> -->
  </section>
  
  <section id="architecture">
    <h2>System Architecture</h2>
    <p class="instruction-text">[This diagram illustrates the architecture of our RISC-V based System-on-Chip (SoC). At its core, a RISC-V processor is paired with a dedicated Vector Processing Unit to handle accelerated parallel computations. These processing units communicate with system resources via a central AXI-Lite Interconnect. Essential external communication is handled through UART and SPI interfaces. Additionally, the design incorporates support infrastructure, including a Clock Generator, Finite State Machine (FSM), and a Scan Chain for hardware testing and debugging.]</p>
    <img src="../images/soc/SystemArch.png">
    <h3>Key Highlights: Component Breakdown</h3>
    
    <ul class="key-highlights-list">
        <li>
            <div class="highlight-item">
                <h4>Core: <a href="https://github.com/YosysHQ/picorv32" target="_blank">RISCV</a> & Vector Processing Unit</h4>
                <p class="instruction-text">[Vector Processing Unit.]</p>
                <p class="instruction-text">[The system is anchored by the PicoRV32, a robust and widely adopted open-source 
                  RISC-V CPU core designed for high reliability and area efficiency. 
                  It implements the standard RISC-V RV32I Instruction Set Architecture (ISA), 
                  providing a comprehensive suite of base integer instructions.
                  Architecturally, the PicoRV32 is engineered with a focus on timing closure; 
                  its design minimizes logic depth in the critical path, allowing the core to 
                  achieve a high maximum operating frequency 270MHz in TSMC65nm even in area-constrained 
                  layouts. Crucially, the core features a dedicated Pico Co-Processor Interface (PCPI). 
                  This low-latency interface serves as the bridge to our custom Vector Processing Unit (VPU), 
                  allowing the PicoRV32 to seamlessly offload complex vector instructions 
                  while maintaining rigorous control over system flow and data consistency. Below Shows the Finite State Machine of this simple RISCV Core. ]</p>
                <img src="../images/soc/CPU.png">
                <!-- <p>The system's processing powerhouse consists of a standard **RISC-V Core** for general-purpose computing, paired with a high-performance **Vector Coprocessor**. This coprocessor enables efficient, accelerated execution of parallel operations, crucial for demanding applications like signal processing or machine learning tasks.</p> -->
            </div>
        </li>
        <li>
            <div class="highlight-item">
                <h4>Bus Interconnect: <a href="https://github.com/alexforencich/verilog-axi/blob/master/rtl/axi_interconnect.v" target="_blank">AXI-Lite Interconnect</a></h4>
                <p class="instruction-text">[The Opensource AXI-Lite Interconnect we we adopted supports multiple masters and slaves. The maximum frequency after synthesizing is around 500MHz and the area is pretty small. It does not supports burst transactions, OoO and outstanding in AXI protocol.]</p>
                <section id="memory-map">
                    <h4>System Memory Map</h4>
                    <table class="specs-table">
                      <thead>
                        <tr>
                          <th>Device / Region</th>
                          <th>Start Address</th>
                          <th>End Address</th>
                          <th>Size</th>
                        </tr>
                      </thead>
                      <tbody>
                        <tr>
                          <td><strong>Instruction Memory (IMEM)</strong></td>
                          <td><code>0x0000_0000</code></td>
                          <td><code>0x0000_7FFF</code></td>
                          <td>32 KB (<code>0x8000</code>)</td>
                        </tr>
                        <tr>
                          <td><strong>Data Memory (DMEM)</strong></td>
                          <td><code>0x0000_8000</code></td>
                          <td><code>0x0000_FFFF</code></td>
                          <td>32 KB (<code>0x8000</code>)</td>
                        </tr>
                        <tr>
                          <td><strong>UART</strong></td>
                          <td><code>0x0010_0000</code></td>
                          <td><code>0x0010_00FF</code></td>
                          <td>2 Bytes (<code>0x02</code>)</td>
                        </tr>
                        <tr>
                          <td><strong>SPI</strong></td>
                          <td><code>0x0010_0200</code></td>
                          <td><code>0x0010_02FF</code></td>
                          <td>4 Bytes (<code>0x04</code>)</td>
                        </tr>
                      </tbody>
                    </table>
                </section>
                
                <!-- <p>All major components communicate via the **AXI-Lite Interconnect**. This streamlined version of the AMBA AXI protocol ensures reliable, low-latency communication between the core, memory, and peripherals, maintaining system coherence and data integrity.</p> -->
            </div>
        </li>
        <li>
            <div class="highlight-item">
                <h4>Memory Subsystem: IMEM & DMEM</h4>
                <p class="instruction-text">[To maximize on-chip storage efficiency, the SoC integrates 64KB of SRAM, symmetrically divided into 32KB for Instruction Memory (IMEM) and 32KB for Data Memory (DMEM). We utilized the ARM Artisan Memory Compiler to generate these high-density, single-port memory macros. To ensure seamless connectivity, custom wrappers were developed to bridge the memory interface with the processor core. Furthermore, these wrappers facilitate system initialization, allowing instructions and data to be pre-loaded directly through the scan chain.]</p>
                <!-- <p>The design utilizes a Harvard-like architecture with separate memories for instructions and data. It includes a dedicated **32kB Instruction Memory (IMEM)** and a **32kB Data Memory (DMEM)**. This separation minimizes contention and allows simultaneous instruction fetches and data access, boosting performance.</p> -->
            </div>
        </li>
        <li>
            <div class="highlight-item">
                <h4>I/O Peripherals: UART & SPI</h4>
                <!-- <p>External communication and interfacing are managed through standard peripherals: **UART (Universal Asynchronous Receiver/Transmitter)** provides a serial port for debugging and console access, while **SPI (Serial Peripheral Interface)** supports high-speed communication with external devices like flash memory or sensors.</p> -->
            </div>
        </li>
        <li>
            <div class="highlight-item">
                <h4>System Control & Test: Clock Generator, FSM, Scan Chain</h4>
                <!-- <p>Essential support infrastructure ensures correct operation and testability. This includes the **Clock Generator** for timing control, a **Finite State Machine (FSM)** for managing power-on-reset and system states, and a **Scan Chain** implementation for comprehensive in-field and factory testing (Design-for-Testability).</p> -->
            </div>
        </li>
    </ul>
    




    
    <div class="image-placeholder">Insert block diagram</div>
  </section>

  
  
  <section id="design-flow">
    <h2>Design Flow</h2>
    <p class="instruction-text">[The following diagram outlines the complete RTL-to-GDSII design flow implemented for this project. It highlights the transition from behavioral Verilog RTL through Synthesis and Place & Route, utilizing industry-standard tools for verification at every stage.]</p>
    <img src="../images/soc/Design Flow.png">
    

    <h3>RTL Design</h3>
    <p class="instruction-text">[Describe RTL design methodology, HDL used, simulation approach, and verification strategy.]</p>
    
    <h3>Physical Design</h3>
    <p class="instruction-text">[The physical design follows a hierarchical bottom-up strategy. Individual submodules are first hardened through a complete P&R flow. These blocks are then integrated into the Top level, followed by Chip-level assembly, which includes I/O pads and Seal Rings, culminating in the final Tapeout GDS.]</p>
    <img src="../images/soc/chip_labelled.jpg">

    <h4>Physical Design Flow</h4>
    <p class="instruction-text">[The physical design flow follows the basic ASIC semi-custom circuits design flow, and we adopted bottom-up integration methodology. A very clear and pretty picture below is showing how we do the back-end design]</p>
    <img src="../images/soc/PhysicalFlow.png">

    <h4>IO Pad</h4>
    <p class="instruction-text">[Below shows the IO Pad integration based on LQFP64L: We have 11 + 16 + 1 = 28 IOs. And these IOs includes Input/Output Signals(SPI, UART, Scan_Chain, rst_n, clk), POC, CVDD, DVDD, VDD, VDD_TEST, GND. We tried to minimize our IO number because we need a bigger area for logic circuits.]</p>
    <img src="../images/soc/IO.png">

    <h4>Package</h4>
    <p class="instruction-text">[Below is the picture of our taped out chip with bonding wires and packages.]</p>
    <div class="side-by-side-images">
        <img src="../images/soc/P1.png" alt="Description of P1">
        <img src="../images/soc/P2.png" alt="Description of P2">
    </div>
  </section>
  
  <section id="software">
    <h2>Software & Testing Flow</h2>
    <p class="instruction-text">[Replace with software and testing description: Explain the software stack, test programs, simulation methodology, and post-silicon validation approach.]</p>
    
    <h3>Software Development</h3>
    <p class="instruction-text">[Describe software tools, programming interface, test applications, and benchmarks used.]</p>
    
    <h3>Testing Methodology</h3>
    <p class="instruction-text">[Explain pre-silicon verification, post-silicon testing procedures, and measurement techniques.]</p>
  </section>
  
  <section id="pcb">
    <h2>PCB Design</h2>
    <p class="instruction-text">[Replace with PCB design description: Detail the test board architecture, power delivery, signal integrity considerations, and measurement infrastructure.]</p>
    
    <h3>Board Architecture</h3>
    <p class="instruction-text">[Describe PCB layout, connector pinout, external components, and interface circuits.]</p>
    
    <h3>Power Distribution</h3>
    <p class="instruction-text">[Explain power supply design, voltage regulators, decoupling strategy, and current monitoring.]</p>
  </section>
  
  <section id="demo">
    <h2>Demonstration</h2>
    <p class="instruction-text">[Replace with demonstration description: Show working examples, test results, and real-world performance of your chip.]</p>
    
    <div class="image-placeholder">Insert demonstration photo or screenshot</div>
    
    <h3>Video Demonstration</h3>
    <div class="video-container">
      <iframe src="https://www.youtube.com/embed/rGpk3MRSOx4?start=1" title="Project demonstration video" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
    </div>
  </section>
  
  <section id="specs">
    <h2>Chip Specifications</h2>
    <p class="instruction-text">[Replace with chip specifications: Provide detailed technical specifications and measured performance metrics.]</p>
    
    <table class="specs-table">
      <tr>
        <th>Parameter</th>
        <th>Specification</th>
      </tr>
      <tr>
        <td>Technology</td>
        <td>[e.g., TSMC 65nm LP]</td>
      </tr>
      <tr>
        <td>Die Size</td>
        <td>[e.g., 2.5mm × 2.5mm]</td>
      </tr>
      <tr>
        <td>Gate Count</td>
        <td>[e.g., ~180,000 gates]</td>
      </tr>
      <tr>
        <td>Operating Frequency</td>
        <td>[e.g., 100 MHz]</td>
      </tr>
      <tr>
        <td>Supply Voltage</td>
        <td>[e.g., 1.2V core, 2.5V I/O]</td>
      </tr>
      <tr>
        <td>Power Consumption</td>
        <td>[e.g., 85 mW typical]</td>
      </tr>
      <tr>
        <td>Performance Metric</td>
        <td>[e.g., throughput, latency]</td>
      </tr>
      <tr>
        <td>Package</td>
        <td>[e.g., QFN-64]</td>
      </tr>
    </table>
  </section>
  
  <section id="conclusions">
    <h2>Conclusions</h2>
    <p class="instruction-text">[Replace with conclusions: Summarize achievements, lessons learned, challenges overcome, and potential future improvements.]</p>
    
    <h3>Key Achievements</h3>
    <p class="instruction-text">[List major accomplishments and successful design outcomes.]</p>
    
    <h3>Lessons Learned</h3>
    <p class="instruction-text">[Discuss important insights gained during the design process.]</p>
    
    <h3>Future Work</h3>
    <p class="instruction-text">[Describe potential enhancements and next-generation features.]</p>
  </section>
  
  <section id="references">
    <h2>References</h2>
    <p class="instruction-text">[Replace with references: List academic papers, technical manuals, and other resources cited in your project.]</p>
    <ol style="margin-left: 25px; color: var(--text-gray);">
      <li style="margin-bottom: 12px;">[Reference 1: Author, Title, Publication, Year]</li>
      <li style="margin-bottom: 12px;">[Reference 2: Author, Title, Publication, Year]</li>
      <li style="margin-bottom: 12px;">[Reference 3: Author, Title, Publication, Year]</li>
    </ol>
  </section>
  
  <section id="acknowledgments">
    <h2>Acknowledgments</h2>
    <p class="instruction-text">[Replace with acknowledgments: Thank advisors, sponsors, lab staff, and others who contributed to the project.]</p>
    
    <h3>Team Members</h3>
    <div class="team-grid">
      <div class="team-member">
        <strong>[Name]</strong>
        <span>[Role/Contribution]</span>
      </div>
      <div class="team-member">
        <strong>[Name]</strong>
        <span>[Role/Contribution]</span>
      </div>
      <div class="team-member">
        <strong>[Name]</strong>
        <span>[Role/Contribution]</span>
      </div>
      <div class="team-member">
        <strong>[Name]</strong>
        <span>[Role/Contribution]</span>
      </div>
    </div>
  </section>
  
  <a class="back" href="../index.html">Back to all projects</a>
</div>

<footer>
  <p>EE6350 VLSI Design Lab · Department of Electrical Engineering · Columbia University</p>
  <p style="margin-top: 8px; font-size: 0.9em; opacity: 0.8;">Spring 2025</p>
</footer>
</body>
</html>
