
uart3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018c0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080019cc  080019cc  000119cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080019f4  080019f4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080019f4  080019f4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080019f4  080019f4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019f4  080019f4  000119f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080019f8  080019f8  000119f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080019fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  08001a08  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08001a08  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005a39  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001482  00000000  00000000  00025a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000640  00000000  00000000  00026ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000598  00000000  00000000  00027530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015e8a  00000000  00000000  00027ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006ad3  00000000  00000000  0003d952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007dc36  00000000  00000000  00044425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c205b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017f4  00000000  00000000  000c20b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080019b4 	.word	0x080019b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080019b4 	.word	0x080019b4

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 f96f 	bl	8000434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f807 	bl	8000168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f86b 	bl	8000234 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800015e:	f000 f83f 	bl	80001e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t i = 0;
 8000162:	2300      	movs	r3, #0
 8000164:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000166:	e7fe      	b.n	8000166 <main+0x1a>

08000168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b090      	sub	sp, #64	; 0x40
 800016c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800016e:	f107 0318 	add.w	r3, r7, #24
 8000172:	2228      	movs	r2, #40	; 0x28
 8000174:	2100      	movs	r1, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f001 fc14 	bl	80019a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800017c:	1d3b      	adds	r3, r7, #4
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
 8000182:	605a      	str	r2, [r3, #4]
 8000184:	609a      	str	r2, [r3, #8]
 8000186:	60da      	str	r2, [r3, #12]
 8000188:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800018a:	2302      	movs	r3, #2
 800018c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800018e:	2301      	movs	r3, #1
 8000190:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000192:	2310      	movs	r3, #16
 8000194:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000196:	2300      	movs	r3, #0
 8000198:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800019a:	f107 0318 	add.w	r3, r7, #24
 800019e:	4618      	mov	r0, r3
 80001a0:	f000 fcb2 	bl	8000b08 <HAL_RCC_OscConfig>
 80001a4:	4603      	mov	r3, r0
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d001      	beq.n	80001ae <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001aa:	f000 f859 	bl	8000260 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ae:	230f      	movs	r3, #15
 80001b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001b2:	2300      	movs	r3, #0
 80001b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001b6:	2300      	movs	r3, #0
 80001b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001ba:	2300      	movs	r3, #0
 80001bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001be:	2300      	movs	r3, #0
 80001c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001c2:	1d3b      	adds	r3, r7, #4
 80001c4:	2100      	movs	r1, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f000 ff1e 	bl	8001008 <HAL_RCC_ClockConfig>
 80001cc:	4603      	mov	r3, r0
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d001      	beq.n	80001d6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001d2:	f000 f845 	bl	8000260 <Error_Handler>
  }
}
 80001d6:	bf00      	nop
 80001d8:	3740      	adds	r7, #64	; 0x40
 80001da:	46bd      	mov	sp, r7
 80001dc:	bd80      	pop	{r7, pc}
	...

080001e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80001e4:	4b11      	ldr	r3, [pc, #68]	; (800022c <MX_USART1_UART_Init+0x4c>)
 80001e6:	4a12      	ldr	r2, [pc, #72]	; (8000230 <MX_USART1_UART_Init+0x50>)
 80001e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80001ea:	4b10      	ldr	r3, [pc, #64]	; (800022c <MX_USART1_UART_Init+0x4c>)
 80001ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80001f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80001f2:	4b0e      	ldr	r3, [pc, #56]	; (800022c <MX_USART1_UART_Init+0x4c>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80001f8:	4b0c      	ldr	r3, [pc, #48]	; (800022c <MX_USART1_UART_Init+0x4c>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	; (800022c <MX_USART1_UART_Init+0x4c>)
 8000200:	2200      	movs	r2, #0
 8000202:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000204:	4b09      	ldr	r3, [pc, #36]	; (800022c <MX_USART1_UART_Init+0x4c>)
 8000206:	220c      	movs	r2, #12
 8000208:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800020a:	4b08      	ldr	r3, [pc, #32]	; (800022c <MX_USART1_UART_Init+0x4c>)
 800020c:	2200      	movs	r2, #0
 800020e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <MX_USART1_UART_Init+0x4c>)
 8000212:	2200      	movs	r2, #0
 8000214:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000216:	4805      	ldr	r0, [pc, #20]	; (800022c <MX_USART1_UART_Init+0x4c>)
 8000218:	f001 f890 	bl	800133c <HAL_UART_Init>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000222:	f000 f81d 	bl	8000260 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000226:	bf00      	nop
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	20000028 	.word	0x20000028
 8000230:	40013800 	.word	0x40013800

08000234 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023a:	4b08      	ldr	r3, [pc, #32]	; (800025c <MX_GPIO_Init+0x28>)
 800023c:	699b      	ldr	r3, [r3, #24]
 800023e:	4a07      	ldr	r2, [pc, #28]	; (800025c <MX_GPIO_Init+0x28>)
 8000240:	f043 0304 	orr.w	r3, r3, #4
 8000244:	6193      	str	r3, [r2, #24]
 8000246:	4b05      	ldr	r3, [pc, #20]	; (800025c <MX_GPIO_Init+0x28>)
 8000248:	699b      	ldr	r3, [r3, #24]
 800024a:	f003 0304 	and.w	r3, r3, #4
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	687b      	ldr	r3, [r7, #4]

}
 8000252:	bf00      	nop
 8000254:	370c      	adds	r7, #12
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr
 800025c:	40021000 	.word	0x40021000

08000260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000264:	b672      	cpsid	i
}
 8000266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000268:	e7fe      	b.n	8000268 <Error_Handler+0x8>
	...

0800026c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000272:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <HAL_MspInit+0x5c>)
 8000274:	699b      	ldr	r3, [r3, #24]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_MspInit+0x5c>)
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	6193      	str	r3, [r2, #24]
 800027e:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <HAL_MspInit+0x5c>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	f003 0301 	and.w	r3, r3, #1
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800028a:	4b0f      	ldr	r3, [pc, #60]	; (80002c8 <HAL_MspInit+0x5c>)
 800028c:	69db      	ldr	r3, [r3, #28]
 800028e:	4a0e      	ldr	r2, [pc, #56]	; (80002c8 <HAL_MspInit+0x5c>)
 8000290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000294:	61d3      	str	r3, [r2, #28]
 8000296:	4b0c      	ldr	r3, [pc, #48]	; (80002c8 <HAL_MspInit+0x5c>)
 8000298:	69db      	ldr	r3, [r3, #28]
 800029a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800029e:	607b      	str	r3, [r7, #4]
 80002a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002a2:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_MspInit+0x60>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80002ae:	60fb      	str	r3, [r7, #12]
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	4a04      	ldr	r2, [pc, #16]	; (80002cc <HAL_MspInit+0x60>)
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002be:	bf00      	nop
 80002c0:	3714      	adds	r7, #20
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr
 80002c8:	40021000 	.word	0x40021000
 80002cc:	40010000 	.word	0x40010000

080002d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b088      	sub	sp, #32
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002d8:	f107 0310 	add.w	r3, r7, #16
 80002dc:	2200      	movs	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
 80002e0:	605a      	str	r2, [r3, #4]
 80002e2:	609a      	str	r2, [r3, #8]
 80002e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a20      	ldr	r2, [pc, #128]	; (800036c <HAL_UART_MspInit+0x9c>)
 80002ec:	4293      	cmp	r3, r2
 80002ee:	d139      	bne.n	8000364 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80002f0:	4b1f      	ldr	r3, [pc, #124]	; (8000370 <HAL_UART_MspInit+0xa0>)
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	4a1e      	ldr	r2, [pc, #120]	; (8000370 <HAL_UART_MspInit+0xa0>)
 80002f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002fa:	6193      	str	r3, [r2, #24]
 80002fc:	4b1c      	ldr	r3, [pc, #112]	; (8000370 <HAL_UART_MspInit+0xa0>)
 80002fe:	699b      	ldr	r3, [r3, #24]
 8000300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000304:	60fb      	str	r3, [r7, #12]
 8000306:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000308:	4b19      	ldr	r3, [pc, #100]	; (8000370 <HAL_UART_MspInit+0xa0>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	4a18      	ldr	r2, [pc, #96]	; (8000370 <HAL_UART_MspInit+0xa0>)
 800030e:	f043 0304 	orr.w	r3, r3, #4
 8000312:	6193      	str	r3, [r2, #24]
 8000314:	4b16      	ldr	r3, [pc, #88]	; (8000370 <HAL_UART_MspInit+0xa0>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	f003 0304 	and.w	r3, r3, #4
 800031c:	60bb      	str	r3, [r7, #8]
 800031e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000320:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000324:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000326:	2302      	movs	r3, #2
 8000328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800032a:	2303      	movs	r3, #3
 800032c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800032e:	f107 0310 	add.w	r3, r7, #16
 8000332:	4619      	mov	r1, r3
 8000334:	480f      	ldr	r0, [pc, #60]	; (8000374 <HAL_UART_MspInit+0xa4>)
 8000336:	f000 fa63 	bl	8000800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800033a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800033e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000344:	2300      	movs	r3, #0
 8000346:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000348:	f107 0310 	add.w	r3, r7, #16
 800034c:	4619      	mov	r1, r3
 800034e:	4809      	ldr	r0, [pc, #36]	; (8000374 <HAL_UART_MspInit+0xa4>)
 8000350:	f000 fa56 	bl	8000800 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000354:	2200      	movs	r2, #0
 8000356:	2100      	movs	r1, #0
 8000358:	2025      	movs	r0, #37	; 0x25
 800035a:	f000 f9a4 	bl	80006a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800035e:	2025      	movs	r0, #37	; 0x25
 8000360:	f000 f9bd 	bl	80006de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000364:	bf00      	nop
 8000366:	3720      	adds	r7, #32
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	40013800 	.word	0x40013800
 8000370:	40021000 	.word	0x40021000
 8000374:	40010800 	.word	0x40010800

08000378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800037c:	e7fe      	b.n	800037c <NMI_Handler+0x4>

0800037e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800037e:	b480      	push	{r7}
 8000380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000382:	e7fe      	b.n	8000382 <HardFault_Handler+0x4>

08000384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000388:	e7fe      	b.n	8000388 <MemManage_Handler+0x4>

0800038a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800038a:	b480      	push	{r7}
 800038c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800038e:	e7fe      	b.n	800038e <BusFault_Handler+0x4>

08000390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000394:	e7fe      	b.n	8000394 <UsageFault_Handler+0x4>

08000396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000396:	b480      	push	{r7}
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800039a:	bf00      	nop
 800039c:	46bd      	mov	sp, r7
 800039e:	bc80      	pop	{r7}
 80003a0:	4770      	bx	lr

080003a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bc80      	pop	{r7}
 80003ac:	4770      	bx	lr

080003ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ae:	b480      	push	{r7}
 80003b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003b2:	bf00      	nop
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bc80      	pop	{r7}
 80003b8:	4770      	bx	lr

080003ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003be:	f000 f87f 	bl	80004c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003c2:	bf00      	nop
 80003c4:	bd80      	pop	{r7, pc}
	...

080003c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80003cc:	4802      	ldr	r0, [pc, #8]	; (80003d8 <USART1_IRQHandler+0x10>)
 80003ce:	f001 f803 	bl	80013d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80003d2:	bf00      	nop
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	20000028 	.word	0x20000028

080003dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr

080003e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80003e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80003ea:	e003      	b.n	80003f4 <LoopCopyDataInit>

080003ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80003ec:	4b0b      	ldr	r3, [pc, #44]	; (800041c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80003ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80003f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80003f2:	3104      	adds	r1, #4

080003f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80003f4:	480a      	ldr	r0, [pc, #40]	; (8000420 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80003f6:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80003f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80003fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80003fc:	d3f6      	bcc.n	80003ec <CopyDataInit>
  ldr r2, =_sbss
 80003fe:	4a0a      	ldr	r2, [pc, #40]	; (8000428 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000400:	e002      	b.n	8000408 <LoopFillZerobss>

08000402 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000402:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000404:	f842 3b04 	str.w	r3, [r2], #4

08000408 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000408:	4b08      	ldr	r3, [pc, #32]	; (800042c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800040a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800040c:	d3f9      	bcc.n	8000402 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800040e:	f7ff ffe5 	bl	80003dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000412:	f001 faa3 	bl	800195c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000416:	f7ff fe99 	bl	800014c <main>
  bx lr
 800041a:	4770      	bx	lr
  ldr r3, =_sidata
 800041c:	080019fc 	.word	0x080019fc
  ldr r0, =_sdata
 8000420:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000424:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000428:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800042c:	2000006c 	.word	0x2000006c

08000430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000430:	e7fe      	b.n	8000430 <ADC1_2_IRQHandler>
	...

08000434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000438:	4b08      	ldr	r3, [pc, #32]	; (800045c <HAL_Init+0x28>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a07      	ldr	r2, [pc, #28]	; (800045c <HAL_Init+0x28>)
 800043e:	f043 0310 	orr.w	r3, r3, #16
 8000442:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000444:	2003      	movs	r0, #3
 8000446:	f000 f923 	bl	8000690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800044a:	2000      	movs	r0, #0
 800044c:	f000 f808 	bl	8000460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000450:	f7ff ff0c 	bl	800026c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000454:	2300      	movs	r3, #0
}
 8000456:	4618      	mov	r0, r3
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	40022000 	.word	0x40022000

08000460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000468:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <HAL_InitTick+0x54>)
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <HAL_InitTick+0x58>)
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	4619      	mov	r1, r3
 8000472:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000476:	fbb3 f3f1 	udiv	r3, r3, r1
 800047a:	fbb2 f3f3 	udiv	r3, r2, r3
 800047e:	4618      	mov	r0, r3
 8000480:	f000 f93b 	bl	80006fa <HAL_SYSTICK_Config>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800048a:	2301      	movs	r3, #1
 800048c:	e00e      	b.n	80004ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2b0f      	cmp	r3, #15
 8000492:	d80a      	bhi.n	80004aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000494:	2200      	movs	r2, #0
 8000496:	6879      	ldr	r1, [r7, #4]
 8000498:	f04f 30ff 	mov.w	r0, #4294967295
 800049c:	f000 f903 	bl	80006a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004a0:	4a06      	ldr	r2, [pc, #24]	; (80004bc <HAL_InitTick+0x5c>)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004a6:	2300      	movs	r3, #0
 80004a8:	e000      	b.n	80004ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004aa:	2301      	movs	r3, #1
}
 80004ac:	4618      	mov	r0, r3
 80004ae:	3708      	adds	r7, #8
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	20000000 	.word	0x20000000
 80004b8:	20000008 	.word	0x20000008
 80004bc:	20000004 	.word	0x20000004

080004c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <HAL_IncTick+0x1c>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	461a      	mov	r2, r3
 80004ca:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <HAL_IncTick+0x20>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4413      	add	r3, r2
 80004d0:	4a03      	ldr	r2, [pc, #12]	; (80004e0 <HAL_IncTick+0x20>)
 80004d2:	6013      	str	r3, [r2, #0]
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr
 80004dc:	20000008 	.word	0x20000008
 80004e0:	20000068 	.word	0x20000068

080004e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  return uwTick;
 80004e8:	4b02      	ldr	r3, [pc, #8]	; (80004f4 <HAL_GetTick+0x10>)
 80004ea:	681b      	ldr	r3, [r3, #0]
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bc80      	pop	{r7}
 80004f2:	4770      	bx	lr
 80004f4:	20000068 	.word	0x20000068

080004f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	f003 0307 	and.w	r3, r3, #7
 8000506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000508:	4b0c      	ldr	r3, [pc, #48]	; (800053c <__NVIC_SetPriorityGrouping+0x44>)
 800050a:	68db      	ldr	r3, [r3, #12]
 800050c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800050e:	68ba      	ldr	r2, [r7, #8]
 8000510:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000514:	4013      	ands	r3, r2
 8000516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000520:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800052a:	4a04      	ldr	r2, [pc, #16]	; (800053c <__NVIC_SetPriorityGrouping+0x44>)
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	60d3      	str	r3, [r2, #12]
}
 8000530:	bf00      	nop
 8000532:	3714      	adds	r7, #20
 8000534:	46bd      	mov	sp, r7
 8000536:	bc80      	pop	{r7}
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000544:	4b04      	ldr	r3, [pc, #16]	; (8000558 <__NVIC_GetPriorityGrouping+0x18>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	0a1b      	lsrs	r3, r3, #8
 800054a:	f003 0307 	and.w	r3, r3, #7
}
 800054e:	4618      	mov	r0, r3
 8000550:	46bd      	mov	sp, r7
 8000552:	bc80      	pop	{r7}
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800056a:	2b00      	cmp	r3, #0
 800056c:	db0b      	blt.n	8000586 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	f003 021f 	and.w	r2, r3, #31
 8000574:	4906      	ldr	r1, [pc, #24]	; (8000590 <__NVIC_EnableIRQ+0x34>)
 8000576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057a:	095b      	lsrs	r3, r3, #5
 800057c:	2001      	movs	r0, #1
 800057e:	fa00 f202 	lsl.w	r2, r0, r2
 8000582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr
 8000590:	e000e100 	.word	0xe000e100

08000594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	6039      	str	r1, [r7, #0]
 800059e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	db0a      	blt.n	80005be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	490c      	ldr	r1, [pc, #48]	; (80005e0 <__NVIC_SetPriority+0x4c>)
 80005ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b2:	0112      	lsls	r2, r2, #4
 80005b4:	b2d2      	uxtb	r2, r2
 80005b6:	440b      	add	r3, r1
 80005b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005bc:	e00a      	b.n	80005d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	b2da      	uxtb	r2, r3
 80005c2:	4908      	ldr	r1, [pc, #32]	; (80005e4 <__NVIC_SetPriority+0x50>)
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	f003 030f 	and.w	r3, r3, #15
 80005ca:	3b04      	subs	r3, #4
 80005cc:	0112      	lsls	r2, r2, #4
 80005ce:	b2d2      	uxtb	r2, r2
 80005d0:	440b      	add	r3, r1
 80005d2:	761a      	strb	r2, [r3, #24]
}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	e000e100 	.word	0xe000e100
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b089      	sub	sp, #36	; 0x24
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	60f8      	str	r0, [r7, #12]
 80005f0:	60b9      	str	r1, [r7, #8]
 80005f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	f003 0307 	and.w	r3, r3, #7
 80005fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005fc:	69fb      	ldr	r3, [r7, #28]
 80005fe:	f1c3 0307 	rsb	r3, r3, #7
 8000602:	2b04      	cmp	r3, #4
 8000604:	bf28      	it	cs
 8000606:	2304      	movcs	r3, #4
 8000608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060a:	69fb      	ldr	r3, [r7, #28]
 800060c:	3304      	adds	r3, #4
 800060e:	2b06      	cmp	r3, #6
 8000610:	d902      	bls.n	8000618 <NVIC_EncodePriority+0x30>
 8000612:	69fb      	ldr	r3, [r7, #28]
 8000614:	3b03      	subs	r3, #3
 8000616:	e000      	b.n	800061a <NVIC_EncodePriority+0x32>
 8000618:	2300      	movs	r3, #0
 800061a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800061c:	f04f 32ff 	mov.w	r2, #4294967295
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	fa02 f303 	lsl.w	r3, r2, r3
 8000626:	43da      	mvns	r2, r3
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	401a      	ands	r2, r3
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000630:	f04f 31ff 	mov.w	r1, #4294967295
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	fa01 f303 	lsl.w	r3, r1, r3
 800063a:	43d9      	mvns	r1, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000640:	4313      	orrs	r3, r2
         );
}
 8000642:	4618      	mov	r0, r3
 8000644:	3724      	adds	r7, #36	; 0x24
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3b01      	subs	r3, #1
 8000658:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800065c:	d301      	bcc.n	8000662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800065e:	2301      	movs	r3, #1
 8000660:	e00f      	b.n	8000682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000662:	4a0a      	ldr	r2, [pc, #40]	; (800068c <SysTick_Config+0x40>)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	3b01      	subs	r3, #1
 8000668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800066a:	210f      	movs	r1, #15
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	f7ff ff90 	bl	8000594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000674:	4b05      	ldr	r3, [pc, #20]	; (800068c <SysTick_Config+0x40>)
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800067a:	4b04      	ldr	r3, [pc, #16]	; (800068c <SysTick_Config+0x40>)
 800067c:	2207      	movs	r2, #7
 800067e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000680:	2300      	movs	r3, #0
}
 8000682:	4618      	mov	r0, r3
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	e000e010 	.word	0xe000e010

08000690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff ff2d 	bl	80004f8 <__NVIC_SetPriorityGrouping>
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b086      	sub	sp, #24
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	4603      	mov	r3, r0
 80006ae:	60b9      	str	r1, [r7, #8]
 80006b0:	607a      	str	r2, [r7, #4]
 80006b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006b8:	f7ff ff42 	bl	8000540 <__NVIC_GetPriorityGrouping>
 80006bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	68b9      	ldr	r1, [r7, #8]
 80006c2:	6978      	ldr	r0, [r7, #20]
 80006c4:	f7ff ff90 	bl	80005e8 <NVIC_EncodePriority>
 80006c8:	4602      	mov	r2, r0
 80006ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ce:	4611      	mov	r1, r2
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ff5f 	bl	8000594 <__NVIC_SetPriority>
}
 80006d6:	bf00      	nop
 80006d8:	3718      	adds	r7, #24
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	b082      	sub	sp, #8
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	4603      	mov	r3, r0
 80006e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ff35 	bl	800055c <__NVIC_EnableIRQ>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff ffa2 	bl	800064c <SysTick_Config>
 8000708:	4603      	mov	r3, r0
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800071c:	2300      	movs	r3, #0
 800071e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000726:	2b02      	cmp	r3, #2
 8000728:	d005      	beq.n	8000736 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2204      	movs	r2, #4
 800072e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000730:	2301      	movs	r3, #1
 8000732:	73fb      	strb	r3, [r7, #15]
 8000734:	e051      	b.n	80007da <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f022 020e 	bic.w	r2, r2, #14
 8000744:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f022 0201 	bic.w	r2, r2, #1
 8000754:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a22      	ldr	r2, [pc, #136]	; (80007e4 <HAL_DMA_Abort_IT+0xd0>)
 800075c:	4293      	cmp	r3, r2
 800075e:	d029      	beq.n	80007b4 <HAL_DMA_Abort_IT+0xa0>
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a20      	ldr	r2, [pc, #128]	; (80007e8 <HAL_DMA_Abort_IT+0xd4>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d022      	beq.n	80007b0 <HAL_DMA_Abort_IT+0x9c>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a1f      	ldr	r2, [pc, #124]	; (80007ec <HAL_DMA_Abort_IT+0xd8>)
 8000770:	4293      	cmp	r3, r2
 8000772:	d01a      	beq.n	80007aa <HAL_DMA_Abort_IT+0x96>
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	; (80007f0 <HAL_DMA_Abort_IT+0xdc>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d012      	beq.n	80007a4 <HAL_DMA_Abort_IT+0x90>
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a1c      	ldr	r2, [pc, #112]	; (80007f4 <HAL_DMA_Abort_IT+0xe0>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d00a      	beq.n	800079e <HAL_DMA_Abort_IT+0x8a>
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a1a      	ldr	r2, [pc, #104]	; (80007f8 <HAL_DMA_Abort_IT+0xe4>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d102      	bne.n	8000798 <HAL_DMA_Abort_IT+0x84>
 8000792:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000796:	e00e      	b.n	80007b6 <HAL_DMA_Abort_IT+0xa2>
 8000798:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800079c:	e00b      	b.n	80007b6 <HAL_DMA_Abort_IT+0xa2>
 800079e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007a2:	e008      	b.n	80007b6 <HAL_DMA_Abort_IT+0xa2>
 80007a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a8:	e005      	b.n	80007b6 <HAL_DMA_Abort_IT+0xa2>
 80007aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007ae:	e002      	b.n	80007b6 <HAL_DMA_Abort_IT+0xa2>
 80007b0:	2310      	movs	r3, #16
 80007b2:	e000      	b.n	80007b6 <HAL_DMA_Abort_IT+0xa2>
 80007b4:	2301      	movs	r3, #1
 80007b6:	4a11      	ldr	r2, [pc, #68]	; (80007fc <HAL_DMA_Abort_IT+0xe8>)
 80007b8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2201      	movs	r2, #1
 80007be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2200      	movs	r2, #0
 80007c6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d003      	beq.n	80007da <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	4798      	blx	r3
    } 
  }
  return status;
 80007da:	7bfb      	ldrb	r3, [r7, #15]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40020008 	.word	0x40020008
 80007e8:	4002001c 	.word	0x4002001c
 80007ec:	40020030 	.word	0x40020030
 80007f0:	40020044 	.word	0x40020044
 80007f4:	40020058 	.word	0x40020058
 80007f8:	4002006c 	.word	0x4002006c
 80007fc:	40020000 	.word	0x40020000

08000800 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000800:	b480      	push	{r7}
 8000802:	b08b      	sub	sp, #44	; 0x2c
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000812:	e169      	b.n	8000ae8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000814:	2201      	movs	r2, #1
 8000816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000818:	fa02 f303 	lsl.w	r3, r2, r3
 800081c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	69fa      	ldr	r2, [r7, #28]
 8000824:	4013      	ands	r3, r2
 8000826:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000828:	69ba      	ldr	r2, [r7, #24]
 800082a:	69fb      	ldr	r3, [r7, #28]
 800082c:	429a      	cmp	r2, r3
 800082e:	f040 8158 	bne.w	8000ae2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	4a9a      	ldr	r2, [pc, #616]	; (8000aa0 <HAL_GPIO_Init+0x2a0>)
 8000838:	4293      	cmp	r3, r2
 800083a:	d05e      	beq.n	80008fa <HAL_GPIO_Init+0xfa>
 800083c:	4a98      	ldr	r2, [pc, #608]	; (8000aa0 <HAL_GPIO_Init+0x2a0>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d875      	bhi.n	800092e <HAL_GPIO_Init+0x12e>
 8000842:	4a98      	ldr	r2, [pc, #608]	; (8000aa4 <HAL_GPIO_Init+0x2a4>)
 8000844:	4293      	cmp	r3, r2
 8000846:	d058      	beq.n	80008fa <HAL_GPIO_Init+0xfa>
 8000848:	4a96      	ldr	r2, [pc, #600]	; (8000aa4 <HAL_GPIO_Init+0x2a4>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d86f      	bhi.n	800092e <HAL_GPIO_Init+0x12e>
 800084e:	4a96      	ldr	r2, [pc, #600]	; (8000aa8 <HAL_GPIO_Init+0x2a8>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d052      	beq.n	80008fa <HAL_GPIO_Init+0xfa>
 8000854:	4a94      	ldr	r2, [pc, #592]	; (8000aa8 <HAL_GPIO_Init+0x2a8>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d869      	bhi.n	800092e <HAL_GPIO_Init+0x12e>
 800085a:	4a94      	ldr	r2, [pc, #592]	; (8000aac <HAL_GPIO_Init+0x2ac>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d04c      	beq.n	80008fa <HAL_GPIO_Init+0xfa>
 8000860:	4a92      	ldr	r2, [pc, #584]	; (8000aac <HAL_GPIO_Init+0x2ac>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d863      	bhi.n	800092e <HAL_GPIO_Init+0x12e>
 8000866:	4a92      	ldr	r2, [pc, #584]	; (8000ab0 <HAL_GPIO_Init+0x2b0>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d046      	beq.n	80008fa <HAL_GPIO_Init+0xfa>
 800086c:	4a90      	ldr	r2, [pc, #576]	; (8000ab0 <HAL_GPIO_Init+0x2b0>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d85d      	bhi.n	800092e <HAL_GPIO_Init+0x12e>
 8000872:	2b12      	cmp	r3, #18
 8000874:	d82a      	bhi.n	80008cc <HAL_GPIO_Init+0xcc>
 8000876:	2b12      	cmp	r3, #18
 8000878:	d859      	bhi.n	800092e <HAL_GPIO_Init+0x12e>
 800087a:	a201      	add	r2, pc, #4	; (adr r2, 8000880 <HAL_GPIO_Init+0x80>)
 800087c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000880:	080008fb 	.word	0x080008fb
 8000884:	080008d5 	.word	0x080008d5
 8000888:	080008e7 	.word	0x080008e7
 800088c:	08000929 	.word	0x08000929
 8000890:	0800092f 	.word	0x0800092f
 8000894:	0800092f 	.word	0x0800092f
 8000898:	0800092f 	.word	0x0800092f
 800089c:	0800092f 	.word	0x0800092f
 80008a0:	0800092f 	.word	0x0800092f
 80008a4:	0800092f 	.word	0x0800092f
 80008a8:	0800092f 	.word	0x0800092f
 80008ac:	0800092f 	.word	0x0800092f
 80008b0:	0800092f 	.word	0x0800092f
 80008b4:	0800092f 	.word	0x0800092f
 80008b8:	0800092f 	.word	0x0800092f
 80008bc:	0800092f 	.word	0x0800092f
 80008c0:	0800092f 	.word	0x0800092f
 80008c4:	080008dd 	.word	0x080008dd
 80008c8:	080008f1 	.word	0x080008f1
 80008cc:	4a79      	ldr	r2, [pc, #484]	; (8000ab4 <HAL_GPIO_Init+0x2b4>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d013      	beq.n	80008fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008d2:	e02c      	b.n	800092e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	623b      	str	r3, [r7, #32]
          break;
 80008da:	e029      	b.n	8000930 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	68db      	ldr	r3, [r3, #12]
 80008e0:	3304      	adds	r3, #4
 80008e2:	623b      	str	r3, [r7, #32]
          break;
 80008e4:	e024      	b.n	8000930 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	68db      	ldr	r3, [r3, #12]
 80008ea:	3308      	adds	r3, #8
 80008ec:	623b      	str	r3, [r7, #32]
          break;
 80008ee:	e01f      	b.n	8000930 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	330c      	adds	r3, #12
 80008f6:	623b      	str	r3, [r7, #32]
          break;
 80008f8:	e01a      	b.n	8000930 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d102      	bne.n	8000908 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000902:	2304      	movs	r3, #4
 8000904:	623b      	str	r3, [r7, #32]
          break;
 8000906:	e013      	b.n	8000930 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	689b      	ldr	r3, [r3, #8]
 800090c:	2b01      	cmp	r3, #1
 800090e:	d105      	bne.n	800091c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000910:	2308      	movs	r3, #8
 8000912:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	69fa      	ldr	r2, [r7, #28]
 8000918:	611a      	str	r2, [r3, #16]
          break;
 800091a:	e009      	b.n	8000930 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800091c:	2308      	movs	r3, #8
 800091e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	69fa      	ldr	r2, [r7, #28]
 8000924:	615a      	str	r2, [r3, #20]
          break;
 8000926:	e003      	b.n	8000930 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
          break;
 800092c:	e000      	b.n	8000930 <HAL_GPIO_Init+0x130>
          break;
 800092e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000930:	69bb      	ldr	r3, [r7, #24]
 8000932:	2bff      	cmp	r3, #255	; 0xff
 8000934:	d801      	bhi.n	800093a <HAL_GPIO_Init+0x13a>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	e001      	b.n	800093e <HAL_GPIO_Init+0x13e>
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3304      	adds	r3, #4
 800093e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000940:	69bb      	ldr	r3, [r7, #24]
 8000942:	2bff      	cmp	r3, #255	; 0xff
 8000944:	d802      	bhi.n	800094c <HAL_GPIO_Init+0x14c>
 8000946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	e002      	b.n	8000952 <HAL_GPIO_Init+0x152>
 800094c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094e:	3b08      	subs	r3, #8
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	210f      	movs	r1, #15
 800095a:	693b      	ldr	r3, [r7, #16]
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	43db      	mvns	r3, r3
 8000962:	401a      	ands	r2, r3
 8000964:	6a39      	ldr	r1, [r7, #32]
 8000966:	693b      	ldr	r3, [r7, #16]
 8000968:	fa01 f303 	lsl.w	r3, r1, r3
 800096c:	431a      	orrs	r2, r3
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097a:	2b00      	cmp	r3, #0
 800097c:	f000 80b1 	beq.w	8000ae2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000980:	4b4d      	ldr	r3, [pc, #308]	; (8000ab8 <HAL_GPIO_Init+0x2b8>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a4c      	ldr	r2, [pc, #304]	; (8000ab8 <HAL_GPIO_Init+0x2b8>)
 8000986:	f043 0301 	orr.w	r3, r3, #1
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b4a      	ldr	r3, [pc, #296]	; (8000ab8 <HAL_GPIO_Init+0x2b8>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000998:	4a48      	ldr	r2, [pc, #288]	; (8000abc <HAL_GPIO_Init+0x2bc>)
 800099a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800099c:	089b      	lsrs	r3, r3, #2
 800099e:	3302      	adds	r3, #2
 80009a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a8:	f003 0303 	and.w	r3, r3, #3
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	220f      	movs	r2, #15
 80009b0:	fa02 f303 	lsl.w	r3, r2, r3
 80009b4:	43db      	mvns	r3, r3
 80009b6:	68fa      	ldr	r2, [r7, #12]
 80009b8:	4013      	ands	r3, r2
 80009ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a40      	ldr	r2, [pc, #256]	; (8000ac0 <HAL_GPIO_Init+0x2c0>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d013      	beq.n	80009ec <HAL_GPIO_Init+0x1ec>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a3f      	ldr	r2, [pc, #252]	; (8000ac4 <HAL_GPIO_Init+0x2c4>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d00d      	beq.n	80009e8 <HAL_GPIO_Init+0x1e8>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a3e      	ldr	r2, [pc, #248]	; (8000ac8 <HAL_GPIO_Init+0x2c8>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d007      	beq.n	80009e4 <HAL_GPIO_Init+0x1e4>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a3d      	ldr	r2, [pc, #244]	; (8000acc <HAL_GPIO_Init+0x2cc>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d101      	bne.n	80009e0 <HAL_GPIO_Init+0x1e0>
 80009dc:	2303      	movs	r3, #3
 80009de:	e006      	b.n	80009ee <HAL_GPIO_Init+0x1ee>
 80009e0:	2304      	movs	r3, #4
 80009e2:	e004      	b.n	80009ee <HAL_GPIO_Init+0x1ee>
 80009e4:	2302      	movs	r3, #2
 80009e6:	e002      	b.n	80009ee <HAL_GPIO_Init+0x1ee>
 80009e8:	2301      	movs	r3, #1
 80009ea:	e000      	b.n	80009ee <HAL_GPIO_Init+0x1ee>
 80009ec:	2300      	movs	r3, #0
 80009ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009f0:	f002 0203 	and.w	r2, r2, #3
 80009f4:	0092      	lsls	r2, r2, #2
 80009f6:	4093      	lsls	r3, r2
 80009f8:	68fa      	ldr	r2, [r7, #12]
 80009fa:	4313      	orrs	r3, r2
 80009fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009fe:	492f      	ldr	r1, [pc, #188]	; (8000abc <HAL_GPIO_Init+0x2bc>)
 8000a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a02:	089b      	lsrs	r3, r3, #2
 8000a04:	3302      	adds	r3, #2
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d006      	beq.n	8000a26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a18:	4b2d      	ldr	r3, [pc, #180]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	492c      	ldr	r1, [pc, #176]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a1e:	69bb      	ldr	r3, [r7, #24]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	600b      	str	r3, [r1, #0]
 8000a24:	e006      	b.n	8000a34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a26:	4b2a      	ldr	r3, [pc, #168]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	69bb      	ldr	r3, [r7, #24]
 8000a2c:	43db      	mvns	r3, r3
 8000a2e:	4928      	ldr	r1, [pc, #160]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a30:	4013      	ands	r3, r2
 8000a32:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d006      	beq.n	8000a4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a40:	4b23      	ldr	r3, [pc, #140]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a42:	685a      	ldr	r2, [r3, #4]
 8000a44:	4922      	ldr	r1, [pc, #136]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a46:	69bb      	ldr	r3, [r7, #24]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	604b      	str	r3, [r1, #4]
 8000a4c:	e006      	b.n	8000a5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a4e:	4b20      	ldr	r3, [pc, #128]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a50:	685a      	ldr	r2, [r3, #4]
 8000a52:	69bb      	ldr	r3, [r7, #24]
 8000a54:	43db      	mvns	r3, r3
 8000a56:	491e      	ldr	r1, [pc, #120]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a58:	4013      	ands	r3, r2
 8000a5a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d006      	beq.n	8000a76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a68:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a6a:	689a      	ldr	r2, [r3, #8]
 8000a6c:	4918      	ldr	r1, [pc, #96]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a6e:	69bb      	ldr	r3, [r7, #24]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	608b      	str	r3, [r1, #8]
 8000a74:	e006      	b.n	8000a84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a76:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a78:	689a      	ldr	r2, [r3, #8]
 8000a7a:	69bb      	ldr	r3, [r7, #24]
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	4914      	ldr	r1, [pc, #80]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a80:	4013      	ands	r3, r2
 8000a82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d021      	beq.n	8000ad4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a90:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a92:	68da      	ldr	r2, [r3, #12]
 8000a94:	490e      	ldr	r1, [pc, #56]	; (8000ad0 <HAL_GPIO_Init+0x2d0>)
 8000a96:	69bb      	ldr	r3, [r7, #24]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	60cb      	str	r3, [r1, #12]
 8000a9c:	e021      	b.n	8000ae2 <HAL_GPIO_Init+0x2e2>
 8000a9e:	bf00      	nop
 8000aa0:	10320000 	.word	0x10320000
 8000aa4:	10310000 	.word	0x10310000
 8000aa8:	10220000 	.word	0x10220000
 8000aac:	10210000 	.word	0x10210000
 8000ab0:	10120000 	.word	0x10120000
 8000ab4:	10110000 	.word	0x10110000
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	40010000 	.word	0x40010000
 8000ac0:	40010800 	.word	0x40010800
 8000ac4:	40010c00 	.word	0x40010c00
 8000ac8:	40011000 	.word	0x40011000
 8000acc:	40011400 	.word	0x40011400
 8000ad0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ad4:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <HAL_GPIO_Init+0x304>)
 8000ad6:	68da      	ldr	r2, [r3, #12]
 8000ad8:	69bb      	ldr	r3, [r7, #24]
 8000ada:	43db      	mvns	r3, r3
 8000adc:	4909      	ldr	r1, [pc, #36]	; (8000b04 <HAL_GPIO_Init+0x304>)
 8000ade:	4013      	ands	r3, r2
 8000ae0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aee:	fa22 f303 	lsr.w	r3, r2, r3
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	f47f ae8e 	bne.w	8000814 <HAL_GPIO_Init+0x14>
  }
}
 8000af8:	bf00      	nop
 8000afa:	bf00      	nop
 8000afc:	372c      	adds	r7, #44	; 0x2c
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr
 8000b04:	40010400 	.word	0x40010400

08000b08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d101      	bne.n	8000b1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e26c      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	f000 8087 	beq.w	8000c36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b28:	4b92      	ldr	r3, [pc, #584]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f003 030c 	and.w	r3, r3, #12
 8000b30:	2b04      	cmp	r3, #4
 8000b32:	d00c      	beq.n	8000b4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b34:	4b8f      	ldr	r3, [pc, #572]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f003 030c 	and.w	r3, r3, #12
 8000b3c:	2b08      	cmp	r3, #8
 8000b3e:	d112      	bne.n	8000b66 <HAL_RCC_OscConfig+0x5e>
 8000b40:	4b8c      	ldr	r3, [pc, #560]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b4c:	d10b      	bne.n	8000b66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b4e:	4b89      	ldr	r3, [pc, #548]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d06c      	beq.n	8000c34 <HAL_RCC_OscConfig+0x12c>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d168      	bne.n	8000c34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e246      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b6e:	d106      	bne.n	8000b7e <HAL_RCC_OscConfig+0x76>
 8000b70:	4b80      	ldr	r3, [pc, #512]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a7f      	ldr	r2, [pc, #508]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b7a:	6013      	str	r3, [r2, #0]
 8000b7c:	e02e      	b.n	8000bdc <HAL_RCC_OscConfig+0xd4>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d10c      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x98>
 8000b86:	4b7b      	ldr	r3, [pc, #492]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a7a      	ldr	r2, [pc, #488]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b90:	6013      	str	r3, [r2, #0]
 8000b92:	4b78      	ldr	r3, [pc, #480]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a77      	ldr	r2, [pc, #476]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000b98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b9c:	6013      	str	r3, [r2, #0]
 8000b9e:	e01d      	b.n	8000bdc <HAL_RCC_OscConfig+0xd4>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ba8:	d10c      	bne.n	8000bc4 <HAL_RCC_OscConfig+0xbc>
 8000baa:	4b72      	ldr	r3, [pc, #456]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a71      	ldr	r2, [pc, #452]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bb4:	6013      	str	r3, [r2, #0]
 8000bb6:	4b6f      	ldr	r3, [pc, #444]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a6e      	ldr	r2, [pc, #440]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc0:	6013      	str	r3, [r2, #0]
 8000bc2:	e00b      	b.n	8000bdc <HAL_RCC_OscConfig+0xd4>
 8000bc4:	4b6b      	ldr	r3, [pc, #428]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a6a      	ldr	r2, [pc, #424]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	4b68      	ldr	r3, [pc, #416]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a67      	ldr	r2, [pc, #412]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d013      	beq.n	8000c0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fc7e 	bl	80004e4 <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bec:	f7ff fc7a 	bl	80004e4 <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b64      	cmp	r3, #100	; 0x64
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e1fa      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bfe:	4b5d      	ldr	r3, [pc, #372]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d0f0      	beq.n	8000bec <HAL_RCC_OscConfig+0xe4>
 8000c0a:	e014      	b.n	8000c36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c0c:	f7ff fc6a 	bl	80004e4 <HAL_GetTick>
 8000c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c12:	e008      	b.n	8000c26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c14:	f7ff fc66 	bl	80004e4 <HAL_GetTick>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	2b64      	cmp	r3, #100	; 0x64
 8000c20:	d901      	bls.n	8000c26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c22:	2303      	movs	r3, #3
 8000c24:	e1e6      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c26:	4b53      	ldr	r3, [pc, #332]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d1f0      	bne.n	8000c14 <HAL_RCC_OscConfig+0x10c>
 8000c32:	e000      	b.n	8000c36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f003 0302 	and.w	r3, r3, #2
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d063      	beq.n	8000d0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c42:	4b4c      	ldr	r3, [pc, #304]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f003 030c 	and.w	r3, r3, #12
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d00b      	beq.n	8000c66 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c4e:	4b49      	ldr	r3, [pc, #292]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f003 030c 	and.w	r3, r3, #12
 8000c56:	2b08      	cmp	r3, #8
 8000c58:	d11c      	bne.n	8000c94 <HAL_RCC_OscConfig+0x18c>
 8000c5a:	4b46      	ldr	r3, [pc, #280]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d116      	bne.n	8000c94 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c66:	4b43      	ldr	r3, [pc, #268]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d005      	beq.n	8000c7e <HAL_RCC_OscConfig+0x176>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	691b      	ldr	r3, [r3, #16]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d001      	beq.n	8000c7e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e1ba      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c7e:	4b3d      	ldr	r3, [pc, #244]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	695b      	ldr	r3, [r3, #20]
 8000c8a:	00db      	lsls	r3, r3, #3
 8000c8c:	4939      	ldr	r1, [pc, #228]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c92:	e03a      	b.n	8000d0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	691b      	ldr	r3, [r3, #16]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d020      	beq.n	8000cde <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c9c:	4b36      	ldr	r3, [pc, #216]	; (8000d78 <HAL_RCC_OscConfig+0x270>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca2:	f7ff fc1f 	bl	80004e4 <HAL_GetTick>
 8000ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca8:	e008      	b.n	8000cbc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000caa:	f7ff fc1b 	bl	80004e4 <HAL_GetTick>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d901      	bls.n	8000cbc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	e19b      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cbc:	4b2d      	ldr	r3, [pc, #180]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d0f0      	beq.n	8000caa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cc8:	4b2a      	ldr	r3, [pc, #168]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	695b      	ldr	r3, [r3, #20]
 8000cd4:	00db      	lsls	r3, r3, #3
 8000cd6:	4927      	ldr	r1, [pc, #156]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	600b      	str	r3, [r1, #0]
 8000cdc:	e015      	b.n	8000d0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cde:	4b26      	ldr	r3, [pc, #152]	; (8000d78 <HAL_RCC_OscConfig+0x270>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce4:	f7ff fbfe 	bl	80004e4 <HAL_GetTick>
 8000ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cec:	f7ff fbfa 	bl	80004e4 <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e17a      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0302 	and.w	r3, r3, #2
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d1f0      	bne.n	8000cec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0308 	and.w	r3, r3, #8
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d03a      	beq.n	8000d8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d019      	beq.n	8000d52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d1e:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <HAL_RCC_OscConfig+0x274>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d24:	f7ff fbde 	bl	80004e4 <HAL_GetTick>
 8000d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d2a:	e008      	b.n	8000d3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d2c:	f7ff fbda 	bl	80004e4 <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d901      	bls.n	8000d3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	e15a      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	; (8000d74 <HAL_RCC_OscConfig+0x26c>)
 8000d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d0f0      	beq.n	8000d2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	f000 fad8 	bl	8001300 <RCC_Delay>
 8000d50:	e01c      	b.n	8000d8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <HAL_RCC_OscConfig+0x274>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d58:	f7ff fbc4 	bl	80004e4 <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d5e:	e00f      	b.n	8000d80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d60:	f7ff fbc0 	bl	80004e4 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d908      	bls.n	8000d80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e140      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
 8000d72:	bf00      	nop
 8000d74:	40021000 	.word	0x40021000
 8000d78:	42420000 	.word	0x42420000
 8000d7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d80:	4b9e      	ldr	r3, [pc, #632]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d84:	f003 0302 	and.w	r3, r3, #2
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d1e9      	bne.n	8000d60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	f000 80a6 	beq.w	8000ee6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d9e:	4b97      	ldr	r3, [pc, #604]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10d      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000daa:	4b94      	ldr	r3, [pc, #592]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a93      	ldr	r2, [pc, #588]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000db4:	61d3      	str	r3, [r2, #28]
 8000db6:	4b91      	ldr	r3, [pc, #580]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dbe:	60bb      	str	r3, [r7, #8]
 8000dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dc6:	4b8e      	ldr	r3, [pc, #568]	; (8001000 <HAL_RCC_OscConfig+0x4f8>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d118      	bne.n	8000e04 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000dd2:	4b8b      	ldr	r3, [pc, #556]	; (8001000 <HAL_RCC_OscConfig+0x4f8>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a8a      	ldr	r2, [pc, #552]	; (8001000 <HAL_RCC_OscConfig+0x4f8>)
 8000dd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ddc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dde:	f7ff fb81 	bl	80004e4 <HAL_GetTick>
 8000de2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000de4:	e008      	b.n	8000df8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000de6:	f7ff fb7d 	bl	80004e4 <HAL_GetTick>
 8000dea:	4602      	mov	r2, r0
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	2b64      	cmp	r3, #100	; 0x64
 8000df2:	d901      	bls.n	8000df8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000df4:	2303      	movs	r3, #3
 8000df6:	e0fd      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000df8:	4b81      	ldr	r3, [pc, #516]	; (8001000 <HAL_RCC_OscConfig+0x4f8>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d0f0      	beq.n	8000de6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d106      	bne.n	8000e1a <HAL_RCC_OscConfig+0x312>
 8000e0c:	4b7b      	ldr	r3, [pc, #492]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e0e:	6a1b      	ldr	r3, [r3, #32]
 8000e10:	4a7a      	ldr	r2, [pc, #488]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e12:	f043 0301 	orr.w	r3, r3, #1
 8000e16:	6213      	str	r3, [r2, #32]
 8000e18:	e02d      	b.n	8000e76 <HAL_RCC_OscConfig+0x36e>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d10c      	bne.n	8000e3c <HAL_RCC_OscConfig+0x334>
 8000e22:	4b76      	ldr	r3, [pc, #472]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e24:	6a1b      	ldr	r3, [r3, #32]
 8000e26:	4a75      	ldr	r2, [pc, #468]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e28:	f023 0301 	bic.w	r3, r3, #1
 8000e2c:	6213      	str	r3, [r2, #32]
 8000e2e:	4b73      	ldr	r3, [pc, #460]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e30:	6a1b      	ldr	r3, [r3, #32]
 8000e32:	4a72      	ldr	r2, [pc, #456]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e34:	f023 0304 	bic.w	r3, r3, #4
 8000e38:	6213      	str	r3, [r2, #32]
 8000e3a:	e01c      	b.n	8000e76 <HAL_RCC_OscConfig+0x36e>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	2b05      	cmp	r3, #5
 8000e42:	d10c      	bne.n	8000e5e <HAL_RCC_OscConfig+0x356>
 8000e44:	4b6d      	ldr	r3, [pc, #436]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e46:	6a1b      	ldr	r3, [r3, #32]
 8000e48:	4a6c      	ldr	r2, [pc, #432]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e4a:	f043 0304 	orr.w	r3, r3, #4
 8000e4e:	6213      	str	r3, [r2, #32]
 8000e50:	4b6a      	ldr	r3, [pc, #424]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e52:	6a1b      	ldr	r3, [r3, #32]
 8000e54:	4a69      	ldr	r2, [pc, #420]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e56:	f043 0301 	orr.w	r3, r3, #1
 8000e5a:	6213      	str	r3, [r2, #32]
 8000e5c:	e00b      	b.n	8000e76 <HAL_RCC_OscConfig+0x36e>
 8000e5e:	4b67      	ldr	r3, [pc, #412]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e60:	6a1b      	ldr	r3, [r3, #32]
 8000e62:	4a66      	ldr	r2, [pc, #408]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e64:	f023 0301 	bic.w	r3, r3, #1
 8000e68:	6213      	str	r3, [r2, #32]
 8000e6a:	4b64      	ldr	r3, [pc, #400]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e6c:	6a1b      	ldr	r3, [r3, #32]
 8000e6e:	4a63      	ldr	r2, [pc, #396]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e70:	f023 0304 	bic.w	r3, r3, #4
 8000e74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d015      	beq.n	8000eaa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e7e:	f7ff fb31 	bl	80004e4 <HAL_GetTick>
 8000e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e84:	e00a      	b.n	8000e9c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e86:	f7ff fb2d 	bl	80004e4 <HAL_GetTick>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d901      	bls.n	8000e9c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e0ab      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e9c:	4b57      	ldr	r3, [pc, #348]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000e9e:	6a1b      	ldr	r3, [r3, #32]
 8000ea0:	f003 0302 	and.w	r3, r3, #2
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d0ee      	beq.n	8000e86 <HAL_RCC_OscConfig+0x37e>
 8000ea8:	e014      	b.n	8000ed4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eaa:	f7ff fb1b 	bl	80004e4 <HAL_GetTick>
 8000eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000eb0:	e00a      	b.n	8000ec8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eb2:	f7ff fb17 	bl	80004e4 <HAL_GetTick>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d901      	bls.n	8000ec8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	e095      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ec8:	4b4c      	ldr	r3, [pc, #304]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000eca:	6a1b      	ldr	r3, [r3, #32]
 8000ecc:	f003 0302 	and.w	r3, r3, #2
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1ee      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000ed4:	7dfb      	ldrb	r3, [r7, #23]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d105      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000eda:	4b48      	ldr	r3, [pc, #288]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000edc:	69db      	ldr	r3, [r3, #28]
 8000ede:	4a47      	ldr	r2, [pc, #284]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ee4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	69db      	ldr	r3, [r3, #28]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f000 8081 	beq.w	8000ff2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ef0:	4b42      	ldr	r3, [pc, #264]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 030c 	and.w	r3, r3, #12
 8000ef8:	2b08      	cmp	r3, #8
 8000efa:	d061      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	69db      	ldr	r3, [r3, #28]
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d146      	bne.n	8000f92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f04:	4b3f      	ldr	r3, [pc, #252]	; (8001004 <HAL_RCC_OscConfig+0x4fc>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0a:	f7ff faeb 	bl	80004e4 <HAL_GetTick>
 8000f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f10:	e008      	b.n	8000f24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f12:	f7ff fae7 	bl	80004e4 <HAL_GetTick>
 8000f16:	4602      	mov	r2, r0
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e067      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f24:	4b35      	ldr	r3, [pc, #212]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d1f0      	bne.n	8000f12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a1b      	ldr	r3, [r3, #32]
 8000f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f38:	d108      	bne.n	8000f4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f3a:	4b30      	ldr	r3, [pc, #192]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	492d      	ldr	r1, [pc, #180]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f4c:	4b2b      	ldr	r3, [pc, #172]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a19      	ldr	r1, [r3, #32]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5c:	430b      	orrs	r3, r1
 8000f5e:	4927      	ldr	r1, [pc, #156]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000f60:	4313      	orrs	r3, r2
 8000f62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f64:	4b27      	ldr	r3, [pc, #156]	; (8001004 <HAL_RCC_OscConfig+0x4fc>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6a:	f7ff fabb 	bl	80004e4 <HAL_GetTick>
 8000f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f70:	e008      	b.n	8000f84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f72:	f7ff fab7 	bl	80004e4 <HAL_GetTick>
 8000f76:	4602      	mov	r2, r0
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d901      	bls.n	8000f84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e037      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f84:	4b1d      	ldr	r3, [pc, #116]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0f0      	beq.n	8000f72 <HAL_RCC_OscConfig+0x46a>
 8000f90:	e02f      	b.n	8000ff2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f92:	4b1c      	ldr	r3, [pc, #112]	; (8001004 <HAL_RCC_OscConfig+0x4fc>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f98:	f7ff faa4 	bl	80004e4 <HAL_GetTick>
 8000f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fa0:	f7ff faa0 	bl	80004e4 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e020      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fb2:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1f0      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x498>
 8000fbe:	e018      	b.n	8000ff2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69db      	ldr	r3, [r3, #28]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d101      	bne.n	8000fcc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e013      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <HAL_RCC_OscConfig+0x4f4>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d106      	bne.n	8000fee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d001      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e000      	b.n	8000ff4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000ff2:	2300      	movs	r3, #0
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3718      	adds	r7, #24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40021000 	.word	0x40021000
 8001000:	40007000 	.word	0x40007000
 8001004:	42420060 	.word	0x42420060

08001008 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d101      	bne.n	800101c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	e0d0      	b.n	80011be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800101c:	4b6a      	ldr	r3, [pc, #424]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 0307 	and.w	r3, r3, #7
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	429a      	cmp	r2, r3
 8001028:	d910      	bls.n	800104c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800102a:	4b67      	ldr	r3, [pc, #412]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f023 0207 	bic.w	r2, r3, #7
 8001032:	4965      	ldr	r1, [pc, #404]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	4313      	orrs	r3, r2
 8001038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800103a:	4b63      	ldr	r3, [pc, #396]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	683a      	ldr	r2, [r7, #0]
 8001044:	429a      	cmp	r2, r3
 8001046:	d001      	beq.n	800104c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e0b8      	b.n	80011be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f003 0302 	and.w	r3, r3, #2
 8001054:	2b00      	cmp	r3, #0
 8001056:	d020      	beq.n	800109a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0304 	and.w	r3, r3, #4
 8001060:	2b00      	cmp	r3, #0
 8001062:	d005      	beq.n	8001070 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001064:	4b59      	ldr	r3, [pc, #356]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	4a58      	ldr	r2, [pc, #352]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 800106a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800106e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0308 	and.w	r3, r3, #8
 8001078:	2b00      	cmp	r3, #0
 800107a:	d005      	beq.n	8001088 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800107c:	4b53      	ldr	r3, [pc, #332]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	4a52      	ldr	r2, [pc, #328]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001082:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001086:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001088:	4b50      	ldr	r3, [pc, #320]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	494d      	ldr	r1, [pc, #308]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001096:	4313      	orrs	r3, r2
 8001098:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d040      	beq.n	8001128 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d107      	bne.n	80010be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ae:	4b47      	ldr	r3, [pc, #284]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d115      	bne.n	80010e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e07f      	b.n	80011be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d107      	bne.n	80010d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010c6:	4b41      	ldr	r3, [pc, #260]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d109      	bne.n	80010e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e073      	b.n	80011be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010d6:	4b3d      	ldr	r3, [pc, #244]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0302 	and.w	r3, r3, #2
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e06b      	b.n	80011be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010e6:	4b39      	ldr	r3, [pc, #228]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f023 0203 	bic.w	r2, r3, #3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	4936      	ldr	r1, [pc, #216]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 80010f4:	4313      	orrs	r3, r2
 80010f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010f8:	f7ff f9f4 	bl	80004e4 <HAL_GetTick>
 80010fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010fe:	e00a      	b.n	8001116 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001100:	f7ff f9f0 	bl	80004e4 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	f241 3288 	movw	r2, #5000	; 0x1388
 800110e:	4293      	cmp	r3, r2
 8001110:	d901      	bls.n	8001116 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e053      	b.n	80011be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001116:	4b2d      	ldr	r3, [pc, #180]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f003 020c 	and.w	r2, r3, #12
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	429a      	cmp	r2, r3
 8001126:	d1eb      	bne.n	8001100 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001128:	4b27      	ldr	r3, [pc, #156]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	683a      	ldr	r2, [r7, #0]
 8001132:	429a      	cmp	r2, r3
 8001134:	d210      	bcs.n	8001158 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001136:	4b24      	ldr	r3, [pc, #144]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f023 0207 	bic.w	r2, r3, #7
 800113e:	4922      	ldr	r1, [pc, #136]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	4313      	orrs	r3, r2
 8001144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001146:	4b20      	ldr	r3, [pc, #128]	; (80011c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	429a      	cmp	r2, r3
 8001152:	d001      	beq.n	8001158 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e032      	b.n	80011be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0304 	and.w	r3, r3, #4
 8001160:	2b00      	cmp	r3, #0
 8001162:	d008      	beq.n	8001176 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001164:	4b19      	ldr	r3, [pc, #100]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	4916      	ldr	r1, [pc, #88]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001172:	4313      	orrs	r3, r2
 8001174:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0308 	and.w	r3, r3, #8
 800117e:	2b00      	cmp	r3, #0
 8001180:	d009      	beq.n	8001196 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001182:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	691b      	ldr	r3, [r3, #16]
 800118e:	00db      	lsls	r3, r3, #3
 8001190:	490e      	ldr	r1, [pc, #56]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 8001192:	4313      	orrs	r3, r2
 8001194:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001196:	f000 f821 	bl	80011dc <HAL_RCC_GetSysClockFreq>
 800119a:	4602      	mov	r2, r0
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <HAL_RCC_ClockConfig+0x1c4>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	091b      	lsrs	r3, r3, #4
 80011a2:	f003 030f 	and.w	r3, r3, #15
 80011a6:	490a      	ldr	r1, [pc, #40]	; (80011d0 <HAL_RCC_ClockConfig+0x1c8>)
 80011a8:	5ccb      	ldrb	r3, [r1, r3]
 80011aa:	fa22 f303 	lsr.w	r3, r2, r3
 80011ae:	4a09      	ldr	r2, [pc, #36]	; (80011d4 <HAL_RCC_ClockConfig+0x1cc>)
 80011b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <HAL_RCC_ClockConfig+0x1d0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f952 	bl	8000460 <HAL_InitTick>

  return HAL_OK;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40022000 	.word	0x40022000
 80011cc:	40021000 	.word	0x40021000
 80011d0:	080019dc 	.word	0x080019dc
 80011d4:	20000000 	.word	0x20000000
 80011d8:	20000004 	.word	0x20000004

080011dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011dc:	b490      	push	{r4, r7}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80011e2:	4b2a      	ldr	r3, [pc, #168]	; (800128c <HAL_RCC_GetSysClockFreq+0xb0>)
 80011e4:	1d3c      	adds	r4, r7, #4
 80011e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80011ec:	f240 2301 	movw	r3, #513	; 0x201
 80011f0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
 80011fa:	2300      	movs	r3, #0
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001206:	4b22      	ldr	r3, [pc, #136]	; (8001290 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	f003 030c 	and.w	r3, r3, #12
 8001212:	2b04      	cmp	r3, #4
 8001214:	d002      	beq.n	800121c <HAL_RCC_GetSysClockFreq+0x40>
 8001216:	2b08      	cmp	r3, #8
 8001218:	d003      	beq.n	8001222 <HAL_RCC_GetSysClockFreq+0x46>
 800121a:	e02d      	b.n	8001278 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800121c:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <HAL_RCC_GetSysClockFreq+0xb8>)
 800121e:	623b      	str	r3, [r7, #32]
      break;
 8001220:	e02d      	b.n	800127e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	0c9b      	lsrs	r3, r3, #18
 8001226:	f003 030f 	and.w	r3, r3, #15
 800122a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800122e:	4413      	add	r3, r2
 8001230:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001234:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d013      	beq.n	8001268 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001240:	4b13      	ldr	r3, [pc, #76]	; (8001290 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	0c5b      	lsrs	r3, r3, #17
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800124e:	4413      	add	r3, r2
 8001250:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001254:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	4a0e      	ldr	r2, [pc, #56]	; (8001294 <HAL_RCC_GetSysClockFreq+0xb8>)
 800125a:	fb02 f203 	mul.w	r2, r2, r3
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	fbb2 f3f3 	udiv	r3, r2, r3
 8001264:	627b      	str	r3, [r7, #36]	; 0x24
 8001266:	e004      	b.n	8001272 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	4a0b      	ldr	r2, [pc, #44]	; (8001298 <HAL_RCC_GetSysClockFreq+0xbc>)
 800126c:	fb02 f303 	mul.w	r3, r2, r3
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001274:	623b      	str	r3, [r7, #32]
      break;
 8001276:	e002      	b.n	800127e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <HAL_RCC_GetSysClockFreq+0xb8>)
 800127a:	623b      	str	r3, [r7, #32]
      break;
 800127c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800127e:	6a3b      	ldr	r3, [r7, #32]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3728      	adds	r7, #40	; 0x28
 8001284:	46bd      	mov	sp, r7
 8001286:	bc90      	pop	{r4, r7}
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	080019cc 	.word	0x080019cc
 8001290:	40021000 	.word	0x40021000
 8001294:	007a1200 	.word	0x007a1200
 8001298:	003d0900 	.word	0x003d0900

0800129c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012a0:	4b02      	ldr	r3, [pc, #8]	; (80012ac <HAL_RCC_GetHCLKFreq+0x10>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	20000000 	.word	0x20000000

080012b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012b4:	f7ff fff2 	bl	800129c <HAL_RCC_GetHCLKFreq>
 80012b8:	4602      	mov	r2, r0
 80012ba:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	0a1b      	lsrs	r3, r3, #8
 80012c0:	f003 0307 	and.w	r3, r3, #7
 80012c4:	4903      	ldr	r1, [pc, #12]	; (80012d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012c6:	5ccb      	ldrb	r3, [r1, r3]
 80012c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40021000 	.word	0x40021000
 80012d4:	080019ec 	.word	0x080019ec

080012d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012dc:	f7ff ffde 	bl	800129c <HAL_RCC_GetHCLKFreq>
 80012e0:	4602      	mov	r2, r0
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	0adb      	lsrs	r3, r3, #11
 80012e8:	f003 0307 	and.w	r3, r3, #7
 80012ec:	4903      	ldr	r1, [pc, #12]	; (80012fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80012ee:	5ccb      	ldrb	r3, [r1, r3]
 80012f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40021000 	.word	0x40021000
 80012fc:	080019ec 	.word	0x080019ec

08001300 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001308:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <RCC_Delay+0x34>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a0a      	ldr	r2, [pc, #40]	; (8001338 <RCC_Delay+0x38>)
 800130e:	fba2 2303 	umull	r2, r3, r2, r3
 8001312:	0a5b      	lsrs	r3, r3, #9
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	fb02 f303 	mul.w	r3, r2, r3
 800131a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800131c:	bf00      	nop
  }
  while (Delay --);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	1e5a      	subs	r2, r3, #1
 8001322:	60fa      	str	r2, [r7, #12]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1f9      	bne.n	800131c <RCC_Delay+0x1c>
}
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	3714      	adds	r7, #20
 800132e:	46bd      	mov	sp, r7
 8001330:	bc80      	pop	{r7}
 8001332:	4770      	bx	lr
 8001334:	20000000 	.word	0x20000000
 8001338:	10624dd3 	.word	0x10624dd3

0800133c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d101      	bne.n	800134e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e03f      	b.n	80013ce <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001354:	b2db      	uxtb	r3, r3
 8001356:	2b00      	cmp	r3, #0
 8001358:	d106      	bne.n	8001368 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2200      	movs	r2, #0
 800135e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7fe ffb4 	bl	80002d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2224      	movs	r2, #36	; 0x24
 800136c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68da      	ldr	r2, [r3, #12]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800137e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 fa5d 	bl	8001840 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	691a      	ldr	r2, [r3, #16]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	695a      	ldr	r2, [r3, #20]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80013a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	68da      	ldr	r2, [r3, #12]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80013b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2220      	movs	r2, #32
 80013c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2220      	movs	r2, #32
 80013c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b088      	sub	sp, #32
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80013f8:	2300      	movs	r3, #0
 80013fa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10d      	bne.n	800142a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	f003 0320 	and.w	r3, r3, #32
 8001414:	2b00      	cmp	r3, #0
 8001416:	d008      	beq.n	800142a <HAL_UART_IRQHandler+0x52>
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	f003 0320 	and.w	r3, r3, #32
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 f98b 	bl	800173e <UART_Receive_IT>
      return;
 8001428:	e0d0      	b.n	80015cc <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	2b00      	cmp	r3, #0
 800142e:	f000 80b0 	beq.w	8001592 <HAL_UART_IRQHandler+0x1ba>
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	f003 0301 	and.w	r3, r3, #1
 8001438:	2b00      	cmp	r3, #0
 800143a:	d105      	bne.n	8001448 <HAL_UART_IRQHandler+0x70>
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001442:	2b00      	cmp	r3, #0
 8001444:	f000 80a5 	beq.w	8001592 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	2b00      	cmp	r3, #0
 8001450:	d00a      	beq.n	8001468 <HAL_UART_IRQHandler+0x90>
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001460:	f043 0201 	orr.w	r2, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f003 0304 	and.w	r3, r3, #4
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00a      	beq.n	8001488 <HAL_UART_IRQHandler+0xb0>
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	2b00      	cmp	r3, #0
 800147a:	d005      	beq.n	8001488 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001480:	f043 0202 	orr.w	r2, r3, #2
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d00a      	beq.n	80014a8 <HAL_UART_IRQHandler+0xd0>
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	2b00      	cmp	r3, #0
 800149a:	d005      	beq.n	80014a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014a0:	f043 0204 	orr.w	r2, r3, #4
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d00f      	beq.n	80014d2 <HAL_UART_IRQHandler+0xfa>
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	f003 0320 	and.w	r3, r3, #32
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d104      	bne.n	80014c6 <HAL_UART_IRQHandler+0xee>
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d005      	beq.n	80014d2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014ca:	f043 0208 	orr.w	r2, r3, #8
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d077      	beq.n	80015ca <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	f003 0320 	and.w	r3, r3, #32
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d007      	beq.n	80014f4 <HAL_UART_IRQHandler+0x11c>
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	f003 0320 	and.w	r3, r3, #32
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d002      	beq.n	80014f4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f000 f925 	bl	800173e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014fe:	2b00      	cmp	r3, #0
 8001500:	bf14      	ite	ne
 8001502:	2301      	movne	r3, #1
 8001504:	2300      	moveq	r3, #0
 8001506:	b2db      	uxtb	r3, r3
 8001508:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	2b00      	cmp	r3, #0
 8001514:	d102      	bne.n	800151c <HAL_UART_IRQHandler+0x144>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d031      	beq.n	8001580 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f876 	bl	800160e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800152c:	2b00      	cmp	r3, #0
 800152e:	d023      	beq.n	8001578 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	695a      	ldr	r2, [r3, #20]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800153e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001544:	2b00      	cmp	r3, #0
 8001546:	d013      	beq.n	8001570 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800154c:	4a21      	ldr	r2, [pc, #132]	; (80015d4 <HAL_UART_IRQHandler+0x1fc>)
 800154e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff f8dd 	bl	8000714 <HAL_DMA_Abort_IT>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d016      	beq.n	800158e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800156a:	4610      	mov	r0, r2
 800156c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800156e:	e00e      	b.n	800158e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f000 f843 	bl	80015fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001576:	e00a      	b.n	800158e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f000 f83f 	bl	80015fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800157e:	e006      	b.n	800158e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 f83b 	bl	80015fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800158c:	e01d      	b.n	80015ca <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800158e:	bf00      	nop
    return;
 8001590:	e01b      	b.n	80015ca <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001598:	2b00      	cmp	r3, #0
 800159a:	d008      	beq.n	80015ae <HAL_UART_IRQHandler+0x1d6>
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d003      	beq.n	80015ae <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f000 f862 	bl	8001670 <UART_Transmit_IT>
    return;
 80015ac:	e00e      	b.n	80015cc <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d009      	beq.n	80015cc <HAL_UART_IRQHandler+0x1f4>
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d004      	beq.n	80015cc <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f8a3 	bl	800170e <UART_EndTransmit_IT>
    return;
 80015c8:	e000      	b.n	80015cc <HAL_UART_IRQHandler+0x1f4>
    return;
 80015ca:	bf00      	nop
  }
}
 80015cc:	3720      	adds	r7, #32
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	08001649 	.word	0x08001649

080015d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr

080015ea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68da      	ldr	r2, [r3, #12]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001624:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	695a      	ldr	r2, [r3, #20]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f022 0201 	bic.w	r2, r2, #1
 8001634:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2220      	movs	r2, #32
 800163a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800163e:	bf00      	nop
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001654:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2200      	movs	r2, #0
 800165a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2200      	movs	r2, #0
 8001660:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff ffca 	bl	80015fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001668:	bf00      	nop
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2b21      	cmp	r3, #33	; 0x21
 8001682:	d13e      	bne.n	8001702 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800168c:	d114      	bne.n	80016b8 <UART_Transmit_IT+0x48>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d110      	bne.n	80016b8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a1b      	ldr	r3, [r3, #32]
 800169a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	461a      	mov	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80016aa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a1b      	ldr	r3, [r3, #32]
 80016b0:	1c9a      	adds	r2, r3, #2
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	621a      	str	r2, [r3, #32]
 80016b6:	e008      	b.n	80016ca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	1c59      	adds	r1, r3, #1
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6211      	str	r1, [r2, #32]
 80016c2:	781a      	ldrb	r2, [r3, #0]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	3b01      	subs	r3, #1
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	4619      	mov	r1, r3
 80016d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10f      	bne.n	80016fe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80016fe:	2300      	movs	r3, #0
 8001700:	e000      	b.n	8001704 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001702:	2302      	movs	r3, #2
  }
}
 8001704:	4618      	mov	r0, r3
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr

0800170e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68da      	ldr	r2, [r3, #12]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001724:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2220      	movs	r2, #32
 800172a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff ff52 	bl	80015d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b22      	cmp	r3, #34	; 0x22
 8001750:	d170      	bne.n	8001834 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800175a:	d117      	bne.n	800178c <UART_Receive_IT+0x4e>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	691b      	ldr	r3, [r3, #16]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d113      	bne.n	800178c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	b29b      	uxth	r3, r3
 8001776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800177a:	b29a      	uxth	r2, r3
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001784:	1c9a      	adds	r2, r3, #2
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	629a      	str	r2, [r3, #40]	; 0x28
 800178a:	e026      	b.n	80017da <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001790:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800179e:	d007      	beq.n	80017b0 <UART_Receive_IT+0x72>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d10a      	bne.n	80017be <UART_Receive_IT+0x80>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	691b      	ldr	r3, [r3, #16]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d106      	bne.n	80017be <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	701a      	strb	r2, [r3, #0]
 80017bc:	e008      	b.n	80017d0 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d4:	1c5a      	adds	r2, r3, #1
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80017de:	b29b      	uxth	r3, r3
 80017e0:	3b01      	subs	r3, #1
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	4619      	mov	r1, r3
 80017e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d120      	bne.n	8001830 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68da      	ldr	r2, [r3, #12]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f022 0220 	bic.w	r2, r2, #32
 80017fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	68da      	ldr	r2, [r3, #12]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800180c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	695a      	ldr	r2, [r3, #20]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 0201 	bic.w	r2, r2, #1
 800181c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2220      	movs	r2, #32
 8001822:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff fedf 	bl	80015ea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800182c:	2300      	movs	r3, #0
 800182e:	e002      	b.n	8001836 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8001830:	2300      	movs	r3, #0
 8001832:	e000      	b.n	8001836 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8001834:	2302      	movs	r3, #2
  }
}
 8001836:	4618      	mov	r0, r3
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68da      	ldr	r2, [r3, #12]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	430a      	orrs	r2, r1
 800185c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689a      	ldr	r2, [r3, #8]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	4313      	orrs	r3, r2
 800186e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800187a:	f023 030c 	bic.w	r3, r3, #12
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6812      	ldr	r2, [r2, #0]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	430b      	orrs	r3, r1
 8001886:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	699a      	ldr	r2, [r3, #24]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	430a      	orrs	r2, r1
 800189c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a2c      	ldr	r2, [pc, #176]	; (8001954 <UART_SetConfig+0x114>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d103      	bne.n	80018b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80018a8:	f7ff fd16 	bl	80012d8 <HAL_RCC_GetPCLK2Freq>
 80018ac:	60f8      	str	r0, [r7, #12]
 80018ae:	e002      	b.n	80018b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80018b0:	f7ff fcfe 	bl	80012b0 <HAL_RCC_GetPCLK1Freq>
 80018b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	009a      	lsls	r2, r3, #2
 80018c0:	441a      	add	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018cc:	4a22      	ldr	r2, [pc, #136]	; (8001958 <UART_SetConfig+0x118>)
 80018ce:	fba2 2303 	umull	r2, r3, r2, r3
 80018d2:	095b      	lsrs	r3, r3, #5
 80018d4:	0119      	lsls	r1, r3, #4
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	4613      	mov	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	009a      	lsls	r2, r3, #2
 80018e0:	441a      	add	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80018ec:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <UART_SetConfig+0x118>)
 80018ee:	fba3 0302 	umull	r0, r3, r3, r2
 80018f2:	095b      	lsrs	r3, r3, #5
 80018f4:	2064      	movs	r0, #100	; 0x64
 80018f6:	fb00 f303 	mul.w	r3, r0, r3
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	011b      	lsls	r3, r3, #4
 80018fe:	3332      	adds	r3, #50	; 0x32
 8001900:	4a15      	ldr	r2, [pc, #84]	; (8001958 <UART_SetConfig+0x118>)
 8001902:	fba2 2303 	umull	r2, r3, r2, r3
 8001906:	095b      	lsrs	r3, r3, #5
 8001908:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800190c:	4419      	add	r1, r3
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	4613      	mov	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	009a      	lsls	r2, r3, #2
 8001918:	441a      	add	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	fbb2 f2f3 	udiv	r2, r2, r3
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <UART_SetConfig+0x118>)
 8001926:	fba3 0302 	umull	r0, r3, r3, r2
 800192a:	095b      	lsrs	r3, r3, #5
 800192c:	2064      	movs	r0, #100	; 0x64
 800192e:	fb00 f303 	mul.w	r3, r0, r3
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	011b      	lsls	r3, r3, #4
 8001936:	3332      	adds	r3, #50	; 0x32
 8001938:	4a07      	ldr	r2, [pc, #28]	; (8001958 <UART_SetConfig+0x118>)
 800193a:	fba2 2303 	umull	r2, r3, r2, r3
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	f003 020f 	and.w	r2, r3, #15
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	440a      	add	r2, r1
 800194a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40013800 	.word	0x40013800
 8001958:	51eb851f 	.word	0x51eb851f

0800195c <__libc_init_array>:
 800195c:	b570      	push	{r4, r5, r6, lr}
 800195e:	2600      	movs	r6, #0
 8001960:	4d0c      	ldr	r5, [pc, #48]	; (8001994 <__libc_init_array+0x38>)
 8001962:	4c0d      	ldr	r4, [pc, #52]	; (8001998 <__libc_init_array+0x3c>)
 8001964:	1b64      	subs	r4, r4, r5
 8001966:	10a4      	asrs	r4, r4, #2
 8001968:	42a6      	cmp	r6, r4
 800196a:	d109      	bne.n	8001980 <__libc_init_array+0x24>
 800196c:	f000 f822 	bl	80019b4 <_init>
 8001970:	2600      	movs	r6, #0
 8001972:	4d0a      	ldr	r5, [pc, #40]	; (800199c <__libc_init_array+0x40>)
 8001974:	4c0a      	ldr	r4, [pc, #40]	; (80019a0 <__libc_init_array+0x44>)
 8001976:	1b64      	subs	r4, r4, r5
 8001978:	10a4      	asrs	r4, r4, #2
 800197a:	42a6      	cmp	r6, r4
 800197c:	d105      	bne.n	800198a <__libc_init_array+0x2e>
 800197e:	bd70      	pop	{r4, r5, r6, pc}
 8001980:	f855 3b04 	ldr.w	r3, [r5], #4
 8001984:	4798      	blx	r3
 8001986:	3601      	adds	r6, #1
 8001988:	e7ee      	b.n	8001968 <__libc_init_array+0xc>
 800198a:	f855 3b04 	ldr.w	r3, [r5], #4
 800198e:	4798      	blx	r3
 8001990:	3601      	adds	r6, #1
 8001992:	e7f2      	b.n	800197a <__libc_init_array+0x1e>
 8001994:	080019f4 	.word	0x080019f4
 8001998:	080019f4 	.word	0x080019f4
 800199c:	080019f4 	.word	0x080019f4
 80019a0:	080019f8 	.word	0x080019f8

080019a4 <memset>:
 80019a4:	4603      	mov	r3, r0
 80019a6:	4402      	add	r2, r0
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d100      	bne.n	80019ae <memset+0xa>
 80019ac:	4770      	bx	lr
 80019ae:	f803 1b01 	strb.w	r1, [r3], #1
 80019b2:	e7f9      	b.n	80019a8 <memset+0x4>

080019b4 <_init>:
 80019b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019b6:	bf00      	nop
 80019b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ba:	bc08      	pop	{r3}
 80019bc:	469e      	mov	lr, r3
 80019be:	4770      	bx	lr

080019c0 <_fini>:
 80019c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019c2:	bf00      	nop
 80019c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019c6:	bc08      	pop	{r3}
 80019c8:	469e      	mov	lr, r3
 80019ca:	4770      	bx	lr
