
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cac  0800d948  0800d948  0001d948  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5f4  0800e5f4  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800e5f4  0800e5f4  0001e5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e5fc  0800e5fc  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e5fc  0800e5fc  0001e5fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e604  0800e604  0001e604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800e608  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  20000200  0800e808  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000810  0800e808  00020810  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fc2f  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004037  00000000  00000000  0003fe5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  00043e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001388  00000000  00000000  000453a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284fd  00000000  00000000  00046730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a12e  00000000  00000000  0006ec2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3973  00000000  00000000  00088d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016c6ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000713c  00000000  00000000  0016c720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d92c 	.word	0x0800d92c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0800d92c 	.word	0x0800d92c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_DMA_Init+0x38>)
 8001020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001022:	4a0b      	ldr	r2, [pc, #44]	; (8001050 <MX_DMA_Init+0x38>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6493      	str	r3, [r2, #72]	; 0x48
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_DMA_Init+0x38>)
 800102c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	2010      	movs	r0, #16
 800103c:	f002 f97f 	bl	800333e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001040:	2010      	movs	r0, #16
 8001042:	f002 f998 	bl	8003376 <HAL_NVIC_EnableIRQ>

}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40021000 	.word	0x40021000

08001054 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB8   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <MX_GPIO_Init+0x188>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106e:	4a5b      	ldr	r2, [pc, #364]	; (80011dc <MX_GPIO_Init+0x188>)
 8001070:	f043 0304 	orr.w	r3, r3, #4
 8001074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001076:	4b59      	ldr	r3, [pc, #356]	; (80011dc <MX_GPIO_Init+0x188>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001082:	4b56      	ldr	r3, [pc, #344]	; (80011dc <MX_GPIO_Init+0x188>)
 8001084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001086:	4a55      	ldr	r2, [pc, #340]	; (80011dc <MX_GPIO_Init+0x188>)
 8001088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800108c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800108e:	4b53      	ldr	r3, [pc, #332]	; (80011dc <MX_GPIO_Init+0x188>)
 8001090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b50      	ldr	r3, [pc, #320]	; (80011dc <MX_GPIO_Init+0x188>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109e:	4a4f      	ldr	r2, [pc, #316]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a6:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	4b4a      	ldr	r3, [pc, #296]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	4a49      	ldr	r2, [pc, #292]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010be:	4b47      	ldr	r3, [pc, #284]	; (80011dc <MX_GPIO_Init+0x188>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 80010ca:	2200      	movs	r2, #0
 80010cc:	f248 11b0 	movw	r1, #33200	; 0x81b0
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f002 fcca 	bl	8003a6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f242 0160 	movw	r1, #8288	; 0x2060
 80010de:	4840      	ldr	r0, [pc, #256]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80010e0:	f002 fcc4 	bl	8003a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2180      	movs	r1, #128	; 0x80
 80010e8:	483e      	ldr	r0, [pc, #248]	; (80011e4 <MX_GPIO_Init+0x190>)
 80010ea:	f002 fcbf 	bl	8003a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010f4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	4837      	ldr	r0, [pc, #220]	; (80011e4 <MX_GPIO_Init+0x190>)
 8001106:	f002 fb37 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 800110a:	f248 13b0 	movw	r3, #33200	; 0x81b0
 800110e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001110:	2301      	movs	r3, #1
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001126:	f002 fb27 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 800112a:	2340      	movs	r3, #64	; 0x40
 800112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001132:	2301      	movs	r3, #1
 8001134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4619      	mov	r1, r3
 800113c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001140:	f002 fb1a 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 8001144:	f242 0360 	movw	r3, #8288	; 0x2060
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	4619      	mov	r1, r3
 800115c:	4820      	ldr	r0, [pc, #128]	; (80011e0 <MX_GPIO_Init+0x18c>)
 800115e:	f002 fb0b 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001162:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001170:	2303      	movs	r3, #3
 8001172:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001174:	2305      	movs	r3, #5
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4818      	ldr	r0, [pc, #96]	; (80011e0 <MX_GPIO_Init+0x18c>)
 8001180:	f002 fafa 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001188:	2301      	movs	r3, #1
 800118a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001190:	2300      	movs	r3, #0
 8001192:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	4619      	mov	r1, r3
 800119a:	4812      	ldr	r0, [pc, #72]	; (80011e4 <MX_GPIO_Init+0x190>)
 800119c:	f002 faec 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80011b2:	230e      	movs	r3, #14
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	4808      	ldr	r0, [pc, #32]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80011be:	f002 fadb 	bl	8003778 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2101      	movs	r1, #1
 80011c6:	2028      	movs	r0, #40	; 0x28
 80011c8:	f002 f8b9 	bl	800333e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011cc:	2028      	movs	r0, #40	; 0x28
 80011ce:	f002 f8d2 	bl	8003376 <HAL_NVIC_EnableIRQ>

}
 80011d2:	bf00      	nop
 80011d4:	3728      	adds	r7, #40	; 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400
 80011e4:	48000800 	.word	0x48000800

080011e8 <_ZN3PinC1Ev>:
    uint16_t pin;
    bool valid;
    TIM_HandleTypeDef* p_tim;
    unsigned int tim_channel;

    Pin() : port(nullptr), pin(0), valid(false), p_tim(nullptr), tim_channel(0) {}
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	809a      	strh	r2, [r3, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	719a      	strb	r2, [r3, #6]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <_ZN3PinC1EP12GPIO_TypeDeft>:
    Pin(GPIO_TypeDef* p, uint16_t pn) : port(p), pin(pn), valid(true), p_tim(nullptr), tim_channel(0) {} // no timer
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	4613      	mov	r3, r2
 8001228:	80fb      	strh	r3, [r7, #6]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	88fa      	ldrh	r2, [r7, #6]
 8001234:	809a      	strh	r2, [r3, #4]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2201      	movs	r2, #1
 800123a:	719a      	strb	r2, [r3, #6]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>:
    Pin(GPIO_TypeDef* p, uint16_t pn, TIM_HandleTypeDef* t, unsigned int c) : port(p), pin(pn), valid(true), p_tim(t), tim_channel(c) {}
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	4613      	mov	r3, r2
 8001264:	80fb      	strh	r3, [r7, #6]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	68ba      	ldr	r2, [r7, #8]
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	88fa      	ldrh	r2, [r7, #6]
 8001270:	809a      	strh	r2, [r3, #4]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2201      	movs	r2, #1
 8001276:	719a      	strb	r2, [r3, #6]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	60da      	str	r2, [r3, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4618      	mov	r0, r3
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <_Z5printPKc>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char *s)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  //	#ifdef PRINT
  HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7fe ffa1 	bl	80001e4 <strlen>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <_Z5printPKc+0x2c>)
 80012ae:	f005 fa8f 	bl	80067d0 <HAL_UART_Transmit>
 80012b2:	4603      	mov	r3, r0
 80012b4:	73fb      	strb	r3, [r7, #15]
  //	#endif
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000072c 	.word	0x2000072c

080012c4 <printf>:
int printf(const char *s, ...)
{
 80012c4:	b40f      	push	{r0, r1, r2, r3}
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b0c2      	sub	sp, #264	; 0x108
 80012ca:	af00      	add	r7, sp, #0
  char buffer[256];
  //	#ifdef PRINT
  va_list args;
  va_start(args, s);
 80012cc:	f507 728a 	add.w	r2, r7, #276	; 0x114
 80012d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012d8:	601a      	str	r2, [r3, #0]
  vsprintf(buffer, s, args);
 80012da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012e2:	f107 0008 	add.w	r0, r7, #8
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80012ec:	f009 f934 	bl	800a558 <vsiprintf>
  perror(buffer);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4618      	mov	r0, r3
 80012f6:	f007 ff91 	bl	800921c <perror>
  print(buffer);
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ffc8 	bl	8001294 <_Z5printPKc>
  va_end(args);
  //	#endif
  return strlen(buffer);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4618      	mov	r0, r3
 800130a:	f7fe ff6b 	bl	80001e4 <strlen>
 800130e:	4603      	mov	r3, r0
}
 8001310:	4618      	mov	r0, r3
 8001312:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001316:	46bd      	mov	sp, r7
 8001318:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800131c:	b004      	add	sp, #16
 800131e:	4770      	bx	lr

08001320 <_Z11print_MOTORPcP13RoverArmMotor>:
RoverArmMotor Waist(&hspi1, SERVO_PWM_1, dummy_pin, AMT22_1, BLUE_ROBOTICS, 0, 359.99f);
int is_turning = 0;

/*---------------------HELPER---------------------*/
void print_MOTOR(char *msg, RoverArmMotor *pMotor)
{
 8001320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001324:	b098      	sub	sp, #96	; 0x60
 8001326:	af0e      	add	r7, sp, #56	; 0x38
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
  double current_angle = pMotor->get_current_angle();
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f001 fb21 	bl	8002974 <_ZN13RoverArmMotor17get_current_angleEv>
 8001332:	ed87 0b08 	vstr	d0, [r7, #32]
  double current_angle_multi = pMotor->get_current_angle_multi();
 8001336:	6838      	ldr	r0, [r7, #0]
 8001338:	f001 fb5c 	bl	80029f4 <_ZN13RoverArmMotor23get_current_angle_multiEv>
 800133c:	ed87 0b06 	vstr	d0, [r7, #24]
  double current_angle_sw = pMotor->get_current_angle_sw();
 8001340:	6838      	ldr	r0, [r7, #0]
 8001342:	f001 fbb9 	bl	8002ab8 <_ZN13RoverArmMotor20get_current_angle_swEv>
 8001346:	ed87 0b04 	vstr	d0, [r7, #16]
  int turn_count = pMotor->get_turn_count();
 800134a:	6838      	ldr	r0, [r7, #0]
 800134c:	f001 fc0e 	bl	8002b6c <_ZN13RoverArmMotor14get_turn_countEv>
 8001350:	60f8      	str	r0, [r7, #12]
  printf("%s turn_count %d, setpoint %.2f, angle_sw %.2f, zero_sw %.2f, angle_raw_multi %.2f, angle_raw %.2f, _outputSum %.2f, output %.2f\r\n",
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	e9d3 4550 	ldrd	r4, r5, [r3, #320]	; 0x140
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	e9d3 8958 	ldrd	r8, r9, [r3, #352]	; 0x160
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	e9d3 ab14 	ldrd	sl, fp, [r3, #80]	; 0x50
         current_angle_sw,
         pMotor->zero_angle_sw,
         current_angle_multi,
         current_angle,
         pMotor->internalPIDInstance._outputSum,
         (*(pMotor->internalPIDInstance._myOutput)) + 1500.0 - 1.0);
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001368:	e9d3 0100 	ldrd	r0, r1, [r3]
 800136c:	a318      	add	r3, pc, #96	; (adr r3, 80013d0 <_Z11print_MOTORPcP13RoverArmMotor+0xb0>)
 800136e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001372:	f7fe ff9b 	bl	80002ac <__adddf3>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
  printf("%s turn_count %d, setpoint %.2f, angle_sw %.2f, zero_sw %.2f, angle_raw_multi %.2f, angle_raw %.2f, _outputSum %.2f, output %.2f\r\n",
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <_Z11print_MOTORPcP13RoverArmMotor+0xa8>)
 8001384:	f7fe ff90 	bl	80002a8 <__aeabi_dsub>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8001390:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8001394:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001398:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800139c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80013a4:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80013a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013b0:	e9cd 4500 	strd	r4, r5, [sp]
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	6879      	ldr	r1, [r7, #4]
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <_Z11print_MOTORPcP13RoverArmMotor+0xac>)
 80013ba:	f7ff ff83 	bl	80012c4 <printf>
}
 80013be:	bf00      	nop
 80013c0:	3728      	adds	r7, #40	; 0x28
 80013c2:	46bd      	mov	sp, r7
 80013c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80013c8:	3ff00000 	.word	0x3ff00000
 80013cc:	0800d948 	.word	0x0800d948
 80013d0:	00000000 	.word	0x00000000
 80013d4:	40977000 	.word	0x40977000

080013d8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	; 0x28
 80013dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013de:	f001 fe33 	bl	8003048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e2:	f000 f8cb 	bl	800157c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e6:	f7ff fe35 	bl	8001054 <MX_GPIO_Init>
  MX_DMA_Init();
 80013ea:	f7ff fe15 	bl	8001018 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013ee:	f000 ff03 	bl	80021f8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80013f2:	f000 faf9 	bl	80019e8 <MX_SPI1_Init>
  //  MX_SPI2_Init();
  MX_SPI3_Init();
 80013f6:	f000 fb35 	bl	8001a64 <MX_SPI3_Init>
  MX_TIM1_Init();
 80013fa:	f000 fd29 	bl	8001e50 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013fe:	f000 fdd3 	bl	8001fa8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 8001402:	2363      	movs	r3, #99	; 0x63
 8001404:	83fb      	strh	r3, [r7, #30]
  uint16_t encoderData_2 = 99;
 8001406:	2363      	movs	r3, #99	; 0x63
 8001408:	83bb      	strh	r3, [r7, #28]
  uint16_t encoderData_3 = 99;
 800140a:	2363      	movs	r3, #99	; 0x63
 800140c:	837b      	strh	r3, [r7, #26]
  uint16_t encoder_max = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	833b      	strh	r3, [r7, #24]
  uint16_t encoder_min = 4100;
 8001412:	f241 0304 	movw	r3, #4100	; 0x1004
 8001416:	82fb      	strh	r3, [r7, #22]
  HAL_TIM_Base_Start(&htim1);
 8001418:	4849      	ldr	r0, [pc, #292]	; (8001540 <main+0x168>)
 800141a:	f004 f9a1 	bl	8005760 <HAL_TIM_Base_Start>

  /*---AMT22 setup---*/
  // resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);

  /*---SERVO setup---*/
  int32_t CH2_ESC = 1500 - 1;
 800141e:	f240 53db 	movw	r3, #1499	; 0x5db
 8001422:	613b      	str	r3, [r7, #16]
  HAL_Delay(500);
 8001424:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001428:	f001 fe8a 	bl	8003140 <HAL_Delay>
  Waist.wrist_waist = 1;
 800142c:	4b45      	ldr	r3, [pc, #276]	; (8001544 <main+0x16c>)
 800142e:	2201      	movs	r2, #1
 8001430:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  Waist.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 8001434:	4b44      	ldr	r3, [pc, #272]	; (8001548 <main+0x170>)
 8001436:	ed93 7b00 	vldr	d7, [r3]
 800143a:	4b44      	ldr	r3, [pc, #272]	; (800154c <main+0x174>)
 800143c:	ed93 6b00 	vldr	d6, [r3]
 8001440:	4b43      	ldr	r3, [pc, #268]	; (8001550 <main+0x178>)
 8001442:	ed93 2b00 	vldr	d2, [r3]
 8001446:	4b43      	ldr	r3, [pc, #268]	; (8001554 <main+0x17c>)
 8001448:	ed93 3b00 	vldr	d3, [r3]
 800144c:	4b42      	ldr	r3, [pc, #264]	; (8001558 <main+0x180>)
 800144e:	ed93 4b00 	vldr	d4, [r3]
 8001452:	4b42      	ldr	r3, [pc, #264]	; (800155c <main+0x184>)
 8001454:	ed93 5b00 	vldr	d5, [r3]
 8001458:	eeb0 1a46 	vmov.f32	s2, s12
 800145c:	eef0 1a66 	vmov.f32	s3, s13
 8001460:	eeb0 0a47 	vmov.f32	s0, s14
 8001464:	eef0 0a67 	vmov.f32	s1, s15
 8001468:	4836      	ldr	r0, [pc, #216]	; (8001544 <main+0x16c>)
 800146a:	f001 f86d 	bl	8002548 <_ZN13RoverArmMotor5beginEdddddd>
  Waist.setAngleLimits(-359.99, 359.99f); // TODO check good angle limits
 800146e:	ed9f 1b2e 	vldr	d1, [pc, #184]	; 8001528 <main+0x150>
 8001472:	ed9f 0b2f 	vldr	d0, [pc, #188]	; 8001530 <main+0x158>
 8001476:	4833      	ldr	r0, [pc, #204]	; (8001544 <main+0x16c>)
 8001478:	f001 fa41 	bl	80028fe <_ZN13RoverArmMotor14setAngleLimitsEdd>

  /*---CYTRON setup---*/
  int32_t CH2_DC = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
  Wrist_Roll.wrist_waist = 1;
 8001480:	4b37      	ldr	r3, [pc, #220]	; (8001560 <main+0x188>)
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  Wrist_Roll.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 8001488:	4b2f      	ldr	r3, [pc, #188]	; (8001548 <main+0x170>)
 800148a:	ed93 7b00 	vldr	d7, [r3]
 800148e:	4b2f      	ldr	r3, [pc, #188]	; (800154c <main+0x174>)
 8001490:	ed93 6b00 	vldr	d6, [r3]
 8001494:	4b2e      	ldr	r3, [pc, #184]	; (8001550 <main+0x178>)
 8001496:	ed93 2b00 	vldr	d2, [r3]
 800149a:	4b2e      	ldr	r3, [pc, #184]	; (8001554 <main+0x17c>)
 800149c:	ed93 3b00 	vldr	d3, [r3]
 80014a0:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <main+0x180>)
 80014a2:	ed93 4b00 	vldr	d4, [r3]
 80014a6:	4b2d      	ldr	r3, [pc, #180]	; (800155c <main+0x184>)
 80014a8:	ed93 5b00 	vldr	d5, [r3]
 80014ac:	eeb0 1a46 	vmov.f32	s2, s12
 80014b0:	eef0 1a66 	vmov.f32	s3, s13
 80014b4:	eeb0 0a47 	vmov.f32	s0, s14
 80014b8:	eef0 0a67 	vmov.f32	s1, s15
 80014bc:	4828      	ldr	r0, [pc, #160]	; (8001560 <main+0x188>)
 80014be:	f001 f843 	bl	8002548 <_ZN13RoverArmMotor5beginEdddddd>
  Wrist_Roll.setGearRatio(2.672222f);
 80014c2:	ed9f 0b1d 	vldr	d0, [pc, #116]	; 8001538 <main+0x160>
 80014c6:	4826      	ldr	r0, [pc, #152]	; (8001560 <main+0x188>)
 80014c8:	f001 fa08 	bl	80028dc <_ZN13RoverArmMotor12setGearRatioEd>
  Wrist_Roll.setAngleLimits(-359.99, 359.99f); // TODO check good angle limits
 80014cc:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8001528 <main+0x150>
 80014d0:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8001530 <main+0x158>
 80014d4:	4822      	ldr	r0, [pc, #136]	; (8001560 <main+0x188>)
 80014d6:	f001 fa12 	bl	80028fe <_ZN13RoverArmMotor14setAngleLimitsEdd>



  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 30);
 80014da:	4b22      	ldr	r3, [pc, #136]	; (8001564 <main+0x18c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	221e      	movs	r2, #30
 80014e0:	639a      	str	r2, [r3, #56]	; 0x38
  while (!brakeSet)
 80014e2:	4b21      	ldr	r3, [pc, #132]	; (8001568 <main+0x190>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d104      	bne.n	80014f4 <main+0x11c>
  {
    print_MOTOR("BRAKE", &Wrist_Roll);
 80014ea:	491d      	ldr	r1, [pc, #116]	; (8001560 <main+0x188>)
 80014ec:	481f      	ldr	r0, [pc, #124]	; (800156c <main+0x194>)
 80014ee:	f7ff ff17 	bl	8001320 <_Z11print_MOTORPcP13RoverArmMotor>
  while (!brakeSet)
 80014f2:	e7f6      	b.n	80014e2 <main+0x10a>
    // printf("waiting for brake set\r\n");
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <main+0x18c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2200      	movs	r2, #0
 80014fa:	639a      	str	r2, [r3, #56]	; 0x38

  /*---UART setup---*/
  HAL_UART_Receive_IT(&huart2, rx_data, 1);
 80014fc:	2201      	movs	r2, #1
 80014fe:	491c      	ldr	r1, [pc, #112]	; (8001570 <main+0x198>)
 8001500:	481c      	ldr	r0, [pc, #112]	; (8001574 <main+0x19c>)
 8001502:	f005 f9f9 	bl	80068f8 <HAL_UART_Receive_IT>
    // printf("turn_count_WR is %d count is %d and %d\r\n", turn_count_WR, turn_count[0], turn_count[1]);
    // std::bitset<16> y(turn_count[1]);
    // printf("%s\r\n", y.to_string().c_str());
    // HAL_Delay(100);
    /*--------------------------------------SPI test--------------------------------------*/
    uint8_t sendByte = 0x00;
 8001506:	2300      	movs	r3, #0
 8001508:	71bb      	strb	r3, [r7, #6]
    uint8_t data = 0x00;
 800150a:	2300      	movs	r3, #0
 800150c:	717b      	strb	r3, [r7, #5]
    int err = HAL_SPI_TransmitReceive(&hspi1, &sendByte, &data, 1, 10);
 800150e:	1d7a      	adds	r2, r7, #5
 8001510:	1db9      	adds	r1, r7, #6
 8001512:	230a      	movs	r3, #10
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	2301      	movs	r3, #1
 8001518:	4817      	ldr	r0, [pc, #92]	; (8001578 <main+0x1a0>)
 800151a:	f003 fd52 	bl	8004fc2 <HAL_SPI_TransmitReceive>
 800151e:	4603      	mov	r3, r0
 8001520:	60bb      	str	r3, [r7, #8]
    uint8_t data2 = 0x00;
 8001522:	2300      	movs	r3, #0
 8001524:	71fb      	strb	r3, [r7, #7]
    //	   delay_us(3);

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001526:	e7ee      	b.n	8001506 <main+0x12e>
 8001528:	00000000 	.word	0x00000000
 800152c:	40767fd7 	.word	0x40767fd7
 8001530:	0a3d70a4 	.word	0x0a3d70a4
 8001534:	c0767fd7 	.word	0xc0767fd7
 8001538:	e0000000 	.word	0xe0000000
 800153c:	400560b5 	.word	0x400560b5
 8001540:	20000694 	.word	0x20000694
 8001544:	200003f8 	.word	0x200003f8
 8001548:	20000000 	.word	0x20000000
 800154c:	20000008 	.word	0x20000008
 8001550:	20000010 	.word	0x20000010
 8001554:	20000018 	.word	0x20000018
 8001558:	20000220 	.word	0x20000220
 800155c:	20000228 	.word	0x20000228
 8001560:	20000268 	.word	0x20000268
 8001564:	200006e0 	.word	0x200006e0
 8001568:	20000230 	.word	0x20000230
 800156c:	0800d9cc 	.word	0x0800d9cc
 8001570:	2000056c 	.word	0x2000056c
 8001574:	2000072c 	.word	0x2000072c
 8001578:	200005c8 	.word	0x200005c8

0800157c <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b096      	sub	sp, #88	; 0x58
 8001580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	2244      	movs	r2, #68	; 0x44
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f006 fe4a 	bl	8008224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001590:	463b      	mov	r3, r7
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
 800159c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800159e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80015a2:	f002 faa1 	bl	8003ae8 <HAL_PWREx_ControlVoltageScaling>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	bf14      	ite	ne
 80015ac:	2301      	movne	r3, #1
 80015ae:	2300      	moveq	r3, #0
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80015b6:	f000 f965 	bl	8001884 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015ba:	2302      	movs	r3, #2
 80015bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c4:	2310      	movs	r3, #16
 80015c6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c8:	2302      	movs	r3, #2
 80015ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015cc:	2302      	movs	r3, #2
 80015ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015d0:	2301      	movs	r3, #1
 80015d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015d4:	230a      	movs	r3, #10
 80015d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015d8:	2307      	movs	r3, #7
 80015da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015dc:	2302      	movs	r3, #2
 80015de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015e0:	2302      	movs	r3, #2
 80015e2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	4618      	mov	r0, r3
 80015ea:	f002 fad3 	bl	8003b94 <HAL_RCC_OscConfig>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	bf14      	ite	ne
 80015f4:	2301      	movne	r3, #1
 80015f6:	2300      	moveq	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 80015fe:	f000 f941 	bl	8001884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001602:	230f      	movs	r3, #15
 8001604:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001606:	2303      	movs	r3, #3
 8001608:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001616:	463b      	mov	r3, r7
 8001618:	2104      	movs	r1, #4
 800161a:	4618      	mov	r0, r3
 800161c:	f002 fece 	bl	80043bc <HAL_RCC_ClockConfig>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	bf14      	ite	ne
 8001626:	2301      	movne	r3, #1
 8001628:	2300      	moveq	r3, #0
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8001630:	f000 f928 	bl	8001884 <Error_Handler>
  }
}
 8001634:	bf00      	nop
 8001636:	3758      	adds	r7, #88	; 0x58
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	80fb      	strh	r3, [r7, #6]
  // if(!brakeSet) {
  if (GPIO_Pin == B1_Pin) // INT Source is pin A9
 8001646:	88fb      	ldrh	r3, [r7, #6]
 8001648:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800164c:	d11b      	bne.n	8001686 <HAL_GPIO_EXTI_Callback+0x4a>
  {
    if (is_turning == 0)
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <HAL_GPIO_EXTI_Callback+0x54>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d10b      	bne.n	800166e <HAL_GPIO_EXTI_Callback+0x32>
    {
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1499 + 300); // set encoder stationary
 8001656:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <HAL_GPIO_EXTI_Callback+0x58>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f240 7207 	movw	r2, #1799	; 0x707
 800165e:	639a      	str	r2, [r3, #56]	; 0x38
      is_turning = 1;
 8001660:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <HAL_GPIO_EXTI_Callback+0x54>)
 8001662:	2201      	movs	r2, #1
 8001664:	601a      	str	r2, [r3, #0]
      brakeSet = 1;
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001668:	2201      	movs	r2, #1
 800166a:	601a      	str	r2, [r3, #0]
      // Waist.reset_encoder(); // reset rurns? TODO check this
      return;
 800166c:	e00b      	b.n	8001686 <HAL_GPIO_EXTI_Callback+0x4a>
    }
    else
    {
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1499); // set encoder stationary
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <HAL_GPIO_EXTI_Callback+0x58>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f240 52db 	movw	r2, #1499	; 0x5db
 8001676:	639a      	str	r2, [r3, #56]	; 0x38
      is_turning = 0;
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <HAL_GPIO_EXTI_Callback+0x54>)
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
      brakeSet = 1;
 800167e:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001680:	2201      	movs	r2, #1
 8001682:	601a      	str	r2, [r3, #0]
      return;
 8001684:	bf00      	nop
    brakeSet = 1;
    HAL_Delay(100);
    return;
  }
  // }
}
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	20000568 	.word	0x20000568
 8001694:	20000694 	.word	0x20000694
 8001698:	20000230 	.word	0x20000230

0800169c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800169c:	b5b0      	push	{r4, r5, r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af04      	add	r7, sp, #16
 80016a2:	6078      	str	r0, [r7, #4]
  // if(huart->Instance == USART2)
  // {
  if (rx_index < RX_BUFFER_SIZE - 1) // check if buffer is not full
 80016a4:	4b65      	ldr	r3, [pc, #404]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b1c      	cmp	r3, #28
 80016aa:	f200 8094 	bhi.w	80017d6 <HAL_UART_RxCpltCallback+0x13a>
  {
    rx_buffer[rx_index++] = (uint8_t)rx_data[0];  // add received byte to buffer
 80016ae:	4b63      	ldr	r3, [pc, #396]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	4961      	ldr	r1, [pc, #388]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80016b6:	600a      	str	r2, [r1, #0]
 80016b8:	4a61      	ldr	r2, [pc, #388]	; (8001840 <HAL_UART_RxCpltCallback+0x1a4>)
 80016ba:	7811      	ldrb	r1, [r2, #0]
 80016bc:	4a61      	ldr	r2, [pc, #388]	; (8001844 <HAL_UART_RxCpltCallback+0x1a8>)
 80016be:	54d1      	strb	r1, [r2, r3]
    if (rx_data[0] == '\n' || rx_data[0] == '\r') // check for Enter key
 80016c0:	4b5f      	ldr	r3, [pc, #380]	; (8001840 <HAL_UART_RxCpltCallback+0x1a4>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b0a      	cmp	r3, #10
 80016c6:	d003      	beq.n	80016d0 <HAL_UART_RxCpltCallback+0x34>
 80016c8:	4b5d      	ldr	r3, [pc, #372]	; (8001840 <HAL_UART_RxCpltCallback+0x1a4>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b0d      	cmp	r3, #13
 80016ce:	d17d      	bne.n	80017cc <HAL_UART_RxCpltCallback+0x130>
    {
      rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 80016d0:	4b5a      	ldr	r3, [pc, #360]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a5b      	ldr	r2, [pc, #364]	; (8001844 <HAL_UART_RxCpltCallback+0x1a8>)
 80016d6:	2100      	movs	r1, #0
 80016d8:	54d1      	strb	r1, [r2, r3]
      rx_index = 0;               // reset buffer index
 80016da:	4b58      	ldr	r3, [pc, #352]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
      // do something with the received data
      sscanf(rx_buffer, "%s %lf %lf %lf", command_buffer, &param1, &param2, &param3);
 80016e0:	4b59      	ldr	r3, [pc, #356]	; (8001848 <HAL_UART_RxCpltCallback+0x1ac>)
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	4b59      	ldr	r3, [pc, #356]	; (800184c <HAL_UART_RxCpltCallback+0x1b0>)
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	4b59      	ldr	r3, [pc, #356]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 80016ea:	4a5a      	ldr	r2, [pc, #360]	; (8001854 <HAL_UART_RxCpltCallback+0x1b8>)
 80016ec:	495a      	ldr	r1, [pc, #360]	; (8001858 <HAL_UART_RxCpltCallback+0x1bc>)
 80016ee:	4855      	ldr	r0, [pc, #340]	; (8001844 <HAL_UART_RxCpltCallback+0x1a8>)
 80016f0:	f007 fe16 	bl	8009320 <siscanf>
      // check if commmand_buffer is "pid"
      if (strcmp(command_buffer, "pid") == 0)
 80016f4:	4959      	ldr	r1, [pc, #356]	; (800185c <HAL_UART_RxCpltCallback+0x1c0>)
 80016f6:	4857      	ldr	r0, [pc, #348]	; (8001854 <HAL_UART_RxCpltCallback+0x1b8>)
 80016f8:	f7fe fd6a 	bl	80001d0 <strcmp>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d12f      	bne.n	8001762 <HAL_UART_RxCpltCallback+0xc6>
      {
        Wrist_Roll.set_PID_params(param1, param2, param3, param1, param2, param3);
 8001702:	4b53      	ldr	r3, [pc, #332]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 8001704:	ed93 7b00 	vldr	d7, [r3]
 8001708:	4b50      	ldr	r3, [pc, #320]	; (800184c <HAL_UART_RxCpltCallback+0x1b0>)
 800170a:	ed93 6b00 	vldr	d6, [r3]
 800170e:	4b4e      	ldr	r3, [pc, #312]	; (8001848 <HAL_UART_RxCpltCallback+0x1ac>)
 8001710:	ed93 2b00 	vldr	d2, [r3]
 8001714:	4b4e      	ldr	r3, [pc, #312]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 8001716:	ed93 3b00 	vldr	d3, [r3]
 800171a:	4b4c      	ldr	r3, [pc, #304]	; (800184c <HAL_UART_RxCpltCallback+0x1b0>)
 800171c:	ed93 4b00 	vldr	d4, [r3]
 8001720:	4b49      	ldr	r3, [pc, #292]	; (8001848 <HAL_UART_RxCpltCallback+0x1ac>)
 8001722:	ed93 5b00 	vldr	d5, [r3]
 8001726:	eeb0 1a46 	vmov.f32	s2, s12
 800172a:	eef0 1a66 	vmov.f32	s3, s13
 800172e:	eeb0 0a47 	vmov.f32	s0, s14
 8001732:	eef0 0a67 	vmov.f32	s1, s15
 8001736:	484a      	ldr	r0, [pc, #296]	; (8001860 <HAL_UART_RxCpltCallback+0x1c4>)
 8001738:	f001 f854 	bl	80027e4 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>
        printf("set to Kp: %lf, Ki: %lf, Kd: %lf\r\n", param1, param2, param3);
 800173c:	4b44      	ldr	r3, [pc, #272]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 800173e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001742:	4b42      	ldr	r3, [pc, #264]	; (800184c <HAL_UART_RxCpltCallback+0x1b0>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	493f      	ldr	r1, [pc, #252]	; (8001848 <HAL_UART_RxCpltCallback+0x1ac>)
 800174a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800174e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001752:	e9cd 2300 	strd	r2, r3, [sp]
 8001756:	4622      	mov	r2, r4
 8001758:	462b      	mov	r3, r5
 800175a:	4842      	ldr	r0, [pc, #264]	; (8001864 <HAL_UART_RxCpltCallback+0x1c8>)
 800175c:	f7ff fdb2 	bl	80012c4 <printf>
      if (strcmp(command_buffer, "pid") == 0)
 8001760:	e062      	b.n	8001828 <HAL_UART_RxCpltCallback+0x18c>
      }
      else if (strcmp(command_buffer, "sp") == 0)
 8001762:	4941      	ldr	r1, [pc, #260]	; (8001868 <HAL_UART_RxCpltCallback+0x1cc>)
 8001764:	483b      	ldr	r0, [pc, #236]	; (8001854 <HAL_UART_RxCpltCallback+0x1b8>)
 8001766:	f7fe fd33 	bl	80001d0 <strcmp>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d11a      	bne.n	80017a6 <HAL_UART_RxCpltCallback+0x10a>
      {
        Wrist_Roll.newSetpoint(param1);
 8001770:	4b37      	ldr	r3, [pc, #220]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 8001772:	ed93 7b00 	vldr	d7, [r3]
 8001776:	eeb0 0a47 	vmov.f32	s0, s14
 800177a:	eef0 0a67 	vmov.f32	s1, s15
 800177e:	4838      	ldr	r0, [pc, #224]	; (8001860 <HAL_UART_RxCpltCallback+0x1c4>)
 8001780:	f001 f87b 	bl	800287a <_ZN13RoverArmMotor11newSetpointEd>
        Waist.newSetpoint(param1); // TODO check this?
 8001784:	4b32      	ldr	r3, [pc, #200]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 8001786:	ed93 7b00 	vldr	d7, [r3]
 800178a:	eeb0 0a47 	vmov.f32	s0, s14
 800178e:	eef0 0a67 	vmov.f32	s1, s15
 8001792:	4836      	ldr	r0, [pc, #216]	; (800186c <HAL_UART_RxCpltCallback+0x1d0>)
 8001794:	f001 f871 	bl	800287a <_ZN13RoverArmMotor11newSetpointEd>
        printf("new Setpoint at %lf\r\n", param1);
 8001798:	4b2d      	ldr	r3, [pc, #180]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 800179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179e:	4834      	ldr	r0, [pc, #208]	; (8001870 <HAL_UART_RxCpltCallback+0x1d4>)
 80017a0:	f7ff fd90 	bl	80012c4 <printf>
      if (strcmp(command_buffer, "pid") == 0)
 80017a4:	e040      	b.n	8001828 <HAL_UART_RxCpltCallback+0x18c>
      }
      else if (strcmp(command_buffer, "s") == 0)
 80017a6:	4933      	ldr	r1, [pc, #204]	; (8001874 <HAL_UART_RxCpltCallback+0x1d8>)
 80017a8:	482a      	ldr	r0, [pc, #168]	; (8001854 <HAL_UART_RxCpltCallback+0x1b8>)
 80017aa:	f7fe fd11 	bl	80001d0 <strcmp>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d139      	bne.n	8001828 <HAL_UART_RxCpltCallback+0x18c>
      {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (int) param1); // set servo output
 80017b4:	4b26      	ldr	r3, [pc, #152]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 80017b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	f7ff f9db 	bl	8000b78 <__aeabi_d2iz>
 80017c2:	4602      	mov	r2, r0
 80017c4:	4b2c      	ldr	r3, [pc, #176]	; (8001878 <HAL_UART_RxCpltCallback+0x1dc>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	639a      	str	r2, [r3, #56]	; 0x38
      if (strcmp(command_buffer, "pid") == 0)
 80017ca:	e02d      	b.n	8001828 <HAL_UART_RxCpltCallback+0x18c>
      }
    }
    else
    {
      printf("invalid command %s\r\n", command_buffer);
 80017cc:	4921      	ldr	r1, [pc, #132]	; (8001854 <HAL_UART_RxCpltCallback+0x1b8>)
 80017ce:	482b      	ldr	r0, [pc, #172]	; (800187c <HAL_UART_RxCpltCallback+0x1e0>)
 80017d0:	f7ff fd78 	bl	80012c4 <printf>
 80017d4:	e029      	b.n	800182a <HAL_UART_RxCpltCallback+0x18e>
    }
  }
  else if (rx_index == RX_BUFFER_SIZE - 1) // buffer is full
 80017d6:	4b19      	ldr	r3, [pc, #100]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b1d      	cmp	r3, #29
 80017dc:	d125      	bne.n	800182a <HAL_UART_RxCpltCallback+0x18e>
  {
    rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 80017de:	4b17      	ldr	r3, [pc, #92]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a18      	ldr	r2, [pc, #96]	; (8001844 <HAL_UART_RxCpltCallback+0x1a8>)
 80017e4:	2100      	movs	r1, #0
 80017e6:	54d1      	strb	r1, [r2, r3]
    rx_index = 0;               // reset buffer index
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <HAL_UART_RxCpltCallback+0x1a0>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
    // do something with the received data
    sscanf(rx_buffer, "%s %lf %lf %lf", command_buffer, &param1, &param2, &param3);
 80017ee:	4b16      	ldr	r3, [pc, #88]	; (8001848 <HAL_UART_RxCpltCallback+0x1ac>)
 80017f0:	9301      	str	r3, [sp, #4]
 80017f2:	4b16      	ldr	r3, [pc, #88]	; (800184c <HAL_UART_RxCpltCallback+0x1b0>)
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	4b16      	ldr	r3, [pc, #88]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 80017f8:	4a16      	ldr	r2, [pc, #88]	; (8001854 <HAL_UART_RxCpltCallback+0x1b8>)
 80017fa:	4917      	ldr	r1, [pc, #92]	; (8001858 <HAL_UART_RxCpltCallback+0x1bc>)
 80017fc:	4811      	ldr	r0, [pc, #68]	; (8001844 <HAL_UART_RxCpltCallback+0x1a8>)
 80017fe:	f007 fd8f 	bl	8009320 <siscanf>
    printf("set to Kp: %lf, Ki: %lf, Kd: %lf\r\n", param1, param2, param3);
 8001802:	4b13      	ldr	r3, [pc, #76]	; (8001850 <HAL_UART_RxCpltCallback+0x1b4>)
 8001804:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001808:	4b10      	ldr	r3, [pc, #64]	; (800184c <HAL_UART_RxCpltCallback+0x1b0>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	490e      	ldr	r1, [pc, #56]	; (8001848 <HAL_UART_RxCpltCallback+0x1ac>)
 8001810:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001814:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001818:	e9cd 2300 	strd	r2, r3, [sp]
 800181c:	4622      	mov	r2, r4
 800181e:	462b      	mov	r3, r5
 8001820:	4810      	ldr	r0, [pc, #64]	; (8001864 <HAL_UART_RxCpltCallback+0x1c8>)
 8001822:	f7ff fd4f 	bl	80012c4 <printf>
 8001826:	e000      	b.n	800182a <HAL_UART_RxCpltCallback+0x18e>
      if (strcmp(command_buffer, "pid") == 0)
 8001828:	bf00      	nop
  }
  // }
  HAL_UART_Receive_IT(&huart2, rx_data, 1); // start listening for next byte
 800182a:	2201      	movs	r2, #1
 800182c:	4904      	ldr	r1, [pc, #16]	; (8001840 <HAL_UART_RxCpltCallback+0x1a4>)
 800182e:	4814      	ldr	r0, [pc, #80]	; (8001880 <HAL_UART_RxCpltCallback+0x1e4>)
 8001830:	f005 f862 	bl	80068f8 <HAL_UART_Receive_IT>
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bdb0      	pop	{r4, r5, r7, pc}
 800183c:	20000594 	.word	0x20000594
 8001840:	2000056c 	.word	0x2000056c
 8001844:	20000574 	.word	0x20000574
 8001848:	200005c0 	.word	0x200005c0
 800184c:	200005b8 	.word	0x200005b8
 8001850:	200005b0 	.word	0x200005b0
 8001854:	20000598 	.word	0x20000598
 8001858:	0800d9d4 	.word	0x0800d9d4
 800185c:	0800d9e4 	.word	0x0800d9e4
 8001860:	20000268 	.word	0x20000268
 8001864:	0800d9e8 	.word	0x0800d9e8
 8001868:	0800da0c 	.word	0x0800da0c
 800186c:	200003f8 	.word	0x200003f8
 8001870:	0800da10 	.word	0x0800da10
 8001874:	0800da28 	.word	0x0800da28
 8001878:	20000694 	.word	0x20000694
 800187c:	0800da2c 	.word	0x0800da2c
 8001880:	2000072c 	.word	0x2000072c

08001884 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001888:	b672      	cpsid	i
}
 800188a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800188c:	e7fe      	b.n	800188c <Error_Handler+0x8>
	...

08001890 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b09a      	sub	sp, #104	; 0x68
 8001894:	af10      	add	r7, sp, #64	; 0x40
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d175      	bne.n	800198c <_Z41__static_initialization_and_destruction_0ii+0xfc>
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d170      	bne.n	800198c <_Z41__static_initialization_and_destruction_0ii+0xfc>
Pin CYTRON_DIR_1(CYTRON_DIR_1_GPIO_Port, CYTRON_DIR_1_Pin);
 80018aa:	2220      	movs	r2, #32
 80018ac:	493e      	ldr	r1, [pc, #248]	; (80019a8 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 80018ae:	483f      	ldr	r0, [pc, #252]	; (80019ac <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 80018b0:	f7ff fcb4 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
Pin CYTRON_PWM_1(CYTRON_PWM_1_GPIO_Port, CYTRON_PWM_1_Pin, &htim2, TIM_CHANNEL_2);
 80018b4:	2304      	movs	r3, #4
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	4b3d      	ldr	r3, [pc, #244]	; (80019b0 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 80018ba:	2208      	movs	r2, #8
 80018bc:	493a      	ldr	r1, [pc, #232]	; (80019a8 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 80018be:	483d      	ldr	r0, [pc, #244]	; (80019b4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80018c0:	f7ff fcc9 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
Pin AMT22_1(GPIOC, GPIO_PIN_7);
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	493c      	ldr	r1, [pc, #240]	; (80019b8 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80018c8:	483c      	ldr	r0, [pc, #240]	; (80019bc <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80018ca:	f7ff fca7 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
RoverArmMotor Wrist_Roll(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.99f);
 80018ce:	f107 0308 	add.w	r3, r7, #8
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff fc88 	bl	80011e8 <_ZN3PinC1Ev>
 80018d8:	4c36      	ldr	r4, [pc, #216]	; (80019b4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80018da:	ad0b      	add	r5, sp, #44	; 0x2c
 80018dc:	f107 0308 	add.w	r3, r7, #8
 80018e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018e2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018e6:	2300      	movs	r3, #0
 80018e8:	930a      	str	r3, [sp, #40]	; 0x28
 80018ea:	4b34      	ldr	r3, [pc, #208]	; (80019bc <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80018ec:	ad06      	add	r5, sp, #24
 80018ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018f4:	4b2d      	ldr	r3, [pc, #180]	; (80019ac <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 80018f6:	ad02      	add	r5, sp, #8
 80018f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018fa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018fe:	466a      	mov	r2, sp
 8001900:	f104 0308 	add.w	r3, r4, #8
 8001904:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001908:	e882 0003 	stmia.w	r2, {r0, r1}
 800190c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001910:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8001998 <_Z41__static_initialization_and_destruction_0ii+0x108>
 8001914:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80019a0 <_Z41__static_initialization_and_destruction_0ii+0x110>
 8001918:	4929      	ldr	r1, [pc, #164]	; (80019c0 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 800191a:	482a      	ldr	r0, [pc, #168]	; (80019c4 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 800191c:	f000 fd6b 	bl	80023f6 <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
Pin dummy_pin;
 8001920:	4829      	ldr	r0, [pc, #164]	; (80019c8 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8001922:	f7ff fc61 	bl	80011e8 <_ZN3PinC1Ev>
Pin SERVO_PWM_1(SERVO_PWM_1_GPIO_Port, SERVO_PWM_1_Pin, &htim1, TIM_CHANNEL_2);
 8001926:	2304      	movs	r3, #4
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	4b28      	ldr	r3, [pc, #160]	; (80019cc <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 800192c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001930:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001934:	4826      	ldr	r0, [pc, #152]	; (80019d0 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8001936:	f7ff fc8e 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
RoverArmMotor Waist(&hspi1, SERVO_PWM_1, dummy_pin, AMT22_1, BLUE_ROBOTICS, 0, 359.99f);
 800193a:	f107 0318 	add.w	r3, r7, #24
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fc52 	bl	80011e8 <_ZN3PinC1Ev>
 8001944:	4c22      	ldr	r4, [pc, #136]	; (80019d0 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8001946:	ad0b      	add	r5, sp, #44	; 0x2c
 8001948:	f107 0318 	add.w	r3, r7, #24
 800194c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800194e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001952:	2301      	movs	r3, #1
 8001954:	930a      	str	r3, [sp, #40]	; 0x28
 8001956:	4b19      	ldr	r3, [pc, #100]	; (80019bc <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8001958:	ad06      	add	r5, sp, #24
 800195a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800195c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001960:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8001962:	ad02      	add	r5, sp, #8
 8001964:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001966:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800196a:	466a      	mov	r2, sp
 800196c:	f104 0308 	add.w	r3, r4, #8
 8001970:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001974:	e882 0003 	stmia.w	r2, {r0, r1}
 8001978:	e894 000c 	ldmia.w	r4, {r2, r3}
 800197c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8001998 <_Z41__static_initialization_and_destruction_0ii+0x108>
 8001980:	ed9f 0b07 	vldr	d0, [pc, #28]	; 80019a0 <_Z41__static_initialization_and_destruction_0ii+0x110>
 8001984:	490e      	ldr	r1, [pc, #56]	; (80019c0 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8001986:	4813      	ldr	r0, [pc, #76]	; (80019d4 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8001988:	f000 fd35 	bl	80023f6 <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
}
 800198c:	bf00      	nop
 800198e:	3728      	adds	r7, #40	; 0x28
 8001990:	46bd      	mov	sp, r7
 8001992:	bdb0      	pop	{r4, r5, r7, pc}
 8001994:	f3af 8000 	nop.w
 8001998:	00000000 	.word	0x00000000
 800199c:	40767fd7 	.word	0x40767fd7
	...
 80019a8:	48000400 	.word	0x48000400
 80019ac:	20000234 	.word	0x20000234
 80019b0:	200006e0 	.word	0x200006e0
 80019b4:	20000244 	.word	0x20000244
 80019b8:	48000800 	.word	0x48000800
 80019bc:	20000254 	.word	0x20000254
 80019c0:	200005c8 	.word	0x200005c8
 80019c4:	20000268 	.word	0x20000268
 80019c8:	200003d8 	.word	0x200003d8
 80019cc:	20000694 	.word	0x20000694
 80019d0:	200003e8 	.word	0x200003e8
 80019d4:	200003f8 	.word	0x200003f8

080019d8 <_GLOBAL__sub_I_aggKp>:
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
 80019dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80019e0:	2001      	movs	r0, #1
 80019e2:	f7ff ff55 	bl	8001890 <_Z41__static_initialization_and_destruction_0ii>
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019ec:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <MX_SPI1_Init+0x74>)
 80019ee:	4a1c      	ldr	r2, [pc, #112]	; (8001a60 <MX_SPI1_Init+0x78>)
 80019f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019f2:	4b1a      	ldr	r3, [pc, #104]	; (8001a5c <MX_SPI1_Init+0x74>)
 80019f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019fa:	4b18      	ldr	r3, [pc, #96]	; (8001a5c <MX_SPI1_Init+0x74>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a00:	4b16      	ldr	r3, [pc, #88]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a02:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a06:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a08:	4b14      	ldr	r3, [pc, #80]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a0e:	4b13      	ldr	r3, [pc, #76]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a1a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a1e:	2228      	movs	r2, #40	; 0x28
 8001a20:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a22:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a28:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a2e:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001a34:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a36:	2207      	movs	r2, #7
 8001a38:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a3a:	4b08      	ldr	r3, [pc, #32]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a40:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a42:	2208      	movs	r2, #8
 8001a44:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a46:	4805      	ldr	r0, [pc, #20]	; (8001a5c <MX_SPI1_Init+0x74>)
 8001a48:	f003 fa18 	bl	8004e7c <HAL_SPI_Init>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001a52:	f7ff ff17 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200005c8 	.word	0x200005c8
 8001a60:	40013000 	.word	0x40013000

08001a64 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001a68:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a6a:	4a1c      	ldr	r2, [pc, #112]	; (8001adc <MX_SPI3_Init+0x78>)
 8001a6c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a6e:	4b1a      	ldr	r3, [pc, #104]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a74:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a76:	4b18      	ldr	r3, [pc, #96]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a7c:	4b16      	ldr	r3, [pc, #88]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a7e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a82:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a8a:	4b13      	ldr	r3, [pc, #76]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a96:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001a9a:	2220      	movs	r2, #32
 8001a9c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aaa:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001ab0:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001ab2:	2207      	movs	r2, #7
 8001ab4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ab6:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001abc:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001abe:	2208      	movs	r2, #8
 8001ac0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001ac2:	4805      	ldr	r0, [pc, #20]	; (8001ad8 <MX_SPI3_Init+0x74>)
 8001ac4:	f003 f9da 	bl	8004e7c <HAL_SPI_Init>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001ace:	f7ff fed9 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	2000062c 	.word	0x2000062c
 8001adc:	40003c00 	.word	0x40003c00

08001ae0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08c      	sub	sp, #48	; 0x30
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae8:	f107 031c 	add.w	r3, r7, #28
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a2f      	ldr	r2, [pc, #188]	; (8001bbc <HAL_SPI_MspInit+0xdc>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d12a      	bne.n	8001b58 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b02:	4b2f      	ldr	r3, [pc, #188]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b06:	4a2e      	ldr	r2, [pc, #184]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b0c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b0e:	4b2c      	ldr	r3, [pc, #176]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b16:	61bb      	str	r3, [r7, #24]
 8001b18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	4b29      	ldr	r3, [pc, #164]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1e:	4a28      	ldr	r2, [pc, #160]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b26:	4b26      	ldr	r3, [pc, #152]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001b32:	f641 0302 	movw	r3, #6146	; 0x1802
 8001b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b40:	2303      	movs	r3, #3
 8001b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b44:	2305      	movs	r3, #5
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b52:	f001 fe11 	bl	8003778 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b56:	e02d      	b.n	8001bb4 <HAL_SPI_MspInit+0xd4>
  else if(spiHandle->Instance==SPI3)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a19      	ldr	r2, [pc, #100]	; (8001bc4 <HAL_SPI_MspInit+0xe4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d128      	bne.n	8001bb4 <HAL_SPI_MspInit+0xd4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b62:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b66:	4a16      	ldr	r2, [pc, #88]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b6c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b6e:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7e:	4a10      	ldr	r2, [pc, #64]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <HAL_SPI_MspInit+0xe0>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001b92:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ba4:	2306      	movs	r3, #6
 8001ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	4619      	mov	r1, r3
 8001bae:	4806      	ldr	r0, [pc, #24]	; (8001bc8 <HAL_SPI_MspInit+0xe8>)
 8001bb0:	f001 fde2 	bl	8003778 <HAL_GPIO_Init>
}
 8001bb4:	bf00      	nop
 8001bb6:	3730      	adds	r7, #48	; 0x30
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40013000 	.word	0x40013000
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	40003c00 	.word	0x40003c00
 8001bc8:	48000800 	.word	0x48000800

08001bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <HAL_MspInit+0x44>)
 8001bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd6:	4a0e      	ldr	r2, [pc, #56]	; (8001c10 <HAL_MspInit+0x44>)
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	6613      	str	r3, [r2, #96]	; 0x60
 8001bde:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <HAL_MspInit+0x44>)
 8001be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bea:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <HAL_MspInit+0x44>)
 8001bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bee:	4a08      	ldr	r2, [pc, #32]	; (8001c10 <HAL_MspInit+0x44>)
 8001bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_MspInit+0x44>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40021000 	.word	0x40021000

08001c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c18:	e7fe      	b.n	8001c18 <NMI_Handler+0x4>

08001c1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c1e:	e7fe      	b.n	8001c1e <HardFault_Handler+0x4>

08001c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c24:	e7fe      	b.n	8001c24 <MemManage_Handler+0x4>

08001c26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c2a:	e7fe      	b.n	8001c2a <BusFault_Handler+0x4>

08001c2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c30:	e7fe      	b.n	8001c30 <UsageFault_Handler+0x4>

08001c32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c60:	f001 fa4e 	bl	8003100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001c6c:	4802      	ldr	r0, [pc, #8]	; (8001c78 <DMA1_Channel6_IRQHandler+0x10>)
 8001c6e:	f001 fcd4 	bl	800361a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200007b0 	.word	0x200007b0

08001c7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c80:	4802      	ldr	r0, [pc, #8]	; (8001c8c <USART2_IRQHandler+0x10>)
 8001c82:	f004 fe8f 	bl	80069a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	2000072c 	.word	0x2000072c

08001c90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001c94:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c98:	f001 ff00 	bl	8003a9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return 1;
 8001ca4:	2301      	movs	r3, #1
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <_kill>:

int _kill(int pid, int sig)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cba:	f006 fa81 	bl	80081c0 <__errno>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2216      	movs	r2, #22
 8001cc2:	601a      	str	r2, [r3, #0]
  return -1;
 8001cc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <_exit>:

void _exit (int status)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f7ff ffe7 	bl	8001cb0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ce2:	e7fe      	b.n	8001ce2 <_exit+0x12>

08001ce4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	e00a      	b.n	8001d0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cf6:	f3af 8000 	nop.w
 8001cfa:	4601      	mov	r1, r0
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	1c5a      	adds	r2, r3, #1
 8001d00:	60ba      	str	r2, [r7, #8]
 8001d02:	b2ca      	uxtb	r2, r1
 8001d04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	617b      	str	r3, [r7, #20]
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	dbf0      	blt.n	8001cf6 <_read+0x12>
  }

  return len;
 8001d14:	687b      	ldr	r3, [r7, #4]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b086      	sub	sp, #24
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	60b9      	str	r1, [r7, #8]
 8001d28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	e009      	b.n	8001d44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	60ba      	str	r2, [r7, #8]
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	3301      	adds	r3, #1
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	dbf1      	blt.n	8001d30 <_write+0x12>
  }
  return len;
 8001d4c:	687b      	ldr	r3, [r7, #4]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <_close>:

int _close(int file)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d7e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <_isatty>:

int _isatty(int file)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc8:	4a14      	ldr	r2, [pc, #80]	; (8001e1c <_sbrk+0x5c>)
 8001dca:	4b15      	ldr	r3, [pc, #84]	; (8001e20 <_sbrk+0x60>)
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dd4:	4b13      	ldr	r3, [pc, #76]	; (8001e24 <_sbrk+0x64>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d102      	bne.n	8001de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <_sbrk+0x64>)
 8001dde:	4a12      	ldr	r2, [pc, #72]	; (8001e28 <_sbrk+0x68>)
 8001de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001de2:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <_sbrk+0x64>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d207      	bcs.n	8001e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001df0:	f006 f9e6 	bl	80081c0 <__errno>
 8001df4:	4603      	mov	r3, r0
 8001df6:	220c      	movs	r2, #12
 8001df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfe:	e009      	b.n	8001e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e00:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <_sbrk+0x64>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e06:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <_sbrk+0x64>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	4a05      	ldr	r2, [pc, #20]	; (8001e24 <_sbrk+0x64>)
 8001e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e12:	68fb      	ldr	r3, [r7, #12]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20010000 	.word	0x20010000
 8001e20:	00000400 	.word	0x00000400
 8001e24:	20000690 	.word	0x20000690
 8001e28:	20000810 	.word	0x20000810

08001e2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e30:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <SystemInit+0x20>)
 8001e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e36:	4a05      	ldr	r2, [pc, #20]	; (8001e4c <SystemInit+0x20>)
 8001e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b09a      	sub	sp, #104	; 0x68
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e56:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
 8001e60:	609a      	str	r2, [r3, #8]
 8001e62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e64:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
 8001e80:	615a      	str	r2, [r3, #20]
 8001e82:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	222c      	movs	r2, #44	; 0x2c
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f006 f9ca 	bl	8008224 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e90:	4b43      	ldr	r3, [pc, #268]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001e92:	4a44      	ldr	r2, [pc, #272]	; (8001fa4 <MX_TIM1_Init+0x154>)
 8001e94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001e96:	4b42      	ldr	r3, [pc, #264]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001e98:	224f      	movs	r2, #79	; 0x4f
 8001e9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9c:	4b40      	ldr	r3, [pc, #256]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2500-1;
 8001ea2:	4b3f      	ldr	r3, [pc, #252]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001ea4:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001ea8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eaa:	4b3d      	ldr	r3, [pc, #244]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eb0:	4b3b      	ldr	r3, [pc, #236]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb6:	4b3a      	ldr	r3, [pc, #232]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ebc:	4838      	ldr	r0, [pc, #224]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001ebe:	f003 fbf7 	bl	80056b0 <HAL_TIM_Base_Init>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001ec8:	f7ff fcdc 	bl	8001884 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ecc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ed0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ed2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4831      	ldr	r0, [pc, #196]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001eda:	f003 fee1 	bl	8005ca0 <HAL_TIM_ConfigClockSource>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001ee4:	f7ff fcce 	bl	8001884 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ee8:	482d      	ldr	r0, [pc, #180]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001eea:	f003 fc85 	bl	80057f8 <HAL_TIM_PWM_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001ef4:	f7ff fcc6 	bl	8001884 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001efc:	2300      	movs	r3, #0
 8001efe:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f04:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4825      	ldr	r0, [pc, #148]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001f0c:	f004 fb34 	bl	8006578 <HAL_TIMEx_MasterConfigSynchronization>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001f16:	f7ff fcb5 	bl	8001884 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f1a:	2360      	movs	r3, #96	; 0x60
 8001f1c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f22:	2300      	movs	r3, #0
 8001f24:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f26:	2300      	movs	r3, #0
 8001f28:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f32:	2300      	movs	r3, #0
 8001f34:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f3a:	2204      	movs	r2, #4
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4818      	ldr	r0, [pc, #96]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001f40:	f003 fd9a 	bl	8005a78 <HAL_TIM_PWM_ConfigChannel>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001f4a:	f7ff fc9b 	bl	8001884 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f66:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f7e:	1d3b      	adds	r3, r7, #4
 8001f80:	4619      	mov	r1, r3
 8001f82:	4807      	ldr	r0, [pc, #28]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001f84:	f004 fb5e 	bl	8006644 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001f8e:	f7ff fc79 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f92:	4803      	ldr	r0, [pc, #12]	; (8001fa0 <MX_TIM1_Init+0x150>)
 8001f94:	f000 f8d4 	bl	8002140 <HAL_TIM_MspPostInit>

}
 8001f98:	bf00      	nop
 8001f9a:	3768      	adds	r7, #104	; 0x68
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000694 	.word	0x20000694
 8001fa4:	40012c00 	.word	0x40012c00

08001fa8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08e      	sub	sp, #56	; 0x38
 8001fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]
 8001fb8:	609a      	str	r2, [r3, #8]
 8001fba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fbc:	f107 031c 	add.w	r3, r7, #28
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fc8:	463b      	mov	r3, r7
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
 8001fd4:	611a      	str	r2, [r3, #16]
 8001fd6:	615a      	str	r2, [r3, #20]
 8001fd8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fda:	4b2d      	ldr	r3, [pc, #180]	; (8002090 <MX_TIM2_Init+0xe8>)
 8001fdc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fe0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001fe2:	4b2b      	ldr	r3, [pc, #172]	; (8002090 <MX_TIM2_Init+0xe8>)
 8001fe4:	224f      	movs	r2, #79	; 0x4f
 8001fe6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe8:	4b29      	ldr	r3, [pc, #164]	; (8002090 <MX_TIM2_Init+0xe8>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001fee:	4b28      	ldr	r3, [pc, #160]	; (8002090 <MX_TIM2_Init+0xe8>)
 8001ff0:	2263      	movs	r2, #99	; 0x63
 8001ff2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff4:	4b26      	ldr	r3, [pc, #152]	; (8002090 <MX_TIM2_Init+0xe8>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ffa:	4b25      	ldr	r3, [pc, #148]	; (8002090 <MX_TIM2_Init+0xe8>)
 8001ffc:	2280      	movs	r2, #128	; 0x80
 8001ffe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002000:	4823      	ldr	r0, [pc, #140]	; (8002090 <MX_TIM2_Init+0xe8>)
 8002002:	f003 fb55 	bl	80056b0 <HAL_TIM_Base_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800200c:	f7ff fc3a 	bl	8001884 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002010:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002014:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002016:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800201a:	4619      	mov	r1, r3
 800201c:	481c      	ldr	r0, [pc, #112]	; (8002090 <MX_TIM2_Init+0xe8>)
 800201e:	f003 fe3f 	bl	8005ca0 <HAL_TIM_ConfigClockSource>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002028:	f7ff fc2c 	bl	8001884 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800202c:	4818      	ldr	r0, [pc, #96]	; (8002090 <MX_TIM2_Init+0xe8>)
 800202e:	f003 fbe3 	bl	80057f8 <HAL_TIM_PWM_Init>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002038:	f7ff fc24 	bl	8001884 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800203c:	2300      	movs	r3, #0
 800203e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002040:	2300      	movs	r3, #0
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002044:	f107 031c 	add.w	r3, r7, #28
 8002048:	4619      	mov	r1, r3
 800204a:	4811      	ldr	r0, [pc, #68]	; (8002090 <MX_TIM2_Init+0xe8>)
 800204c:	f004 fa94 	bl	8006578 <HAL_TIMEx_MasterConfigSynchronization>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002056:	f7ff fc15 	bl	8001884 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800205a:	2360      	movs	r3, #96	; 0x60
 800205c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800205e:	2300      	movs	r3, #0
 8002060:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002062:	2300      	movs	r3, #0
 8002064:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800206a:	463b      	mov	r3, r7
 800206c:	2204      	movs	r2, #4
 800206e:	4619      	mov	r1, r3
 8002070:	4807      	ldr	r0, [pc, #28]	; (8002090 <MX_TIM2_Init+0xe8>)
 8002072:	f003 fd01 	bl	8005a78 <HAL_TIM_PWM_ConfigChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800207c:	f7ff fc02 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002080:	4803      	ldr	r0, [pc, #12]	; (8002090 <MX_TIM2_Init+0xe8>)
 8002082:	f000 f85d 	bl	8002140 <HAL_TIM_MspPostInit>

}
 8002086:	bf00      	nop
 8002088:	3738      	adds	r7, #56	; 0x38
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	200006e0 	.word	0x200006e0

08002094 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	; 0x28
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a20      	ldr	r2, [pc, #128]	; (8002134 <HAL_TIM_Base_MspInit+0xa0>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d10c      	bne.n	80020d0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020b6:	4b20      	ldr	r3, [pc, #128]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ba:	4a1f      	ldr	r2, [pc, #124]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020c0:	6613      	str	r3, [r2, #96]	; 0x60
 80020c2:	4b1d      	ldr	r3, [pc, #116]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020ca:	613b      	str	r3, [r7, #16]
 80020cc:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80020ce:	e02d      	b.n	800212c <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM2)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020d8:	d128      	bne.n	800212c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020da:	4b17      	ldr	r3, [pc, #92]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020de:	4a16      	ldr	r2, [pc, #88]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6593      	str	r3, [r2, #88]	; 0x58
 80020e6:	4b14      	ldr	r3, [pc, #80]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f6:	4a10      	ldr	r2, [pc, #64]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 80020f8:	f043 0302 	orr.w	r3, r3, #2
 80020fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <HAL_TIM_Base_MspInit+0xa4>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800210a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800210e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002118:	2300      	movs	r3, #0
 800211a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800211c:	2301      	movs	r3, #1
 800211e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	4619      	mov	r1, r3
 8002126:	4805      	ldr	r0, [pc, #20]	; (800213c <HAL_TIM_Base_MspInit+0xa8>)
 8002128:	f001 fb26 	bl	8003778 <HAL_GPIO_Init>
}
 800212c:	bf00      	nop
 800212e:	3728      	adds	r7, #40	; 0x28
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40012c00 	.word	0x40012c00
 8002138:	40021000 	.word	0x40021000
 800213c:	48000400 	.word	0x48000400

08002140 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	; 0x28
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a23      	ldr	r2, [pc, #140]	; (80021ec <HAL_TIM_MspPostInit+0xac>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d11e      	bne.n	80021a0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	4b23      	ldr	r3, [pc, #140]	; (80021f0 <HAL_TIM_MspPostInit+0xb0>)
 8002164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002166:	4a22      	ldr	r2, [pc, #136]	; (80021f0 <HAL_TIM_MspPostInit+0xb0>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800216e:	4b20      	ldr	r3, [pc, #128]	; (80021f0 <HAL_TIM_MspPostInit+0xb0>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	613b      	str	r3, [r7, #16]
 8002178:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SERVO_PWM_1_Pin;
 800217a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800217e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002180:	2302      	movs	r3, #2
 8002182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800218c:	2301      	movs	r3, #1
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	4619      	mov	r1, r3
 8002196:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800219a:	f001 faed 	bl	8003778 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800219e:	e020      	b.n	80021e2 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM2)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021a8:	d11b      	bne.n	80021e2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021aa:	4b11      	ldr	r3, [pc, #68]	; (80021f0 <HAL_TIM_MspPostInit+0xb0>)
 80021ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ae:	4a10      	ldr	r2, [pc, #64]	; (80021f0 <HAL_TIM_MspPostInit+0xb0>)
 80021b0:	f043 0302 	orr.w	r3, r3, #2
 80021b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021b6:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <HAL_TIM_MspPostInit+0xb0>)
 80021b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 80021c2:	2308      	movs	r3, #8
 80021c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c6:	2302      	movs	r3, #2
 80021c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ce:	2300      	movs	r3, #0
 80021d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021d2:	2301      	movs	r3, #1
 80021d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 80021d6:	f107 0314 	add.w	r3, r7, #20
 80021da:	4619      	mov	r1, r3
 80021dc:	4805      	ldr	r0, [pc, #20]	; (80021f4 <HAL_TIM_MspPostInit+0xb4>)
 80021de:	f001 facb 	bl	8003778 <HAL_GPIO_Init>
}
 80021e2:	bf00      	nop
 80021e4:	3728      	adds	r7, #40	; 0x28
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40012c00 	.word	0x40012c00
 80021f0:	40021000 	.word	0x40021000
 80021f4:	48000400 	.word	0x48000400

080021f8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021fc:	4b14      	ldr	r3, [pc, #80]	; (8002250 <MX_USART2_UART_Init+0x58>)
 80021fe:	4a15      	ldr	r2, [pc, #84]	; (8002254 <MX_USART2_UART_Init+0x5c>)
 8002200:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002202:	4b13      	ldr	r3, [pc, #76]	; (8002250 <MX_USART2_UART_Init+0x58>)
 8002204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002208:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800220a:	4b11      	ldr	r3, [pc, #68]	; (8002250 <MX_USART2_UART_Init+0x58>)
 800220c:	2200      	movs	r2, #0
 800220e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <MX_USART2_UART_Init+0x58>)
 8002212:	2200      	movs	r2, #0
 8002214:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002216:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <MX_USART2_UART_Init+0x58>)
 8002218:	2200      	movs	r2, #0
 800221a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <MX_USART2_UART_Init+0x58>)
 800221e:	220c      	movs	r2, #12
 8002220:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002222:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <MX_USART2_UART_Init+0x58>)
 8002224:	2200      	movs	r2, #0
 8002226:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002228:	4b09      	ldr	r3, [pc, #36]	; (8002250 <MX_USART2_UART_Init+0x58>)
 800222a:	2200      	movs	r2, #0
 800222c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800222e:	4b08      	ldr	r3, [pc, #32]	; (8002250 <MX_USART2_UART_Init+0x58>)
 8002230:	2200      	movs	r2, #0
 8002232:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <MX_USART2_UART_Init+0x58>)
 8002236:	2200      	movs	r2, #0
 8002238:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800223a:	4805      	ldr	r0, [pc, #20]	; (8002250 <MX_USART2_UART_Init+0x58>)
 800223c:	f004 fa7a 	bl	8006734 <HAL_UART_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002246:	f7ff fb1d 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	2000072c 	.word	0x2000072c
 8002254:	40004400 	.word	0x40004400

08002258 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b0a2      	sub	sp, #136	; 0x88
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	2260      	movs	r2, #96	; 0x60
 8002276:	2100      	movs	r1, #0
 8002278:	4618      	mov	r0, r3
 800227a:	f005 ffd3 	bl	8008224 <memset>
  if(uartHandle->Instance==USART2)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a38      	ldr	r2, [pc, #224]	; (8002364 <HAL_UART_MspInit+0x10c>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d169      	bne.n	800235c <HAL_UART_MspInit+0x104>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002288:	2302      	movs	r3, #2
 800228a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800228c:	2300      	movs	r3, #0
 800228e:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4618      	mov	r0, r3
 8002296:	f002 fab5 	bl	8004804 <HAL_RCCEx_PeriphCLKConfig>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022a0:	f7ff faf0 	bl	8001884 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022a4:	4b30      	ldr	r3, [pc, #192]	; (8002368 <HAL_UART_MspInit+0x110>)
 80022a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a8:	4a2f      	ldr	r2, [pc, #188]	; (8002368 <HAL_UART_MspInit+0x110>)
 80022aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ae:	6593      	str	r3, [r2, #88]	; 0x58
 80022b0:	4b2d      	ldr	r3, [pc, #180]	; (8002368 <HAL_UART_MspInit+0x110>)
 80022b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022bc:	4b2a      	ldr	r3, [pc, #168]	; (8002368 <HAL_UART_MspInit+0x110>)
 80022be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c0:	4a29      	ldr	r2, [pc, #164]	; (8002368 <HAL_UART_MspInit+0x110>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022c8:	4b27      	ldr	r3, [pc, #156]	; (8002368 <HAL_UART_MspInit+0x110>)
 80022ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022d4:	230c      	movs	r3, #12
 80022d6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d8:	2302      	movs	r3, #2
 80022da:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022dc:	2300      	movs	r3, #0
 80022de:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e0:	2303      	movs	r3, #3
 80022e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022e6:	2307      	movs	r3, #7
 80022e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80022f0:	4619      	mov	r1, r3
 80022f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022f6:	f001 fa3f 	bl	8003778 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80022fa:	4b1c      	ldr	r3, [pc, #112]	; (800236c <HAL_UART_MspInit+0x114>)
 80022fc:	4a1c      	ldr	r2, [pc, #112]	; (8002370 <HAL_UART_MspInit+0x118>)
 80022fe:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8002300:	4b1a      	ldr	r3, [pc, #104]	; (800236c <HAL_UART_MspInit+0x114>)
 8002302:	2202      	movs	r2, #2
 8002304:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002306:	4b19      	ldr	r3, [pc, #100]	; (800236c <HAL_UART_MspInit+0x114>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800230c:	4b17      	ldr	r3, [pc, #92]	; (800236c <HAL_UART_MspInit+0x114>)
 800230e:	2200      	movs	r2, #0
 8002310:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002312:	4b16      	ldr	r3, [pc, #88]	; (800236c <HAL_UART_MspInit+0x114>)
 8002314:	2280      	movs	r2, #128	; 0x80
 8002316:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002318:	4b14      	ldr	r3, [pc, #80]	; (800236c <HAL_UART_MspInit+0x114>)
 800231a:	2200      	movs	r2, #0
 800231c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800231e:	4b13      	ldr	r3, [pc, #76]	; (800236c <HAL_UART_MspInit+0x114>)
 8002320:	2200      	movs	r2, #0
 8002322:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <HAL_UART_MspInit+0x114>)
 8002326:	2200      	movs	r2, #0
 8002328:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <HAL_UART_MspInit+0x114>)
 800232c:	2200      	movs	r2, #0
 800232e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002330:	480e      	ldr	r0, [pc, #56]	; (800236c <HAL_UART_MspInit+0x114>)
 8002332:	f001 f83b 	bl	80033ac <HAL_DMA_Init>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 800233c:	f7ff faa2 	bl	8001884 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a0a      	ldr	r2, [pc, #40]	; (800236c <HAL_UART_MspInit+0x114>)
 8002344:	671a      	str	r2, [r3, #112]	; 0x70
 8002346:	4a09      	ldr	r2, [pc, #36]	; (800236c <HAL_UART_MspInit+0x114>)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800234c:	2200      	movs	r2, #0
 800234e:	2100      	movs	r1, #0
 8002350:	2026      	movs	r0, #38	; 0x26
 8002352:	f000 fff4 	bl	800333e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002356:	2026      	movs	r0, #38	; 0x26
 8002358:	f001 f80d 	bl	8003376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800235c:	bf00      	nop
 800235e:	3788      	adds	r7, #136	; 0x88
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40004400 	.word	0x40004400
 8002368:	40021000 	.word	0x40021000
 800236c:	200007b0 	.word	0x200007b0
 8002370:	4002006c 	.word	0x4002006c

08002374 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002374:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002378:	f7ff fd58 	bl	8001e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800237c:	480c      	ldr	r0, [pc, #48]	; (80023b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800237e:	490d      	ldr	r1, [pc, #52]	; (80023b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002380:	4a0d      	ldr	r2, [pc, #52]	; (80023b8 <LoopForever+0xe>)
  movs r3, #0
 8002382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002384:	e002      	b.n	800238c <LoopCopyDataInit>

08002386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800238a:	3304      	adds	r3, #4

0800238c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800238c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800238e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002390:	d3f9      	bcc.n	8002386 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002392:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002394:	4c0a      	ldr	r4, [pc, #40]	; (80023c0 <LoopForever+0x16>)
  movs r3, #0
 8002396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002398:	e001      	b.n	800239e <LoopFillZerobss>

0800239a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800239a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800239c:	3204      	adds	r2, #4

0800239e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800239e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023a0:	d3fb      	bcc.n	800239a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023a2:	f005 ff13 	bl	80081cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023a6:	f7ff f817 	bl	80013d8 <main>

080023aa <LoopForever>:

LoopForever:
    b LoopForever
 80023aa:	e7fe      	b.n	80023aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023ac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80023b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b4:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80023b8:	0800e608 	.word	0x0800e608
  ldr r2, =_sbss
 80023bc:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80023c0:	20000810 	.word	0x20000810

080023c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023c4:	e7fe      	b.n	80023c4 <ADC1_IRQHandler>

080023c6 <_ZN9movingAvgC1Ei>:
#define MOVINGAVG_H_INCLUDED

class movingAvg
{
    public:
        movingAvg(int interval)
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
 80023ce:	6039      	str	r1, [r7, #0]
            : m_interval{interval}, m_nbrReadings{0}, m_sum{0}, m_next{0} {}
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	605a      	str	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	60da      	str	r2, [r3, #12]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>:
 * @param  minimum_angle: minimum angle of the motor
 * @param  maximum_angle: maximum angle of the motor
 * @param  brake_pin: pin for the brake or limit switch
 * @retval None
 */
RoverArmMotor::RoverArmMotor(SPI_HandleTypeDef* spi_handle, Pin pwm_pin, Pin dir_pin, Pin encoder_pin, int esc_type, double minimum_angle, double maximum_angle, Pin brake_pin)
 80023f6:	b082      	sub	sp, #8
 80023f8:	b590      	push	{r4, r7, lr}
 80023fa:	b089      	sub	sp, #36	; 0x24
 80023fc:	af02      	add	r7, sp, #8
 80023fe:	6178      	str	r0, [r7, #20]
 8002400:	6139      	str	r1, [r7, #16]
 8002402:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002406:	e881 000c 	stmia.w	r1, {r2, r3}
 800240a:	ed87 0b02 	vstr	d0, [r7, #8]
 800240e:	ed87 1b00 	vstr	d1, [r7]
                :internalPIDInstance(&input, &output, &setpoint, regularKp, regularKi, regularKd, _PID_CD_DIRECT)
                ,internalAveragerInstance(15){
 8002412:	6978      	ldr	r0, [r7, #20]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	f503 7198 	add.w	r1, r3, #304	; 0x130
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f503 729c 	add.w	r2, r3, #312	; 0x138
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	f503 74a0 	add.w	r4, r3, #320	; 0x140
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002438:	2300      	movs	r3, #0
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	eeb0 2a45 	vmov.f32	s4, s10
 8002440:	eef0 2a65 	vmov.f32	s5, s11
 8002444:	eeb0 1a46 	vmov.f32	s2, s12
 8002448:	eef0 1a66 	vmov.f32	s3, s13
 800244c:	eeb0 0a47 	vmov.f32	s0, s14
 8002450:	eef0 0a67 	vmov.f32	s1, s15
 8002454:	4623      	mov	r3, r4
 8002456:	f000 fc0b 	bl	8002c70 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	3370      	adds	r3, #112	; 0x70
 800245e:	210f      	movs	r1, #15
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ffb0 	bl	80023c6 <_ZN9movingAvgC1Ei>
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	33b8      	adds	r3, #184	; 0xb8
 800246a:	4618      	mov	r0, r3
 800246c:	f7fe febc 	bl	80011e8 <_ZN3PinC1Ev>
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	33c8      	adds	r3, #200	; 0xc8
 8002474:	4618      	mov	r0, r3
 8002476:	f7fe feb7 	bl	80011e8 <_ZN3PinC1Ev>
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	33d8      	adds	r3, #216	; 0xd8
 800247e:	4618      	mov	r0, r3
 8002480:	f7fe feb2 	bl	80011e8 <_ZN3PinC1Ev>
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	33e8      	adds	r3, #232	; 0xe8
 8002488:	4618      	mov	r0, r3
 800248a:	f7fe fead 	bl	80011e8 <_ZN3PinC1Ev>

    //constructor
    spi = spi_handle;
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    pwm = pwm_pin;
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	f103 04b8 	add.w	r4, r3, #184	; 0xb8
 800249c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    dir = dir_pin;
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 80024ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80024b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    encoder = encoder_pin;
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 80024bc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80024c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    brake = brake_pin;
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	f103 04e8 	add.w	r4, r3, #232	; 0xe8
 80024cc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80024d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    escType = esc_type;
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024da:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    lowestAngle = minimum_angle;
 80024de:	6979      	ldr	r1, [r7, #20]
 80024e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024e4:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = maximum_angle;
 80024e8:	6979      	ldr	r1, [r7, #20]
 80024ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024ee:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108

    //clean up variables
    input = 0;
 80024f2:	6979      	ldr	r1, [r7, #20]
 80024f4:	f04f 0200 	mov.w	r2, #0
 80024f8:	f04f 0300 	mov.w	r3, #0
 80024fc:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
    output = 0;
 8002500:	6979      	ldr	r1, [r7, #20]
 8002502:	f04f 0200 	mov.w	r2, #0
 8002506:	f04f 0300 	mov.w	r3, #0
 800250a:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
    lastAngle = 0;
 800250e:	6979      	ldr	r1, [r7, #20]
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
    useSwAngle = 1;  //default use software angle
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	2201      	movs	r2, #1
 8002520:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    zero_angle_sw = 0;  // default no offset
 8002524:	6979      	ldr	r1, [r7, #20]
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	f04f 0300 	mov.w	r3, #0
 800252e:	e9c1 2358 	strd	r2, r3, [r1, #352]	; 0x160
    
}
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	4618      	mov	r0, r3
 8002536:	371c      	adds	r7, #28
 8002538:	46bd      	mov	sp, r7
 800253a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800253e:	b002      	add	sp, #8
 8002540:	4770      	bx	lr
 8002542:	0000      	movs	r0, r0
 8002544:	0000      	movs	r0, r0
	...

08002548 <_ZN13RoverArmMotor5beginEdddddd>:

void RoverArmMotor::begin(double aggP, double aggI, double aggD, double regP, double regI, double regD){
 8002548:	b580      	push	{r7, lr}
 800254a:	b08e      	sub	sp, #56	; 0x38
 800254c:	af00      	add	r7, sp, #0
 800254e:	6378      	str	r0, [r7, #52]	; 0x34
 8002550:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8002554:	ed87 1b08 	vstr	d1, [r7, #32]
 8002558:	ed87 2b06 	vstr	d2, [r7, #24]
 800255c:	ed87 3b04 	vstr	d3, [r7, #16]
 8002560:	ed87 4b02 	vstr	d4, [r7, #8]
 8002564:	ed87 5b00 	vstr	d5, [r7]


    /*------------------Initialize timers------------------*/ 
    HAL_TIM_PWM_Start(pwm.p_tim, pwm.tim_channel);
 8002568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800256a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800256e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002570:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002574:	4619      	mov	r1, r3
 8002576:	4610      	mov	r0, r2
 8002578:	f003 f9a0 	bl	80058bc <HAL_TIM_PWM_Start>
    HAL_Delay(500); // wait for the motor to start up
 800257c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002580:	f000 fdde 	bl	8003140 <HAL_Delay>
    if(escType == CYTRON){
 8002584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002586:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800258a:	2b00      	cmp	r3, #0
 800258c:	d142      	bne.n	8002614 <_ZN13RoverArmMotor5beginEdddddd+0xcc>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 0); // stop motor
 800258e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002590:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002594:	2b00      	cmp	r3, #0
 8002596:	d106      	bne.n	80025a6 <_ZN13RoverArmMotor5beginEdddddd+0x5e>
 8002598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800259a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2200      	movs	r2, #0
 80025a2:	635a      	str	r2, [r3, #52]	; 0x34
 80025a4:	e083      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80025a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80025ac:	2b04      	cmp	r3, #4
 80025ae:	d106      	bne.n	80025be <_ZN13RoverArmMotor5beginEdddddd+0x76>
 80025b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2200      	movs	r2, #0
 80025ba:	639a      	str	r2, [r3, #56]	; 0x38
 80025bc:	e077      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80025be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d106      	bne.n	80025d6 <_ZN13RoverArmMotor5beginEdddddd+0x8e>
 80025c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2200      	movs	r2, #0
 80025d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80025d4:	e06b      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80025d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80025dc:	2b0c      	cmp	r3, #12
 80025de:	d106      	bne.n	80025ee <_ZN13RoverArmMotor5beginEdddddd+0xa6>
 80025e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025e2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2200      	movs	r2, #0
 80025ea:	641a      	str	r2, [r3, #64]	; 0x40
 80025ec:	e05f      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80025ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80025f4:	2b10      	cmp	r3, #16
 80025f6:	d106      	bne.n	8002606 <_ZN13RoverArmMotor5beginEdddddd+0xbe>
 80025f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025fa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2200      	movs	r2, #0
 8002602:	659a      	str	r2, [r3, #88]	; 0x58
 8002604:	e053      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 8002606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002608:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2200      	movs	r2, #0
 8002610:	65da      	str	r2, [r3, #92]	; 0x5c
 8002612:	e04c      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
    }
    else if(escType == BLUE_ROBOTICS){
 8002614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002616:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800261a:	2b01      	cmp	r3, #1
 800261c:	d147      	bne.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
        __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 1500-1); // astop motor
 800261e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002620:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002624:	2b00      	cmp	r3, #0
 8002626:	d107      	bne.n	8002638 <_ZN13RoverArmMotor5beginEdddddd+0xf0>
 8002628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800262a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f240 52db 	movw	r2, #1499	; 0x5db
 8002634:	635a      	str	r2, [r3, #52]	; 0x34
 8002636:	e03a      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 8002638:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800263a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800263e:	2b04      	cmp	r3, #4
 8002640:	d107      	bne.n	8002652 <_ZN13RoverArmMotor5beginEdddddd+0x10a>
 8002642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002644:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f240 52db 	movw	r2, #1499	; 0x5db
 800264e:	639a      	str	r2, [r3, #56]	; 0x38
 8002650:	e02d      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 8002652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002654:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002658:	2b08      	cmp	r3, #8
 800265a:	d107      	bne.n	800266c <_ZN13RoverArmMotor5beginEdddddd+0x124>
 800265c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800265e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f240 52db 	movw	r2, #1499	; 0x5db
 8002668:	63da      	str	r2, [r3, #60]	; 0x3c
 800266a:	e020      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 800266c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800266e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002672:	2b0c      	cmp	r3, #12
 8002674:	d107      	bne.n	8002686 <_ZN13RoverArmMotor5beginEdddddd+0x13e>
 8002676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002678:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f240 52db 	movw	r2, #1499	; 0x5db
 8002682:	641a      	str	r2, [r3, #64]	; 0x40
 8002684:	e013      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 8002686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002688:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800268c:	2b10      	cmp	r3, #16
 800268e:	d107      	bne.n	80026a0 <_ZN13RoverArmMotor5beginEdddddd+0x158>
 8002690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002692:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f240 52db 	movw	r2, #1499	; 0x5db
 800269c:	659a      	str	r2, [r3, #88]	; 0x58
 800269e:	e006      	b.n	80026ae <_ZN13RoverArmMotor5beginEdddddd+0x166>
 80026a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f240 52db 	movw	r2, #1499	; 0x5db
 80026ac:	65da      	str	r2, [r3, #92]	; 0x5c
    }


    /*------------------set PID parameters------------------*/
    if(escType == CYTRON){
 80026ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026b0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d108      	bne.n	80026ca <_ZN13RoverArmMotor5beginEdddddd+0x182>
        internalPIDInstance.SetOutputLimits(-99, 99); // PWM duty cycle mn297 TOOD: check this
 80026b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ba:	ed9f 1b41 	vldr	d1, [pc, #260]	; 80027c0 <_ZN13RoverArmMotor5beginEdddddd+0x278>
 80026be:	ed9f 0b42 	vldr	d0, [pc, #264]	; 80027c8 <_ZN13RoverArmMotor5beginEdddddd+0x280>
 80026c2:	4618      	mov	r0, r3
 80026c4:	f000 fb4f 	bl	8002d66 <_ZN3PID15SetOutputLimitsEdd>
 80026c8:	e00c      	b.n	80026e4 <_ZN13RoverArmMotor5beginEdddddd+0x19c>
    }
    else if(escType == BLUE_ROBOTICS){
 80026ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026cc:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d107      	bne.n	80026e4 <_ZN13RoverArmMotor5beginEdddddd+0x19c>
        internalPIDInstance.SetOutputLimits(-100, 100); // 1500 +- 400 for BlueRobotics ESC
 80026d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d6:	ed9f 1b3e 	vldr	d1, [pc, #248]	; 80027d0 <_ZN13RoverArmMotor5beginEdddddd+0x288>
 80026da:	ed9f 0b3f 	vldr	d0, [pc, #252]	; 80027d8 <_ZN13RoverArmMotor5beginEdddddd+0x290>
 80026de:	4618      	mov	r0, r3
 80026e0:	f000 fb41 	bl	8002d66 <_ZN3PID15SetOutputLimitsEdd>
    }
    
    /*------------------Initialize moving average------------------*/
    internalAveragerInstance.begin();
 80026e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e6:	3370      	adds	r3, #112	; 0x70
 80026e8:	4618      	mov	r0, r3
 80026ea:	f000 fa5a 	bl	8002ba2 <_ZN9movingAvg5beginEv>

    /*------------------Initialize PID------------------*/
    internalPIDInstance.Init();
 80026ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 fae0 	bl	8002cb6 <_ZN3PID4InitEv>
    internalPIDInstance.SetMode(_PID_MODE_AUTOMATIC);
 80026f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f8:	2101      	movs	r1, #1
 80026fa:	4618      	mov	r0, r3
 80026fc:	f000 fb15 	bl	8002d2a <_ZN3PID7SetModeE15PIDMode_TypeDef>
    /*------------------Get setpoint------------------*/
    // Get current location and set it as setpoint. Essential to prevent jerkiness
    // as the microcontroller initializes.
    // adcResult = internalAveragerInstance.reading(analogRead(encoder));
    //after setup, currentAngle is same as setpoint
    currentAngle = get_current_angle();    // fix setpoint not equal to current angle
 8002700:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002702:	f000 f937 	bl	8002974 <_ZN13RoverArmMotor17get_current_angleEv>
 8002706:	eeb0 7a40 	vmov.f32	s14, s0
 800270a:	eef0 7a60 	vmov.f32	s15, s1
 800270e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002710:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    setpoint = currentAngle;
 8002714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002716:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 800271a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800271c:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140



    /*------------------Set PID parameters------------------*/
    regularKp = regP;
 8002720:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002722:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002726:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 800272a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800272c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002730:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002734:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002736:	e9d7 2300 	ldrd	r2, r3, [r7]
 800273a:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 800273e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002740:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002744:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 8002748:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800274a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800274e:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002752:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002754:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002758:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98

    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 800275c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800275e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002760:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002766:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 800276a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800276c:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002770:	eeb0 2a45 	vmov.f32	s4, s10
 8002774:	eef0 2a65 	vmov.f32	s5, s11
 8002778:	eeb0 1a46 	vmov.f32	s2, s12
 800277c:	eef0 1a66 	vmov.f32	s3, s13
 8002780:	eeb0 0a47 	vmov.f32	s0, s14
 8002784:	eef0 0a67 	vmov.f32	s1, s15
 8002788:	4610      	mov	r0, r2
 800278a:	f000 fb5a 	bl	8002e42 <_ZN3PID10SetTuningsEddd>
    // if(brake)  engageBrake(); //use brake if there is one
    if (brake.valid != 0)  engageBrake(); //use brake if there is one
 800278e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002790:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 8002794:	2b00      	cmp	r3, #0
 8002796:	d002      	beq.n	800279e <_ZN13RoverArmMotor5beginEdddddd+0x256>
 8002798:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800279a:	f000 f8d4 	bl	8002946 <_ZN13RoverArmMotor11engageBrakeEv>

    //initialize the multiplier bool to false and the multiplier to 1. 
    wrist_waist = false; 
 800279e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    //multiplier = 1;
    gearRatio = 1;  //TODO check if this is correct
 80027a6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80027a8:	f04f 0200 	mov.w	r2, #0
 80027ac:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <_ZN13RoverArmMotor5beginEdddddd+0x298>)
 80027ae:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150

}
 80027b2:	bf00      	nop
 80027b4:	3738      	adds	r7, #56	; 0x38
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	f3af 8000 	nop.w
 80027c0:	00000000 	.word	0x00000000
 80027c4:	4058c000 	.word	0x4058c000
 80027c8:	00000000 	.word	0x00000000
 80027cc:	c058c000 	.word	0xc058c000
 80027d0:	00000000 	.word	0x00000000
 80027d4:	40590000 	.word	0x40590000
 80027d8:	00000000 	.word	0x00000000
 80027dc:	c0590000 	.word	0xc0590000
 80027e0:	3ff00000 	.word	0x3ff00000

080027e4 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>:
    
}
void RoverArmMotor::stop(){
    __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, (int) 0);
}
void RoverArmMotor::set_PID_params(double aggP, double aggI, double aggD, double regP, double regI, double regD) {
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08e      	sub	sp, #56	; 0x38
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6378      	str	r0, [r7, #52]	; 0x34
 80027ec:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 80027f0:	ed87 1b08 	vstr	d1, [r7, #32]
 80027f4:	ed87 2b06 	vstr	d2, [r7, #24]
 80027f8:	ed87 3b04 	vstr	d3, [r7, #16]
 80027fc:	ed87 4b02 	vstr	d4, [r7, #8]
 8002800:	ed87 5b00 	vstr	d5, [r7]
    regularKp = regP;
 8002804:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002806:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800280a:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 800280e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002810:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002814:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002818:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800281a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800281e:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 8002822:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002824:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002828:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 800282c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800282e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002832:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002836:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002838:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800283c:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 8002840:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002844:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800284a:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 800284e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002850:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002854:	eeb0 2a45 	vmov.f32	s4, s10
 8002858:	eef0 2a65 	vmov.f32	s5, s11
 800285c:	eeb0 1a46 	vmov.f32	s2, s12
 8002860:	eef0 1a66 	vmov.f32	s3, s13
 8002864:	eeb0 0a47 	vmov.f32	s0, s14
 8002868:	eef0 0a67 	vmov.f32	s1, s15
 800286c:	4610      	mov	r0, r2
 800286e:	f000 fae8 	bl	8002e42 <_ZN3PID10SetTuningsEddd>
}
 8002872:	bf00      	nop
 8002874:	3738      	adds	r7, #56	; 0x38
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <_ZN13RoverArmMotor11newSetpointEd>:
// For display purposes
double RoverArmMotor::getSetpoint(){
    return setpoint / gearRatio;
}

bool RoverArmMotor::newSetpoint(double angl){
 800287a:	b580      	push	{r7, lr}
 800287c:	b086      	sub	sp, #24
 800287e:	af00      	add	r7, sp, #0
 8002880:	60f8      	str	r0, [r7, #12]
 8002882:	ed87 0b00 	vstr	d0, [r7]
    double setpoint_test = angl * gearRatio;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800288c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002890:	f7fd fec2 	bl	8000618 <__aeabi_dmul>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	e9c7 2304 	strd	r2, r3, [r7, #16]
    if(setpoint_test >= lowestAngle && setpoint_test <= highestAngle){
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	e9d3 2340 	ldrd	r2, r3, [r3, #256]	; 0x100
 80028a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80028a6:	f7fe f93d 	bl	8000b24 <__aeabi_dcmpge>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d010      	beq.n	80028d2 <_ZN13RoverArmMotor11newSetpointEd+0x58>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 80028b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80028ba:	f7fe f929 	bl	8000b10 <__aeabi_dcmple>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d006      	beq.n	80028d2 <_ZN13RoverArmMotor11newSetpointEd+0x58>
        setpoint = setpoint_test;
 80028c4:	68f9      	ldr	r1, [r7, #12]
 80028c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80028ca:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140
        return true;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <_ZN13RoverArmMotor11newSetpointEd+0x5a>
    }else{
        return false;
 80028d2:	2300      	movs	r3, #0
    }
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <_ZN13RoverArmMotor12setGearRatioEd>:
int RoverArmMotor::getDirection(){
    // return (digitalRead(dir) == HIGH) ? FWD : REV;
    return (HAL_GPIO_ReadPin(dir.port, dir.pin) == GPIO_PIN_SET) ? FWD : REV; //mn297, TODO check if this is correct
}

void RoverArmMotor::setGearRatio(double ratio){
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	ed87 0b00 	vstr	d0, [r7]
    gearRatio = ratio;
 80028e8:	68f9      	ldr	r1, [r7, #12]
 80028ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028ee:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150
}
 80028f2:	bf00      	nop
 80028f4:	3714      	adds	r7, #20
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <_ZN13RoverArmMotor14setAngleLimitsEdd>:

void RoverArmMotor::setAngleLimits(double lowest, double highest){
 80028fe:	b580      	push	{r7, lr}
 8002900:	b086      	sub	sp, #24
 8002902:	af00      	add	r7, sp, #0
 8002904:	6178      	str	r0, [r7, #20]
 8002906:	ed87 0b02 	vstr	d0, [r7, #8]
 800290a:	ed87 1b00 	vstr	d1, [r7]
    lowestAngle = lowest * gearRatio;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 8002914:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002918:	f7fd fe7e 	bl	8000618 <__aeabi_dmul>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	6979      	ldr	r1, [r7, #20]
 8002922:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = highest * gearRatio;
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 800292c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002930:	f7fd fe72 	bl	8000618 <__aeabi_dmul>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	6979      	ldr	r1, [r7, #20]
 800293a:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108
}
 800293e:	bf00      	nop
 8002940:	3718      	adds	r7, #24
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <_ZN13RoverArmMotor11engageBrakeEv>:
    //   digitalWrite(brake, LOW);  
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_RESET); //mn297
    }
}

void RoverArmMotor::engageBrake(){
 8002946:	b580      	push	{r7, lr}
 8002948:	b082      	sub	sp, #8
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
    if(brake.valid != 0){
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 8002954:	2b00      	cmp	r3, #0
 8002956:	d009      	beq.n	800296c <_ZN13RoverArmMotor11engageBrakeEv+0x26>
    //    digitalWrite(brake, HIGH); 
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_SET); //mn297
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8002964:	2201      	movs	r2, #1
 8002966:	4619      	mov	r1, r3
 8002968:	f001 f880 	bl	8003a6c <HAL_GPIO_WritePin>
    }
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <_ZN13RoverArmMotor17get_current_angleEv>:
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
    adcResult = internalAveragerInstance.reading(encoderData);  // implicit cast to int
    currentAngle = mapFloat((float) adcResult, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); //mn297 potentiometer encoder
    return currentAngle / gearRatio;
}
double RoverArmMotor::get_current_angle(){    //mn297
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af02      	add	r7, sp, #8
 800297a:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
 800298e:	2300      	movs	r3, #0
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	230c      	movs	r3, #12
 8002994:	f005 fa27 	bl	8007de6 <getPositionSPI>
 8002998:	4603      	mov	r3, r0
 800299a:	81fb      	strh	r3, [r7, #14]
    currentAngle = mapFloat((float) encoderData, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); //mn297 potentiometer encoder
 800299c:	89fb      	ldrh	r3, [r7, #14]
 800299e:	ee07 3a90 	vmov	s15, r3
 80029a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029a6:	ed9f 2a10 	vldr	s4, [pc, #64]	; 80029e8 <_ZN13RoverArmMotor17get_current_angleEv+0x74>
 80029aa:	eddf 1a10 	vldr	s3, [pc, #64]	; 80029ec <_ZN13RoverArmMotor17get_current_angleEv+0x78>
 80029ae:	ed9f 1a10 	vldr	s2, [pc, #64]	; 80029f0 <_ZN13RoverArmMotor17get_current_angleEv+0x7c>
 80029b2:	eddf 0a0e 	vldr	s1, [pc, #56]	; 80029ec <_ZN13RoverArmMotor17get_current_angleEv+0x78>
 80029b6:	eeb0 0a67 	vmov.f32	s0, s15
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f89b 	bl	8002af6 <_ZN13RoverArmMotor8mapFloatEfffff>
 80029c0:	eeb0 7a40 	vmov.f32	s14, s0
 80029c4:	eef0 7a60 	vmov.f32	s15, s1
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    return currentAngle;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 80029d4:	ec43 2b17 	vmov	d7, r2, r3
}
 80029d8:	eeb0 0a47 	vmov.f32	s0, s14
 80029dc:	eef0 0a67 	vmov.f32	s1, s15
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	43b3feb8 	.word	0x43b3feb8
 80029ec:	00000000 	.word	0x00000000
 80029f0:	457ff000 	.word	0x457ff000

080029f4 <_ZN13RoverArmMotor23get_current_angle_multiEv>:

double RoverArmMotor::get_current_angle_multi(){    //mn297
 80029f4:	b590      	push	{r4, r7, lr}
 80029f6:	b089      	sub	sp, #36	; 0x24
 80029f8:	af02      	add	r7, sp, #8
 80029fa:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    int16_t result_arr[2];
    getTurnCounterSPI(result_arr, spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002a0e:	f107 0008 	add.w	r0, r7, #8
 8002a12:	2400      	movs	r4, #0
 8002a14:	9401      	str	r4, [sp, #4]
 8002a16:	240c      	movs	r4, #12
 8002a18:	9400      	str	r4, [sp, #0]
 8002a1a:	f005 fa74 	bl	8007f06 <getTurnCounterSPI>
    double angle_raw = mapFloat((float) result_arr[0], MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.99f); //mn297 potentiometer encoder
 8002a1e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002a22:	ee07 3a90 	vmov	s15, r3
 8002a26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a2a:	ed9f 2a20 	vldr	s4, [pc, #128]	; 8002aac <_ZN13RoverArmMotor23get_current_angle_multiEv+0xb8>
 8002a2e:	eddf 1a20 	vldr	s3, [pc, #128]	; 8002ab0 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xbc>
 8002a32:	ed9f 1a20 	vldr	s2, [pc, #128]	; 8002ab4 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xc0>
 8002a36:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8002ab0 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xbc>
 8002a3a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f859 	bl	8002af6 <_ZN13RoverArmMotor8mapFloatEfffff>
 8002a44:	ed87 0b04 	vstr	d0, [r7, #16]
    int turns = result_arr[1];
 8002a48:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a4c:	60fb      	str	r3, [r7, #12]
    if (turns > 0) {
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	dd0e      	ble.n	8002a72 <_ZN13RoverArmMotor23get_current_angle_multiEv+0x7e>
        return angle_raw + 360 * turns;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002a5a:	fb02 f303 	mul.w	r3, r2, r3
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fd fd70 	bl	8000544 <__aeabi_i2d>
 8002a64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a68:	f7fd fc20 	bl	80002ac <__adddf3>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	e013      	b.n	8002a9a <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa6>
    } else if (turns < 0) {
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	da0e      	bge.n	8002a96 <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa2>
        return angle_raw + 360 * turns;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002a7e:	fb02 f303 	mul.w	r3, r2, r3
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fd fd5e 	bl	8000544 <__aeabi_i2d>
 8002a88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a8c:	f7fd fc0e 	bl	80002ac <__adddf3>
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	e001      	b.n	8002a9a <_ZN13RoverArmMotor23get_current_angle_multiEv+0xa6>
    } else {
        return angle_raw;
 8002a96:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    }
}
 8002a9a:	ec43 2b17 	vmov	d7, r2, r3
 8002a9e:	eeb0 0a47 	vmov.f32	s0, s14
 8002aa2:	eef0 0a67 	vmov.f32	s1, s15
 8002aa6:	371c      	adds	r7, #28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd90      	pop	{r4, r7, pc}
 8002aac:	43b3feb8 	.word	0x43b3feb8
 8002ab0:	00000000 	.word	0x00000000
 8002ab4:	457ff000 	.word	0x457ff000

08002ab8 <_ZN13RoverArmMotor20get_current_angle_swEv>:

double RoverArmMotor::get_current_angle_sw(){    //TODO mn297
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
    double angle_raw = get_current_angle_multi();
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f7ff ff97 	bl	80029f4 <_ZN13RoverArmMotor23get_current_angle_multiEv>
 8002ac6:	ed87 0b04 	vstr	d0, [r7, #16]
    double diff = angle_raw - zero_angle_sw;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	e9d3 2358 	ldrd	r2, r3, [r3, #352]	; 0x160
 8002ad0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ad4:	f7fd fbe8 	bl	80002a8 <__aeabi_dsub>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return diff;
 8002ae0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ae4:	ec43 2b17 	vmov	d7, r2, r3
}
 8002ae8:	eeb0 0a47 	vmov.f32	s0, s14
 8002aec:	eef0 0a67 	vmov.f32	s1, s15
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <_ZN13RoverArmMotor8mapFloatEfffff>:
}
double RoverArmMotor::getCurrentOutput(){
    return output;
}

double RoverArmMotor::mapFloat(float x, float in_min, float in_max, float out_min, float out_max){
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b088      	sub	sp, #32
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6178      	str	r0, [r7, #20]
 8002afe:	ed87 0a04 	vstr	s0, [r7, #16]
 8002b02:	edc7 0a03 	vstr	s1, [r7, #12]
 8002b06:	ed87 1a02 	vstr	s2, [r7, #8]
 8002b0a:	edc7 1a01 	vstr	s3, [r7, #4]
 8002b0e:	ed87 2a00 	vstr	s4, [r7]
    double result = ((x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8002b12:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b16:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b1e:	edd7 6a00 	vldr	s13, [r7]
 8002b22:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b26:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b2a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002b2e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b32:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b3e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b46:	ee17 0a90 	vmov	r0, s15
 8002b4a:	f7fd fd0d 	bl	8000568 <__aeabi_f2d>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return result; 
 8002b56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b5a:	ec43 2b17 	vmov	d7, r2, r3
    }
 8002b5e:	eeb0 0a47 	vmov.f32	s0, s14
 8002b62:	eef0 0a67 	vmov.f32	s1, s15
 8002b66:	3720      	adds	r7, #32
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <_ZN13RoverArmMotor14get_turn_countEv>:

double RoverArmMotor::getRatio(){
    return gearRatio;
}

int RoverArmMotor::get_turn_count(){
 8002b6c:	b590      	push	{r4, r7, lr}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af02      	add	r7, sp, #8
 8002b72:	6078      	str	r0, [r7, #4]
    int16_t result_arr[2];
    getTurnCounterSPI(result_arr, spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	; 0xdc
 8002b86:	f107 000c 	add.w	r0, r7, #12
 8002b8a:	2400      	movs	r4, #0
 8002b8c:	9401      	str	r4, [sp, #4]
 8002b8e:	240c      	movs	r4, #12
 8002b90:	9400      	str	r4, [sp, #0]
 8002b92:	f005 f9b8 	bl	8007f06 <getTurnCounterSPI>
    return result_arr[1];
 8002b96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    // return turn_count;
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd90      	pop	{r4, r7, pc}

08002ba2 <_ZN9movingAvg5beginEv>:

#include <movingAvg.h>

// initialize - allocate the interval array
void movingAvg::begin()
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
    m_readings = new int[m_interval];
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d201      	bcs.n	8002bba <_ZN9movingAvg5beginEv+0x18>
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	e001      	b.n	8002bbe <_ZN9movingAvg5beginEv+0x1c>
 8002bba:	f04f 33ff 	mov.w	r3, #4294967295
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f005 fada 	bl	8008178 <_Znaj>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	611a      	str	r2, [r3, #16]
}
 8002bcc:	bf00      	nop
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	0000      	movs	r0, r0
	...

08002bd8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~ Constructor ~~~~~~~~~~~~~~~~ */
PID::PID() { }

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08a      	sub	sp, #40	; 0x28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6278      	str	r0, [r7, #36]	; 0x24
 8002be0:	6239      	str	r1, [r7, #32]
 8002be2:	61fa      	str	r2, [r7, #28]
 8002be4:	61bb      	str	r3, [r7, #24]
 8002be6:	ed87 0b04 	vstr	d0, [r7, #16]
 8002bea:	ed87 1b02 	vstr	d1, [r7, #8]
 8002bee:	ed87 2b00 	vstr	d2, [r7]
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_myOutput   = Output;
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf4:	69fa      	ldr	r2, [r7, #28]
 8002bf6:	645a      	str	r2, [r3, #68]	; 0x44
	_myInput    = Input;
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	6a3a      	ldr	r2, [r7, #32]
 8002bfc:	641a      	str	r2, [r3, #64]	; 0x40
	_mySetpoint = Setpoint;
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	649a      	str	r2, [r3, #72]	; 0x48
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	2200      	movs	r2, #0
 8002c08:	705a      	strb	r2, [r3, #1]
	
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8002c0a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002c60 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x88>
 8002c0e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002c68 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x90>
 8002c12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c14:	f000 f8a7 	bl	8002d66 <_ZN3PID15SetOutputLimitsEdd>
	
	_sampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	2264      	movs	r2, #100	; 0x64
 8002c1c:	609a      	str	r2, [r3, #8]
	
	PID::SetControllerDirection(ControllerDirection);
 8002c1e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002c22:	4619      	mov	r1, r3
 8002c24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c26:	f000 f9cf 	bl	8002fc8 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>
	PID::SetTunings(Kp, Ki, Kd, POn);
 8002c2a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002c2e:	4619      	mov	r1, r3
 8002c30:	ed97 2b00 	vldr	d2, [r7]
 8002c34:	ed97 1b02 	vldr	d1, [r7, #8]
 8002c38:	ed97 0b04 	vldr	d0, [r7, #16]
 8002c3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c3e:	f000 f91b 	bl	8002e78 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
	
	_lastTime = GetTime() - _sampleTime;
 8002c42:	f000 fa71 	bl	8003128 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	1ad2      	subs	r2, r2, r3
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	605a      	str	r2, [r3, #4]
	
}
 8002c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c54:	4618      	mov	r0, r3
 8002c56:	3728      	adds	r7, #40	; 0x28
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	f3af 8000 	nop.w
 8002c60:	00000000 	.word	0x00000000
 8002c64:	406fe000 	.word	0x406fe000
	...

08002c70 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>:

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection) : PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection)
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08c      	sub	sp, #48	; 0x30
 8002c74:	af02      	add	r7, sp, #8
 8002c76:	6278      	str	r0, [r7, #36]	; 0x24
 8002c78:	6239      	str	r1, [r7, #32]
 8002c7a:	61fa      	str	r2, [r7, #28]
 8002c7c:	61bb      	str	r3, [r7, #24]
 8002c7e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002c82:	ed87 1b02 	vstr	d1, [r7, #8]
 8002c86:	ed87 2b00 	vstr	d2, [r7]
 8002c8a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002c8e:	9301      	str	r3, [sp, #4]
 8002c90:	2301      	movs	r3, #1
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	ed97 2b00 	vldr	d2, [r7]
 8002c98:	ed97 1b02 	vldr	d1, [r7, #8]
 8002c9c:	ed97 0b04 	vldr	d0, [r7, #16]
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	69fa      	ldr	r2, [r7, #28]
 8002ca4:	6a39      	ldr	r1, [r7, #32]
 8002ca6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ca8:	f7ff ff96 	bl	8002bd8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>
{ }
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3728      	adds	r7, #40	; 0x28
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <_ZN3PID4InitEv>:



/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID::Init(void)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_outputSum = *_myOutput;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	_lastInput = *_myInput;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	6879      	ldr	r1, [r7, #4]
 8002cd6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (_outputSum > _outMax)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002ce6:	f7fd ff27 	bl	8000b38 <__aeabi_dcmpgt>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d006      	beq.n	8002cfe <_ZN3PID4InitEv+0x48>
	{
		_outputSum = _outMax;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		_outputSum = _outMin;
	}
	else { }	
	
}
 8002cfc:	e011      	b.n	8002d22 <_ZN3PID4InitEv+0x6c>
	else if (_outputSum < _outMin)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002d0a:	f7fd fef7 	bl	8000afc <__aeabi_dcmplt>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d100      	bne.n	8002d16 <_ZN3PID4InitEv+0x60>
}
 8002d14:	e005      	b.n	8002d22 <_ZN3PID4InitEv+0x6c>
		_outputSum = _outMin;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002d1c:	6879      	ldr	r1, [r7, #4]
 8002d1e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <_ZN3PID7SetModeE15PIDMode_TypeDef>:
	
}

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID::SetMode(PIDMode_TypeDef Mode)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b084      	sub	sp, #16
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
 8002d32:	460b      	mov	r3, r1
 8002d34:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002d36:	78fb      	ldrb	r3, [r7, #3]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	bf0c      	ite	eq
 8002d3c:	2301      	moveq	r3, #1
 8002d3e:	2300      	movne	r3, #0
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !_inAuto)
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d006      	beq.n	8002d58 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	785b      	ldrb	r3, [r3, #1]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d102      	bne.n	8002d58 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
	{
		Init();
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff ffaf 	bl	8002cb6 <_ZN3PID4InitEv>
	}
	
	_inAuto = (PIDMode_TypeDef)newAuto;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	7bfa      	ldrb	r2, [r7, #15]
 8002d5c:	705a      	strb	r2, [r3, #1]
	
}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <_ZN3PID15SetOutputLimitsEdd>:
	return _inAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(double Min, double Max)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b086      	sub	sp, #24
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6178      	str	r0, [r7, #20]
 8002d6e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002d72:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002d76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d7e:	f7fd fed1 	bl	8000b24 <__aeabi_dcmpge>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d158      	bne.n	8002e3a <_ZN3PID15SetOutputLimitsEdd+0xd4>
	{
		return;
	}
	
	_outMin = Min;
 8002d88:	6979      	ldr	r1, [r7, #20]
 8002d8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d8e:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	_outMax = Max;
 8002d92:	6979      	ldr	r1, [r7, #20]
 8002d94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d98:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	785b      	ldrb	r3, [r3, #1]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d04b      	beq.n	8002e3c <_ZN3PID15SetOutputLimitsEdd+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002db2:	f7fd fec1 	bl	8000b38 <__aeabi_dcmpgt>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d007      	beq.n	8002dcc <_ZN3PID15SetOutputLimitsEdd+0x66>
		{
			*_myOutput = _outMax;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002dc6:	e9c1 2300 	strd	r2, r3, [r1]
 8002dca:	e012      	b.n	8002df2 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		}
		else if (*_myOutput < _outMin)
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002dda:	f7fd fe8f 	bl	8000afc <__aeabi_dcmplt>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d006      	beq.n	8002df2 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		{
			*_myOutput = _outMin;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002dee:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002dfe:	f7fd fe9b 	bl	8000b38 <__aeabi_dcmpgt>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d006      	beq.n	8002e16 <_ZN3PID15SetOutputLimitsEdd+0xb0>
		{
			_outputSum = _outMax;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002e0e:	6979      	ldr	r1, [r7, #20]
 8002e10:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002e14:	e012      	b.n	8002e3c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		}
		else if (_outputSum < _outMin)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002e22:	f7fd fe6b 	bl	8000afc <__aeabi_dcmplt>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d007      	beq.n	8002e3c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		{
			_outputSum = _outMin;
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002e32:	6979      	ldr	r1, [r7, #20]
 8002e34:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002e38:	e000      	b.n	8002e3c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		return;
 8002e3a:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002e3c:	3718      	adds	r7, #24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <_ZN3PID10SetTuningsEddd>:

/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID::SetTunings(double Kp, double Ki, double Kd)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b088      	sub	sp, #32
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	61f8      	str	r0, [r7, #28]
 8002e4a:	ed87 0b04 	vstr	d0, [r7, #16]
 8002e4e:	ed87 1b02 	vstr	d1, [r7, #8]
 8002e52:	ed87 2b00 	vstr	d2, [r7]
	PID::SetTunings(Kp, Ki, Kd, _pOn);
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	789b      	ldrb	r3, [r3, #2]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	ed97 2b00 	vldr	d2, [r7]
 8002e60:	ed97 1b02 	vldr	d1, [r7, #8]
 8002e64:	ed97 0b04 	vldr	d0, [r7, #16]
 8002e68:	69f8      	ldr	r0, [r7, #28]
 8002e6a:	f000 f805 	bl	8002e78 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
}
 8002e6e:	bf00      	nop
 8002e70:	3720      	adds	r7, #32
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>:
void PID::SetTunings(double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08a      	sub	sp, #40	; 0x28
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	61f8      	str	r0, [r7, #28]
 8002e80:	ed87 0b04 	vstr	d0, [r7, #16]
 8002e84:	ed87 1b02 	vstr	d1, [r7, #8]
 8002e88:	ed87 2b00 	vstr	d2, [r7]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002e90:	f04f 0200 	mov.w	r2, #0
 8002e94:	f04f 0300 	mov.w	r3, #0
 8002e98:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e9c:	f7fd fe2e 	bl	8000afc <__aeabi_dcmplt>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 8089 	bne.w	8002fba <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	f04f 0300 	mov.w	r3, #0
 8002eb0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002eb4:	f7fd fe22 	bl	8000afc <__aeabi_dcmplt>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d17d      	bne.n	8002fba <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	f04f 0300 	mov.w	r3, #0
 8002ec6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002eca:	f7fd fe17 	bl	8000afc <__aeabi_dcmplt>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d172      	bne.n	8002fba <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	_pOn    = POn;
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	7efa      	ldrb	r2, [r7, #27]
 8002ed8:	709a      	strb	r2, [r3, #2]
	_pOnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002eda:	7efb      	ldrb	r3, [r7, #27]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	701a      	strb	r2, [r3, #0]

	_dispKp = Kp;
 8002eec:	69f9      	ldr	r1, [r7, #28]
 8002eee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ef2:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_dispKi = Ki;
 8002ef6:	69f9      	ldr	r1, [r7, #28]
 8002ef8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002efc:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_dispKd = Kd;
 8002f00:	69f9      	ldr	r1, [r7, #28]
 8002f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f06:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)_sampleTime) / 1000;
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fd fb08 	bl	8000524 <__aeabi_ui2d>
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	4b2a      	ldr	r3, [pc, #168]	; (8002fc4 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x14c>)
 8002f1a:	f7fd fca7 	bl	800086c <__aeabi_ddiv>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	_kp = Kp;
 8002f26:	69f9      	ldr	r1, [r7, #28]
 8002f28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f2c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	_ki = Ki * SampleTimeInSec;
 8002f30:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f38:	f7fd fb6e 	bl	8000618 <__aeabi_dmul>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	460b      	mov	r3, r1
 8002f40:	69f9      	ldr	r1, [r7, #28]
 8002f42:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	_kd = Kd / SampleTimeInSec;
 8002f46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f4e:	f7fd fc8d 	bl	800086c <__aeabi_ddiv>
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	69f9      	ldr	r1, [r7, #28]
 8002f58:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (_controllerDirection == _PID_CD_REVERSE)
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	78db      	ldrb	r3, [r3, #3]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d12b      	bne.n	8002fbc <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
	{
		
		_kp = (0 - _kp);
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002f6a:	f04f 0000 	mov.w	r0, #0
 8002f6e:	f04f 0100 	mov.w	r1, #0
 8002f72:	f7fd f999 	bl	80002a8 <__aeabi_dsub>
 8002f76:	4602      	mov	r2, r0
 8002f78:	460b      	mov	r3, r1
 8002f7a:	69f9      	ldr	r1, [r7, #28]
 8002f7c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002f86:	f04f 0000 	mov.w	r0, #0
 8002f8a:	f04f 0100 	mov.w	r1, #0
 8002f8e:	f7fd f98b 	bl	80002a8 <__aeabi_dsub>
 8002f92:	4602      	mov	r2, r0
 8002f94:	460b      	mov	r3, r1
 8002f96:	69f9      	ldr	r1, [r7, #28]
 8002f98:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002fa2:	f04f 0000 	mov.w	r0, #0
 8002fa6:	f04f 0100 	mov.w	r1, #0
 8002faa:	f7fd f97d 	bl	80002a8 <__aeabi_dsub>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	69f9      	ldr	r1, [r7, #28]
 8002fb4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8002fb8:	e000      	b.n	8002fbc <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
		return;
 8002fba:	bf00      	nop
		
	}
	
}
 8002fbc:	3728      	adds	r7, #40	; 0x28
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	408f4000 	.word	0x408f4000

08002fc8 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID::SetControllerDirection(PIDCD_TypeDef Direction)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((_inAuto) && (Direction != _controllerDirection))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	785b      	ldrb	r3, [r3, #1]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d02e      	beq.n	800303a <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	78db      	ldrb	r3, [r3, #3]
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d029      	beq.n	800303a <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
	{
		
		_kp = (0 - _kp);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002fec:	f04f 0000 	mov.w	r0, #0
 8002ff0:	f04f 0100 	mov.w	r1, #0
 8002ff4:	f7fd f958 	bl	80002a8 <__aeabi_dsub>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	6879      	ldr	r1, [r7, #4]
 8002ffe:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003008:	f04f 0000 	mov.w	r0, #0
 800300c:	f04f 0100 	mov.w	r1, #0
 8003010:	f7fd f94a 	bl	80002a8 <__aeabi_dsub>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003024:	f04f 0000 	mov.w	r0, #0
 8003028:	f04f 0100 	mov.w	r1, #0
 800302c:	f7fd f93c 	bl	80002a8 <__aeabi_dsub>
 8003030:	4602      	mov	r2, r0
 8003032:	460b      	mov	r3, r1
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	_controllerDirection = Direction;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	78fa      	ldrb	r2, [r7, #3]
 800303e:	70da      	strb	r2, [r3, #3]
	
}
 8003040:	bf00      	nop
 8003042:	3708      	adds	r7, #8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800304e:	2300      	movs	r3, #0
 8003050:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003052:	4b0c      	ldr	r3, [pc, #48]	; (8003084 <HAL_Init+0x3c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a0b      	ldr	r2, [pc, #44]	; (8003084 <HAL_Init+0x3c>)
 8003058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800305c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800305e:	2003      	movs	r0, #3
 8003060:	f000 f962 	bl	8003328 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003064:	2000      	movs	r0, #0
 8003066:	f000 f80f 	bl	8003088 <HAL_InitTick>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	71fb      	strb	r3, [r7, #7]
 8003074:	e001      	b.n	800307a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003076:	f7fe fda9 	bl	8001bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800307a:	79fb      	ldrb	r3, [r7, #7]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40022000 	.word	0x40022000

08003088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003090:	2300      	movs	r3, #0
 8003092:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003094:	4b17      	ldr	r3, [pc, #92]	; (80030f4 <HAL_InitTick+0x6c>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d023      	beq.n	80030e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800309c:	4b16      	ldr	r3, [pc, #88]	; (80030f8 <HAL_InitTick+0x70>)
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	4b14      	ldr	r3, [pc, #80]	; (80030f4 <HAL_InitTick+0x6c>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	4619      	mov	r1, r3
 80030a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b2:	4618      	mov	r0, r3
 80030b4:	f000 f96d 	bl	8003392 <HAL_SYSTICK_Config>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10f      	bne.n	80030de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b0f      	cmp	r3, #15
 80030c2:	d809      	bhi.n	80030d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030c4:	2200      	movs	r2, #0
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	f04f 30ff 	mov.w	r0, #4294967295
 80030cc:	f000 f937 	bl	800333e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030d0:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <HAL_InitTick+0x74>)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	e007      	b.n	80030e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	73fb      	strb	r3, [r7, #15]
 80030dc:	e004      	b.n	80030e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	73fb      	strb	r3, [r7, #15]
 80030e2:	e001      	b.n	80030e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000028 	.word	0x20000028
 80030f8:	20000020 	.word	0x20000020
 80030fc:	20000024 	.word	0x20000024

08003100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003104:	4b06      	ldr	r3, [pc, #24]	; (8003120 <HAL_IncTick+0x20>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	461a      	mov	r2, r3
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <HAL_IncTick+0x24>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4413      	add	r3, r2
 8003110:	4a04      	ldr	r2, [pc, #16]	; (8003124 <HAL_IncTick+0x24>)
 8003112:	6013      	str	r3, [r2, #0]
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20000028 	.word	0x20000028
 8003124:	200007f8 	.word	0x200007f8

08003128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  return uwTick;
 800312c:	4b03      	ldr	r3, [pc, #12]	; (800313c <HAL_GetTick+0x14>)
 800312e:	681b      	ldr	r3, [r3, #0]
}
 8003130:	4618      	mov	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	200007f8 	.word	0x200007f8

08003140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003148:	f7ff ffee 	bl	8003128 <HAL_GetTick>
 800314c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003158:	d005      	beq.n	8003166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800315a:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <HAL_Delay+0x44>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003166:	bf00      	nop
 8003168:	f7ff ffde 	bl	8003128 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	429a      	cmp	r2, r3
 8003176:	d8f7      	bhi.n	8003168 <HAL_Delay+0x28>
  {
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000028 	.word	0x20000028

08003188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003198:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031a4:	4013      	ands	r3, r2
 80031a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ba:	4a04      	ldr	r2, [pc, #16]	; (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	60d3      	str	r3, [r2, #12]
}
 80031c0:	bf00      	nop
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d4:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <__NVIC_GetPriorityGrouping+0x18>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	0a1b      	lsrs	r3, r3, #8
 80031da:	f003 0307 	and.w	r3, r3, #7
}
 80031de:	4618      	mov	r0, r3
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	db0b      	blt.n	8003216 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	f003 021f 	and.w	r2, r3, #31
 8003204:	4907      	ldr	r1, [pc, #28]	; (8003224 <__NVIC_EnableIRQ+0x38>)
 8003206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320a:	095b      	lsrs	r3, r3, #5
 800320c:	2001      	movs	r0, #1
 800320e:	fa00 f202 	lsl.w	r2, r0, r2
 8003212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000e100 	.word	0xe000e100

08003228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	6039      	str	r1, [r7, #0]
 8003232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003238:	2b00      	cmp	r3, #0
 800323a:	db0a      	blt.n	8003252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	b2da      	uxtb	r2, r3
 8003240:	490c      	ldr	r1, [pc, #48]	; (8003274 <__NVIC_SetPriority+0x4c>)
 8003242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003246:	0112      	lsls	r2, r2, #4
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	440b      	add	r3, r1
 800324c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003250:	e00a      	b.n	8003268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	4908      	ldr	r1, [pc, #32]	; (8003278 <__NVIC_SetPriority+0x50>)
 8003258:	79fb      	ldrb	r3, [r7, #7]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	3b04      	subs	r3, #4
 8003260:	0112      	lsls	r2, r2, #4
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	440b      	add	r3, r1
 8003266:	761a      	strb	r2, [r3, #24]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	e000e100 	.word	0xe000e100
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800327c:	b480      	push	{r7}
 800327e:	b089      	sub	sp, #36	; 0x24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f1c3 0307 	rsb	r3, r3, #7
 8003296:	2b04      	cmp	r3, #4
 8003298:	bf28      	it	cs
 800329a:	2304      	movcs	r3, #4
 800329c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	3304      	adds	r3, #4
 80032a2:	2b06      	cmp	r3, #6
 80032a4:	d902      	bls.n	80032ac <NVIC_EncodePriority+0x30>
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3b03      	subs	r3, #3
 80032aa:	e000      	b.n	80032ae <NVIC_EncodePriority+0x32>
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b0:	f04f 32ff 	mov.w	r2, #4294967295
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	401a      	ands	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c4:	f04f 31ff 	mov.w	r1, #4294967295
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	43d9      	mvns	r1, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d4:	4313      	orrs	r3, r2
         );
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3724      	adds	r7, #36	; 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
	...

080032e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3b01      	subs	r3, #1
 80032f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032f4:	d301      	bcc.n	80032fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032f6:	2301      	movs	r3, #1
 80032f8:	e00f      	b.n	800331a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032fa:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <SysTick_Config+0x40>)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3b01      	subs	r3, #1
 8003300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003302:	210f      	movs	r1, #15
 8003304:	f04f 30ff 	mov.w	r0, #4294967295
 8003308:	f7ff ff8e 	bl	8003228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800330c:	4b05      	ldr	r3, [pc, #20]	; (8003324 <SysTick_Config+0x40>)
 800330e:	2200      	movs	r2, #0
 8003310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003312:	4b04      	ldr	r3, [pc, #16]	; (8003324 <SysTick_Config+0x40>)
 8003314:	2207      	movs	r2, #7
 8003316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	e000e010 	.word	0xe000e010

08003328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f7ff ff29 	bl	8003188 <__NVIC_SetPriorityGrouping>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b086      	sub	sp, #24
 8003342:	af00      	add	r7, sp, #0
 8003344:	4603      	mov	r3, r0
 8003346:	60b9      	str	r1, [r7, #8]
 8003348:	607a      	str	r2, [r7, #4]
 800334a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003350:	f7ff ff3e 	bl	80031d0 <__NVIC_GetPriorityGrouping>
 8003354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	68b9      	ldr	r1, [r7, #8]
 800335a:	6978      	ldr	r0, [r7, #20]
 800335c:	f7ff ff8e 	bl	800327c <NVIC_EncodePriority>
 8003360:	4602      	mov	r2, r0
 8003362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003366:	4611      	mov	r1, r2
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff ff5d 	bl	8003228 <__NVIC_SetPriority>
}
 800336e:	bf00      	nop
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	4603      	mov	r3, r0
 800337e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff ff31 	bl	80031ec <__NVIC_EnableIRQ>
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff ffa2 	bl	80032e4 <SysTick_Config>
 80033a0:	4603      	mov	r3, r0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
	...

080033ac <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e098      	b.n	80034f0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	4b4d      	ldr	r3, [pc, #308]	; (80034fc <HAL_DMA_Init+0x150>)
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d80f      	bhi.n	80033ea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	4b4b      	ldr	r3, [pc, #300]	; (8003500 <HAL_DMA_Init+0x154>)
 80033d2:	4413      	add	r3, r2
 80033d4:	4a4b      	ldr	r2, [pc, #300]	; (8003504 <HAL_DMA_Init+0x158>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	091b      	lsrs	r3, r3, #4
 80033dc:	009a      	lsls	r2, r3, #2
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a48      	ldr	r2, [pc, #288]	; (8003508 <HAL_DMA_Init+0x15c>)
 80033e6:	641a      	str	r2, [r3, #64]	; 0x40
 80033e8:	e00e      	b.n	8003408 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	461a      	mov	r2, r3
 80033f0:	4b46      	ldr	r3, [pc, #280]	; (800350c <HAL_DMA_Init+0x160>)
 80033f2:	4413      	add	r3, r2
 80033f4:	4a43      	ldr	r2, [pc, #268]	; (8003504 <HAL_DMA_Init+0x158>)
 80033f6:	fba2 2303 	umull	r2, r3, r2, r3
 80033fa:	091b      	lsrs	r3, r3, #4
 80033fc:	009a      	lsls	r2, r3, #2
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a42      	ldr	r2, [pc, #264]	; (8003510 <HAL_DMA_Init+0x164>)
 8003406:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2202      	movs	r2, #2
 800340c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800341e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003422:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800342c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003438:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003444:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	4313      	orrs	r3, r2
 8003450:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003462:	d039      	beq.n	80034d8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	4a27      	ldr	r2, [pc, #156]	; (8003508 <HAL_DMA_Init+0x15c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d11a      	bne.n	80034a4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800346e:	4b29      	ldr	r3, [pc, #164]	; (8003514 <HAL_DMA_Init+0x168>)
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003476:	f003 031c 	and.w	r3, r3, #28
 800347a:	210f      	movs	r1, #15
 800347c:	fa01 f303 	lsl.w	r3, r1, r3
 8003480:	43db      	mvns	r3, r3
 8003482:	4924      	ldr	r1, [pc, #144]	; (8003514 <HAL_DMA_Init+0x168>)
 8003484:	4013      	ands	r3, r2
 8003486:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003488:	4b22      	ldr	r3, [pc, #136]	; (8003514 <HAL_DMA_Init+0x168>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6859      	ldr	r1, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003494:	f003 031c 	and.w	r3, r3, #28
 8003498:	fa01 f303 	lsl.w	r3, r1, r3
 800349c:	491d      	ldr	r1, [pc, #116]	; (8003514 <HAL_DMA_Init+0x168>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	600b      	str	r3, [r1, #0]
 80034a2:	e019      	b.n	80034d8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034a4:	4b1c      	ldr	r3, [pc, #112]	; (8003518 <HAL_DMA_Init+0x16c>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	f003 031c 	and.w	r3, r3, #28
 80034b0:	210f      	movs	r1, #15
 80034b2:	fa01 f303 	lsl.w	r3, r1, r3
 80034b6:	43db      	mvns	r3, r3
 80034b8:	4917      	ldr	r1, [pc, #92]	; (8003518 <HAL_DMA_Init+0x16c>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034be:	4b16      	ldr	r3, [pc, #88]	; (8003518 <HAL_DMA_Init+0x16c>)
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6859      	ldr	r1, [r3, #4]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ca:	f003 031c 	and.w	r3, r3, #28
 80034ce:	fa01 f303 	lsl.w	r3, r1, r3
 80034d2:	4911      	ldr	r1, [pc, #68]	; (8003518 <HAL_DMA_Init+0x16c>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	40020407 	.word	0x40020407
 8003500:	bffdfff8 	.word	0xbffdfff8
 8003504:	cccccccd 	.word	0xcccccccd
 8003508:	40020000 	.word	0x40020000
 800350c:	bffdfbf8 	.word	0xbffdfbf8
 8003510:	40020400 	.word	0x40020400
 8003514:	400200a8 	.word	0x400200a8
 8003518:	400204a8 	.word	0x400204a8

0800351c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d008      	beq.n	8003546 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2204      	movs	r2, #4
 8003538:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e022      	b.n	800358c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 020e 	bic.w	r2, r2, #14
 8003554:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0201 	bic.w	r2, r2, #1
 8003564:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356a:	f003 021c 	and.w	r2, r3, #28
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	2101      	movs	r1, #1
 8003574:	fa01 f202 	lsl.w	r2, r1, r2
 8003578:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800358a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800358c:	4618      	mov	r0, r3
 800358e:	3714      	adds	r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035a0:	2300      	movs	r3, #0
 80035a2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d005      	beq.n	80035bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2204      	movs	r2, #4
 80035b4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	73fb      	strb	r3, [r7, #15]
 80035ba:	e029      	b.n	8003610 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 020e 	bic.w	r2, r2, #14
 80035ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0201 	bic.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e0:	f003 021c 	and.w	r2, r3, #28
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e8:	2101      	movs	r1, #1
 80035ea:	fa01 f202 	lsl.w	r2, r1, r2
 80035ee:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003604:	2b00      	cmp	r3, #0
 8003606:	d003      	beq.n	8003610 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	4798      	blx	r3
    }
  }
  return status;
 8003610:	7bfb      	ldrb	r3, [r7, #15]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b084      	sub	sp, #16
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003636:	f003 031c 	and.w	r3, r3, #28
 800363a:	2204      	movs	r2, #4
 800363c:	409a      	lsls	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	4013      	ands	r3, r2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d026      	beq.n	8003694 <HAL_DMA_IRQHandler+0x7a>
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d021      	beq.n	8003694 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0320 	and.w	r3, r3, #32
 800365a:	2b00      	cmp	r3, #0
 800365c:	d107      	bne.n	800366e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0204 	bic.w	r2, r2, #4
 800366c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003672:	f003 021c 	and.w	r2, r3, #28
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	2104      	movs	r1, #4
 800367c:	fa01 f202 	lsl.w	r2, r1, r2
 8003680:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003686:	2b00      	cmp	r3, #0
 8003688:	d071      	beq.n	800376e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003692:	e06c      	b.n	800376e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003698:	f003 031c 	and.w	r3, r3, #28
 800369c:	2202      	movs	r2, #2
 800369e:	409a      	lsls	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4013      	ands	r3, r2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d02e      	beq.n	8003706 <HAL_DMA_IRQHandler+0xec>
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d029      	beq.n	8003706 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10b      	bne.n	80036d8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 020a 	bic.w	r2, r2, #10
 80036ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036dc:	f003 021c 	and.w	r2, r3, #28
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e4:	2102      	movs	r1, #2
 80036e6:	fa01 f202 	lsl.w	r2, r1, r2
 80036ea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d038      	beq.n	800376e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003704:	e033      	b.n	800376e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370a:	f003 031c 	and.w	r3, r3, #28
 800370e:	2208      	movs	r2, #8
 8003710:	409a      	lsls	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	4013      	ands	r3, r2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d02a      	beq.n	8003770 <HAL_DMA_IRQHandler+0x156>
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f003 0308 	and.w	r3, r3, #8
 8003720:	2b00      	cmp	r3, #0
 8003722:	d025      	beq.n	8003770 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 020e 	bic.w	r2, r2, #14
 8003732:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003738:	f003 021c 	and.w	r2, r3, #28
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003740:	2101      	movs	r1, #1
 8003742:	fa01 f202 	lsl.w	r2, r1, r2
 8003746:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003762:	2b00      	cmp	r3, #0
 8003764:	d004      	beq.n	8003770 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800376e:	bf00      	nop
 8003770:	bf00      	nop
}
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003778:	b480      	push	{r7}
 800377a:	b087      	sub	sp, #28
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003782:	2300      	movs	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003786:	e154      	b.n	8003a32 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	2101      	movs	r1, #1
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	fa01 f303 	lsl.w	r3, r1, r3
 8003794:	4013      	ands	r3, r2
 8003796:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 8146 	beq.w	8003a2c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f003 0303 	and.w	r3, r3, #3
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d005      	beq.n	80037b8 <HAL_GPIO_Init+0x40>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 0303 	and.w	r3, r3, #3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d130      	bne.n	800381a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	2203      	movs	r2, #3
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	4013      	ands	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037ee:	2201      	movs	r2, #1
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43db      	mvns	r3, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4013      	ands	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	091b      	lsrs	r3, r3, #4
 8003804:	f003 0201 	and.w	r2, r3, #1
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	4313      	orrs	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f003 0303 	and.w	r3, r3, #3
 8003822:	2b03      	cmp	r3, #3
 8003824:	d017      	beq.n	8003856 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	2203      	movs	r2, #3
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	4013      	ands	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	4313      	orrs	r3, r2
 800384e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d123      	bne.n	80038aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	08da      	lsrs	r2, r3, #3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	3208      	adds	r2, #8
 800386a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800386e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	220f      	movs	r2, #15
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	43db      	mvns	r3, r3
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	4013      	ands	r3, r2
 8003884:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	691a      	ldr	r2, [r3, #16]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	08da      	lsrs	r2, r3, #3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	3208      	adds	r2, #8
 80038a4:	6939      	ldr	r1, [r7, #16]
 80038a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	2203      	movs	r2, #3
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	43db      	mvns	r3, r3
 80038bc:	693a      	ldr	r2, [r7, #16]
 80038be:	4013      	ands	r3, r2
 80038c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 0203 	and.w	r2, r3, #3
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 80a0 	beq.w	8003a2c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ec:	4b58      	ldr	r3, [pc, #352]	; (8003a50 <HAL_GPIO_Init+0x2d8>)
 80038ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038f0:	4a57      	ldr	r2, [pc, #348]	; (8003a50 <HAL_GPIO_Init+0x2d8>)
 80038f2:	f043 0301 	orr.w	r3, r3, #1
 80038f6:	6613      	str	r3, [r2, #96]	; 0x60
 80038f8:	4b55      	ldr	r3, [pc, #340]	; (8003a50 <HAL_GPIO_Init+0x2d8>)
 80038fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038fc:	f003 0301 	and.w	r3, r3, #1
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003904:	4a53      	ldr	r2, [pc, #332]	; (8003a54 <HAL_GPIO_Init+0x2dc>)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	089b      	lsrs	r3, r3, #2
 800390a:	3302      	adds	r3, #2
 800390c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003910:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f003 0303 	and.w	r3, r3, #3
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	220f      	movs	r2, #15
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	43db      	mvns	r3, r3
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4013      	ands	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800392e:	d019      	beq.n	8003964 <HAL_GPIO_Init+0x1ec>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a49      	ldr	r2, [pc, #292]	; (8003a58 <HAL_GPIO_Init+0x2e0>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d013      	beq.n	8003960 <HAL_GPIO_Init+0x1e8>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a48      	ldr	r2, [pc, #288]	; (8003a5c <HAL_GPIO_Init+0x2e4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d00d      	beq.n	800395c <HAL_GPIO_Init+0x1e4>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a47      	ldr	r2, [pc, #284]	; (8003a60 <HAL_GPIO_Init+0x2e8>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d007      	beq.n	8003958 <HAL_GPIO_Init+0x1e0>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a46      	ldr	r2, [pc, #280]	; (8003a64 <HAL_GPIO_Init+0x2ec>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d101      	bne.n	8003954 <HAL_GPIO_Init+0x1dc>
 8003950:	2304      	movs	r3, #4
 8003952:	e008      	b.n	8003966 <HAL_GPIO_Init+0x1ee>
 8003954:	2307      	movs	r3, #7
 8003956:	e006      	b.n	8003966 <HAL_GPIO_Init+0x1ee>
 8003958:	2303      	movs	r3, #3
 800395a:	e004      	b.n	8003966 <HAL_GPIO_Init+0x1ee>
 800395c:	2302      	movs	r3, #2
 800395e:	e002      	b.n	8003966 <HAL_GPIO_Init+0x1ee>
 8003960:	2301      	movs	r3, #1
 8003962:	e000      	b.n	8003966 <HAL_GPIO_Init+0x1ee>
 8003964:	2300      	movs	r3, #0
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	f002 0203 	and.w	r2, r2, #3
 800396c:	0092      	lsls	r2, r2, #2
 800396e:	4093      	lsls	r3, r2
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	4313      	orrs	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003976:	4937      	ldr	r1, [pc, #220]	; (8003a54 <HAL_GPIO_Init+0x2dc>)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	089b      	lsrs	r3, r3, #2
 800397c:	3302      	adds	r3, #2
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003984:	4b38      	ldr	r3, [pc, #224]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	43db      	mvns	r3, r3
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4013      	ands	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d003      	beq.n	80039a8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80039a8:	4a2f      	ldr	r2, [pc, #188]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80039ae:	4b2e      	ldr	r3, [pc, #184]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	43db      	mvns	r3, r3
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	4013      	ands	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039d2:	4a25      	ldr	r2, [pc, #148]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039d8:	4b23      	ldr	r3, [pc, #140]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	43db      	mvns	r3, r3
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4013      	ands	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039fc:	4a1a      	ldr	r2, [pc, #104]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003a02:	4b19      	ldr	r3, [pc, #100]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a26:	4a10      	ldr	r2, [pc, #64]	; (8003a68 <HAL_GPIO_Init+0x2f0>)
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	fa22 f303 	lsr.w	r3, r2, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f47f aea3 	bne.w	8003788 <HAL_GPIO_Init+0x10>
  }
}
 8003a42:	bf00      	nop
 8003a44:	bf00      	nop
 8003a46:	371c      	adds	r7, #28
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr
 8003a50:	40021000 	.word	0x40021000
 8003a54:	40010000 	.word	0x40010000
 8003a58:	48000400 	.word	0x48000400
 8003a5c:	48000800 	.word	0x48000800
 8003a60:	48000c00 	.word	0x48000c00
 8003a64:	48001000 	.word	0x48001000
 8003a68:	40010400 	.word	0x40010400

08003a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	460b      	mov	r3, r1
 8003a76:	807b      	strh	r3, [r7, #2]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a7c:	787b      	ldrb	r3, [r7, #1]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a82:	887a      	ldrh	r2, [r7, #2]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a88:	e002      	b.n	8003a90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a8a:	887a      	ldrh	r2, [r7, #2]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003aa6:	4b08      	ldr	r3, [pc, #32]	; (8003ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa8:	695a      	ldr	r2, [r3, #20]
 8003aaa:	88fb      	ldrh	r3, [r7, #6]
 8003aac:	4013      	ands	r3, r2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d006      	beq.n	8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ab2:	4a05      	ldr	r2, [pc, #20]	; (8003ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ab4:	88fb      	ldrh	r3, [r7, #6]
 8003ab6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ab8:	88fb      	ldrh	r3, [r7, #6]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fd fdbe 	bl	800163c <HAL_GPIO_EXTI_Callback>
  }
}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	40010400 	.word	0x40010400

08003acc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003ad0:	4b04      	ldr	r3, [pc, #16]	; (8003ae4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	40007000 	.word	0x40007000

08003ae8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003af6:	d130      	bne.n	8003b5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003af8:	4b23      	ldr	r3, [pc, #140]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b04:	d038      	beq.n	8003b78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b06:	4b20      	ldr	r3, [pc, #128]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b0e:	4a1e      	ldr	r2, [pc, #120]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b16:	4b1d      	ldr	r3, [pc, #116]	; (8003b8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2232      	movs	r2, #50	; 0x32
 8003b1c:	fb02 f303 	mul.w	r3, r2, r3
 8003b20:	4a1b      	ldr	r2, [pc, #108]	; (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0c9b      	lsrs	r3, r3, #18
 8003b28:	3301      	adds	r3, #1
 8003b2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b2c:	e002      	b.n	8003b34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	3b01      	subs	r3, #1
 8003b32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b34:	4b14      	ldr	r3, [pc, #80]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b40:	d102      	bne.n	8003b48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1f2      	bne.n	8003b2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b48:	4b0f      	ldr	r3, [pc, #60]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b54:	d110      	bne.n	8003b78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e00f      	b.n	8003b7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b5a:	4b0b      	ldr	r3, [pc, #44]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b66:	d007      	beq.n	8003b78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b68:	4b07      	ldr	r3, [pc, #28]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b70:	4a05      	ldr	r2, [pc, #20]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3714      	adds	r7, #20
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	40007000 	.word	0x40007000
 8003b8c:	20000020 	.word	0x20000020
 8003b90:	431bde83 	.word	0x431bde83

08003b94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b088      	sub	sp, #32
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d102      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	f000 bc02 	b.w	80043ac <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ba8:	4b96      	ldr	r3, [pc, #600]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 030c 	and.w	r3, r3, #12
 8003bb0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bb2:	4b94      	ldr	r3, [pc, #592]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f000 80e4 	beq.w	8003d92 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d007      	beq.n	8003be0 <HAL_RCC_OscConfig+0x4c>
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b0c      	cmp	r3, #12
 8003bd4:	f040 808b 	bne.w	8003cee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	f040 8087 	bne.w	8003cee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003be0:	4b88      	ldr	r3, [pc, #544]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d005      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x64>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e3d9      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a1a      	ldr	r2, [r3, #32]
 8003bfc:	4b81      	ldr	r3, [pc, #516]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d004      	beq.n	8003c12 <HAL_RCC_OscConfig+0x7e>
 8003c08:	4b7e      	ldr	r3, [pc, #504]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c10:	e005      	b.n	8003c1e <HAL_RCC_OscConfig+0x8a>
 8003c12:	4b7c      	ldr	r3, [pc, #496]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c18:	091b      	lsrs	r3, r3, #4
 8003c1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d223      	bcs.n	8003c6a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 fd8c 	bl	8004744 <RCC_SetFlashLatencyFromMSIRange>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e3ba      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c36:	4b73      	ldr	r3, [pc, #460]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a72      	ldr	r2, [pc, #456]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c3c:	f043 0308 	orr.w	r3, r3, #8
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	4b70      	ldr	r3, [pc, #448]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	496d      	ldr	r1, [pc, #436]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c54:	4b6b      	ldr	r3, [pc, #428]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	021b      	lsls	r3, r3, #8
 8003c62:	4968      	ldr	r1, [pc, #416]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	604b      	str	r3, [r1, #4]
 8003c68:	e025      	b.n	8003cb6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c6a:	4b66      	ldr	r3, [pc, #408]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a65      	ldr	r2, [pc, #404]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c70:	f043 0308 	orr.w	r3, r3, #8
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	4b63      	ldr	r3, [pc, #396]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	4960      	ldr	r1, [pc, #384]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c88:	4b5e      	ldr	r3, [pc, #376]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	021b      	lsls	r3, r3, #8
 8003c96:	495b      	ldr	r1, [pc, #364]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d109      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 fd4c 	bl	8004744 <RCC_SetFlashLatencyFromMSIRange>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e37a      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cb6:	f000 fc81 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	4b51      	ldr	r3, [pc, #324]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	091b      	lsrs	r3, r3, #4
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	4950      	ldr	r1, [pc, #320]	; (8003e08 <HAL_RCC_OscConfig+0x274>)
 8003cc8:	5ccb      	ldrb	r3, [r1, r3]
 8003cca:	f003 031f 	and.w	r3, r3, #31
 8003cce:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd2:	4a4e      	ldr	r2, [pc, #312]	; (8003e0c <HAL_RCC_OscConfig+0x278>)
 8003cd4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003cd6:	4b4e      	ldr	r3, [pc, #312]	; (8003e10 <HAL_RCC_OscConfig+0x27c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff f9d4 	bl	8003088 <HAL_InitTick>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d052      	beq.n	8003d90 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	e35e      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d032      	beq.n	8003d5c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003cf6:	4b43      	ldr	r3, [pc, #268]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a42      	ldr	r2, [pc, #264]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d02:	f7ff fa11 	bl	8003128 <HAL_GetTick>
 8003d06:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d08:	e008      	b.n	8003d1c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d0a:	f7ff fa0d 	bl	8003128 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d901      	bls.n	8003d1c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e347      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d1c:	4b39      	ldr	r3, [pc, #228]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0f0      	beq.n	8003d0a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d28:	4b36      	ldr	r3, [pc, #216]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a35      	ldr	r2, [pc, #212]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d2e:	f043 0308 	orr.w	r3, r3, #8
 8003d32:	6013      	str	r3, [r2, #0]
 8003d34:	4b33      	ldr	r3, [pc, #204]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	4930      	ldr	r1, [pc, #192]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d46:	4b2f      	ldr	r3, [pc, #188]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	021b      	lsls	r3, r3, #8
 8003d54:	492b      	ldr	r1, [pc, #172]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	604b      	str	r3, [r1, #4]
 8003d5a:	e01a      	b.n	8003d92 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003d5c:	4b29      	ldr	r3, [pc, #164]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a28      	ldr	r2, [pc, #160]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d62:	f023 0301 	bic.w	r3, r3, #1
 8003d66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d68:	f7ff f9de 	bl	8003128 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d70:	f7ff f9da 	bl	8003128 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e314      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d82:	4b20      	ldr	r3, [pc, #128]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1f0      	bne.n	8003d70 <HAL_RCC_OscConfig+0x1dc>
 8003d8e:	e000      	b.n	8003d92 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d073      	beq.n	8003e86 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d005      	beq.n	8003db0 <HAL_RCC_OscConfig+0x21c>
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	2b0c      	cmp	r3, #12
 8003da8:	d10e      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	d10b      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db0:	4b14      	ldr	r3, [pc, #80]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d063      	beq.n	8003e84 <HAL_RCC_OscConfig+0x2f0>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d15f      	bne.n	8003e84 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e2f1      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd0:	d106      	bne.n	8003de0 <HAL_RCC_OscConfig+0x24c>
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a0b      	ldr	r2, [pc, #44]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	e025      	b.n	8003e2c <HAL_RCC_OscConfig+0x298>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003de8:	d114      	bne.n	8003e14 <HAL_RCC_OscConfig+0x280>
 8003dea:	4b06      	ldr	r3, [pc, #24]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a05      	ldr	r2, [pc, #20]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003df0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	4b03      	ldr	r3, [pc, #12]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a02      	ldr	r2, [pc, #8]	; (8003e04 <HAL_RCC_OscConfig+0x270>)
 8003dfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	e013      	b.n	8003e2c <HAL_RCC_OscConfig+0x298>
 8003e04:	40021000 	.word	0x40021000
 8003e08:	0800da50 	.word	0x0800da50
 8003e0c:	20000020 	.word	0x20000020
 8003e10:	20000024 	.word	0x20000024
 8003e14:	4ba0      	ldr	r3, [pc, #640]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a9f      	ldr	r2, [pc, #636]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e1e:	6013      	str	r3, [r2, #0]
 8003e20:	4b9d      	ldr	r3, [pc, #628]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a9c      	ldr	r2, [pc, #624]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d013      	beq.n	8003e5c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e34:	f7ff f978 	bl	8003128 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e3c:	f7ff f974 	bl	8003128 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b64      	cmp	r3, #100	; 0x64
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e2ae      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e4e:	4b92      	ldr	r3, [pc, #584]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d0f0      	beq.n	8003e3c <HAL_RCC_OscConfig+0x2a8>
 8003e5a:	e014      	b.n	8003e86 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5c:	f7ff f964 	bl	8003128 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e64:	f7ff f960 	bl	8003128 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b64      	cmp	r3, #100	; 0x64
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e29a      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e76:	4b88      	ldr	r3, [pc, #544]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1f0      	bne.n	8003e64 <HAL_RCC_OscConfig+0x2d0>
 8003e82:	e000      	b.n	8003e86 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d060      	beq.n	8003f54 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x310>
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	2b0c      	cmp	r3, #12
 8003e9c:	d119      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d116      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ea4:	4b7c      	ldr	r3, [pc, #496]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d005      	beq.n	8003ebc <HAL_RCC_OscConfig+0x328>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e277      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ebc:	4b76      	ldr	r3, [pc, #472]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	061b      	lsls	r3, r3, #24
 8003eca:	4973      	ldr	r1, [pc, #460]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ed0:	e040      	b.n	8003f54 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d023      	beq.n	8003f22 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eda:	4b6f      	ldr	r3, [pc, #444]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a6e      	ldr	r2, [pc, #440]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee6:	f7ff f91f 	bl	8003128 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eee:	f7ff f91b 	bl	8003128 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e255      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f00:	4b65      	ldr	r3, [pc, #404]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0f0      	beq.n	8003eee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f0c:	4b62      	ldr	r3, [pc, #392]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	061b      	lsls	r3, r3, #24
 8003f1a:	495f      	ldr	r1, [pc, #380]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	604b      	str	r3, [r1, #4]
 8003f20:	e018      	b.n	8003f54 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f22:	4b5d      	ldr	r3, [pc, #372]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a5c      	ldr	r2, [pc, #368]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2e:	f7ff f8fb 	bl	8003128 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f34:	e008      	b.n	8003f48 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f36:	f7ff f8f7 	bl	8003128 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d901      	bls.n	8003f48 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e231      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f48:	4b53      	ldr	r3, [pc, #332]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1f0      	bne.n	8003f36 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0308 	and.w	r3, r3, #8
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d03c      	beq.n	8003fda <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	695b      	ldr	r3, [r3, #20]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d01c      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f68:	4b4b      	ldr	r3, [pc, #300]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f6e:	4a4a      	ldr	r2, [pc, #296]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f70:	f043 0301 	orr.w	r3, r3, #1
 8003f74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f78:	f7ff f8d6 	bl	8003128 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f7e:	e008      	b.n	8003f92 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f80:	f7ff f8d2 	bl	8003128 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e20c      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f92:	4b41      	ldr	r3, [pc, #260]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d0ef      	beq.n	8003f80 <HAL_RCC_OscConfig+0x3ec>
 8003fa0:	e01b      	b.n	8003fda <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa2:	4b3d      	ldr	r3, [pc, #244]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003fa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fa8:	4a3b      	ldr	r2, [pc, #236]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003faa:	f023 0301 	bic.w	r3, r3, #1
 8003fae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb2:	f7ff f8b9 	bl	8003128 <HAL_GetTick>
 8003fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fb8:	e008      	b.n	8003fcc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fba:	f7ff f8b5 	bl	8003128 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e1ef      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fcc:	4b32      	ldr	r3, [pc, #200]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1ef      	bne.n	8003fba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80a6 	beq.w	8004134 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003fec:	4b2a      	ldr	r3, [pc, #168]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10d      	bne.n	8004014 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ff8:	4b27      	ldr	r3, [pc, #156]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ffc:	4a26      	ldr	r2, [pc, #152]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8003ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004002:	6593      	str	r3, [r2, #88]	; 0x58
 8004004:	4b24      	ldr	r3, [pc, #144]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8004006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800400c:	60bb      	str	r3, [r7, #8]
 800400e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004010:	2301      	movs	r3, #1
 8004012:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004014:	4b21      	ldr	r3, [pc, #132]	; (800409c <HAL_RCC_OscConfig+0x508>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800401c:	2b00      	cmp	r3, #0
 800401e:	d118      	bne.n	8004052 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004020:	4b1e      	ldr	r3, [pc, #120]	; (800409c <HAL_RCC_OscConfig+0x508>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a1d      	ldr	r2, [pc, #116]	; (800409c <HAL_RCC_OscConfig+0x508>)
 8004026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800402a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800402c:	f7ff f87c 	bl	8003128 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004034:	f7ff f878 	bl	8003128 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e1b2      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004046:	4b15      	ldr	r3, [pc, #84]	; (800409c <HAL_RCC_OscConfig+0x508>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0f0      	beq.n	8004034 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d108      	bne.n	800406c <HAL_RCC_OscConfig+0x4d8>
 800405a:	4b0f      	ldr	r3, [pc, #60]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 800405c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004060:	4a0d      	ldr	r2, [pc, #52]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8004062:	f043 0301 	orr.w	r3, r3, #1
 8004066:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800406a:	e029      	b.n	80040c0 <HAL_RCC_OscConfig+0x52c>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	2b05      	cmp	r3, #5
 8004072:	d115      	bne.n	80040a0 <HAL_RCC_OscConfig+0x50c>
 8004074:	4b08      	ldr	r3, [pc, #32]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407a:	4a07      	ldr	r2, [pc, #28]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 800407c:	f043 0304 	orr.w	r3, r3, #4
 8004080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004084:	4b04      	ldr	r3, [pc, #16]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800408a:	4a03      	ldr	r2, [pc, #12]	; (8004098 <HAL_RCC_OscConfig+0x504>)
 800408c:	f043 0301 	orr.w	r3, r3, #1
 8004090:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004094:	e014      	b.n	80040c0 <HAL_RCC_OscConfig+0x52c>
 8004096:	bf00      	nop
 8004098:	40021000 	.word	0x40021000
 800409c:	40007000 	.word	0x40007000
 80040a0:	4b9a      	ldr	r3, [pc, #616]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80040a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a6:	4a99      	ldr	r2, [pc, #612]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80040a8:	f023 0301 	bic.w	r3, r3, #1
 80040ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040b0:	4b96      	ldr	r3, [pc, #600]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b6:	4a95      	ldr	r2, [pc, #596]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80040b8:	f023 0304 	bic.w	r3, r3, #4
 80040bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d016      	beq.n	80040f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c8:	f7ff f82e 	bl	8003128 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ce:	e00a      	b.n	80040e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040d0:	f7ff f82a 	bl	8003128 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	f241 3288 	movw	r2, #5000	; 0x1388
 80040de:	4293      	cmp	r3, r2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e162      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040e6:	4b89      	ldr	r3, [pc, #548]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80040e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0ed      	beq.n	80040d0 <HAL_RCC_OscConfig+0x53c>
 80040f4:	e015      	b.n	8004122 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f6:	f7ff f817 	bl	8003128 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040fc:	e00a      	b.n	8004114 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fe:	f7ff f813 	bl	8003128 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	f241 3288 	movw	r2, #5000	; 0x1388
 800410c:	4293      	cmp	r3, r2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e14b      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004114:	4b7d      	ldr	r3, [pc, #500]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1ed      	bne.n	80040fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004122:	7ffb      	ldrb	r3, [r7, #31]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d105      	bne.n	8004134 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004128:	4b78      	ldr	r3, [pc, #480]	; (800430c <HAL_RCC_OscConfig+0x778>)
 800412a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412c:	4a77      	ldr	r2, [pc, #476]	; (800430c <HAL_RCC_OscConfig+0x778>)
 800412e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004132:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0320 	and.w	r3, r3, #32
 800413c:	2b00      	cmp	r3, #0
 800413e:	d03c      	beq.n	80041ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	2b00      	cmp	r3, #0
 8004146:	d01c      	beq.n	8004182 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004148:	4b70      	ldr	r3, [pc, #448]	; (800430c <HAL_RCC_OscConfig+0x778>)
 800414a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800414e:	4a6f      	ldr	r2, [pc, #444]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004150:	f043 0301 	orr.w	r3, r3, #1
 8004154:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004158:	f7fe ffe6 	bl	8003128 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004160:	f7fe ffe2 	bl	8003128 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e11c      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004172:	4b66      	ldr	r3, [pc, #408]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004174:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0ef      	beq.n	8004160 <HAL_RCC_OscConfig+0x5cc>
 8004180:	e01b      	b.n	80041ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004182:	4b62      	ldr	r3, [pc, #392]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004184:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004188:	4a60      	ldr	r2, [pc, #384]	; (800430c <HAL_RCC_OscConfig+0x778>)
 800418a:	f023 0301 	bic.w	r3, r3, #1
 800418e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004192:	f7fe ffc9 	bl	8003128 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004198:	e008      	b.n	80041ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800419a:	f7fe ffc5 	bl	8003128 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e0ff      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041ac:	4b57      	ldr	r3, [pc, #348]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80041ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1ef      	bne.n	800419a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f000 80f3 	beq.w	80043aa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	f040 80c9 	bne.w	8004360 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80041ce:	4b4f      	ldr	r3, [pc, #316]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f003 0203 	and.w	r2, r3, #3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041de:	429a      	cmp	r2, r3
 80041e0:	d12c      	bne.n	800423c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ec:	3b01      	subs	r3, #1
 80041ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d123      	bne.n	800423c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004200:	429a      	cmp	r2, r3
 8004202:	d11b      	bne.n	800423c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004210:	429a      	cmp	r2, r3
 8004212:	d113      	bne.n	800423c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	3b01      	subs	r3, #1
 8004222:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004224:	429a      	cmp	r2, r3
 8004226:	d109      	bne.n	800423c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	085b      	lsrs	r3, r3, #1
 8004234:	3b01      	subs	r3, #1
 8004236:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004238:	429a      	cmp	r2, r3
 800423a:	d06b      	beq.n	8004314 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	2b0c      	cmp	r3, #12
 8004240:	d062      	beq.n	8004308 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004242:	4b32      	ldr	r3, [pc, #200]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e0ac      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004252:	4b2e      	ldr	r3, [pc, #184]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a2d      	ldr	r2, [pc, #180]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004258:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800425c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800425e:	f7fe ff63 	bl	8003128 <HAL_GetTick>
 8004262:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004264:	e008      	b.n	8004278 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004266:	f7fe ff5f 	bl	8003128 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e099      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004278:	4b24      	ldr	r3, [pc, #144]	; (800430c <HAL_RCC_OscConfig+0x778>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1f0      	bne.n	8004266 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004284:	4b21      	ldr	r3, [pc, #132]	; (800430c <HAL_RCC_OscConfig+0x778>)
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	4b21      	ldr	r3, [pc, #132]	; (8004310 <HAL_RCC_OscConfig+0x77c>)
 800428a:	4013      	ands	r3, r2
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004294:	3a01      	subs	r2, #1
 8004296:	0112      	lsls	r2, r2, #4
 8004298:	4311      	orrs	r1, r2
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800429e:	0212      	lsls	r2, r2, #8
 80042a0:	4311      	orrs	r1, r2
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80042a6:	0852      	lsrs	r2, r2, #1
 80042a8:	3a01      	subs	r2, #1
 80042aa:	0552      	lsls	r2, r2, #21
 80042ac:	4311      	orrs	r1, r2
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80042b2:	0852      	lsrs	r2, r2, #1
 80042b4:	3a01      	subs	r2, #1
 80042b6:	0652      	lsls	r2, r2, #25
 80042b8:	4311      	orrs	r1, r2
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042be:	06d2      	lsls	r2, r2, #27
 80042c0:	430a      	orrs	r2, r1
 80042c2:	4912      	ldr	r1, [pc, #72]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80042c8:	4b10      	ldr	r3, [pc, #64]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a0f      	ldr	r2, [pc, #60]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80042ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042d4:	4b0d      	ldr	r3, [pc, #52]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	4a0c      	ldr	r2, [pc, #48]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80042da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80042e0:	f7fe ff22 	bl	8003128 <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e8:	f7fe ff1e 	bl	8003128 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e058      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042fa:	4b04      	ldr	r3, [pc, #16]	; (800430c <HAL_RCC_OscConfig+0x778>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0f0      	beq.n	80042e8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004306:	e050      	b.n	80043aa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e04f      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
 800430c:	40021000 	.word	0x40021000
 8004310:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004314:	4b27      	ldr	r3, [pc, #156]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d144      	bne.n	80043aa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004320:	4b24      	ldr	r3, [pc, #144]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a23      	ldr	r2, [pc, #140]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 8004326:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800432a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800432c:	4b21      	ldr	r3, [pc, #132]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	4a20      	ldr	r2, [pc, #128]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 8004332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004336:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004338:	f7fe fef6 	bl	8003128 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004340:	f7fe fef2 	bl	8003128 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e02c      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004352:	4b18      	ldr	r3, [pc, #96]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0f0      	beq.n	8004340 <HAL_RCC_OscConfig+0x7ac>
 800435e:	e024      	b.n	80043aa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	2b0c      	cmp	r3, #12
 8004364:	d01f      	beq.n	80043a6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004366:	4b13      	ldr	r3, [pc, #76]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a12      	ldr	r2, [pc, #72]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 800436c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004370:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004372:	f7fe fed9 	bl	8003128 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800437a:	f7fe fed5 	bl	8003128 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e00f      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800438c:	4b09      	ldr	r3, [pc, #36]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1f0      	bne.n	800437a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004398:	4b06      	ldr	r3, [pc, #24]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	4905      	ldr	r1, [pc, #20]	; (80043b4 <HAL_RCC_OscConfig+0x820>)
 800439e:	4b06      	ldr	r3, [pc, #24]	; (80043b8 <HAL_RCC_OscConfig+0x824>)
 80043a0:	4013      	ands	r3, r2
 80043a2:	60cb      	str	r3, [r1, #12]
 80043a4:	e001      	b.n	80043aa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3720      	adds	r7, #32
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	40021000 	.word	0x40021000
 80043b8:	feeefffc 	.word	0xfeeefffc

080043bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0e7      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043d0:	4b75      	ldr	r3, [pc, #468]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d910      	bls.n	8004400 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043de:	4b72      	ldr	r3, [pc, #456]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f023 0207 	bic.w	r2, r3, #7
 80043e6:	4970      	ldr	r1, [pc, #448]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ee:	4b6e      	ldr	r3, [pc, #440]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0307 	and.w	r3, r3, #7
 80043f6:	683a      	ldr	r2, [r7, #0]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d001      	beq.n	8004400 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e0cf      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0302 	and.w	r3, r3, #2
 8004408:	2b00      	cmp	r3, #0
 800440a:	d010      	beq.n	800442e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	4b66      	ldr	r3, [pc, #408]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004418:	429a      	cmp	r2, r3
 800441a:	d908      	bls.n	800442e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800441c:	4b63      	ldr	r3, [pc, #396]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	4960      	ldr	r1, [pc, #384]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 800442a:	4313      	orrs	r3, r2
 800442c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d04c      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b03      	cmp	r3, #3
 8004440:	d107      	bne.n	8004452 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004442:	4b5a      	ldr	r3, [pc, #360]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d121      	bne.n	8004492 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e0a6      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b02      	cmp	r3, #2
 8004458:	d107      	bne.n	800446a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800445a:	4b54      	ldr	r3, [pc, #336]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d115      	bne.n	8004492 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e09a      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d107      	bne.n	8004482 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004472:	4b4e      	ldr	r3, [pc, #312]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d109      	bne.n	8004492 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e08e      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004482:	4b4a      	ldr	r3, [pc, #296]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e086      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004492:	4b46      	ldr	r3, [pc, #280]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f023 0203 	bic.w	r2, r3, #3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	4943      	ldr	r1, [pc, #268]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044a4:	f7fe fe40 	bl	8003128 <HAL_GetTick>
 80044a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044aa:	e00a      	b.n	80044c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ac:	f7fe fe3c 	bl	8003128 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e06e      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c2:	4b3a      	ldr	r3, [pc, #232]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f003 020c 	and.w	r2, r3, #12
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d1eb      	bne.n	80044ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d010      	beq.n	8004502 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	4b31      	ldr	r3, [pc, #196]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d208      	bcs.n	8004502 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044f0:	4b2e      	ldr	r3, [pc, #184]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	492b      	ldr	r1, [pc, #172]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004502:	4b29      	ldr	r3, [pc, #164]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0307 	and.w	r3, r3, #7
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	429a      	cmp	r2, r3
 800450e:	d210      	bcs.n	8004532 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004510:	4b25      	ldr	r3, [pc, #148]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f023 0207 	bic.w	r2, r3, #7
 8004518:	4923      	ldr	r1, [pc, #140]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	4313      	orrs	r3, r2
 800451e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004520:	4b21      	ldr	r3, [pc, #132]	; (80045a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d001      	beq.n	8004532 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e036      	b.n	80045a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b00      	cmp	r3, #0
 800453c:	d008      	beq.n	8004550 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800453e:	4b1b      	ldr	r3, [pc, #108]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	4918      	ldr	r1, [pc, #96]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 800454c:	4313      	orrs	r3, r2
 800454e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b00      	cmp	r3, #0
 800455a:	d009      	beq.n	8004570 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800455c:	4b13      	ldr	r3, [pc, #76]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4910      	ldr	r1, [pc, #64]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 800456c:	4313      	orrs	r3, r2
 800456e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004570:	f000 f824 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 8004574:	4602      	mov	r2, r0
 8004576:	4b0d      	ldr	r3, [pc, #52]	; (80045ac <HAL_RCC_ClockConfig+0x1f0>)
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	091b      	lsrs	r3, r3, #4
 800457c:	f003 030f 	and.w	r3, r3, #15
 8004580:	490b      	ldr	r1, [pc, #44]	; (80045b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004582:	5ccb      	ldrb	r3, [r1, r3]
 8004584:	f003 031f 	and.w	r3, r3, #31
 8004588:	fa22 f303 	lsr.w	r3, r2, r3
 800458c:	4a09      	ldr	r2, [pc, #36]	; (80045b4 <HAL_RCC_ClockConfig+0x1f8>)
 800458e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004590:	4b09      	ldr	r3, [pc, #36]	; (80045b8 <HAL_RCC_ClockConfig+0x1fc>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	f7fe fd77 	bl	8003088 <HAL_InitTick>
 800459a:	4603      	mov	r3, r0
 800459c:	72fb      	strb	r3, [r7, #11]

  return status;
 800459e:	7afb      	ldrb	r3, [r7, #11]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	40022000 	.word	0x40022000
 80045ac:	40021000 	.word	0x40021000
 80045b0:	0800da50 	.word	0x0800da50
 80045b4:	20000020 	.word	0x20000020
 80045b8:	20000024 	.word	0x20000024

080045bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045bc:	b480      	push	{r7}
 80045be:	b089      	sub	sp, #36	; 0x24
 80045c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	61fb      	str	r3, [r7, #28]
 80045c6:	2300      	movs	r3, #0
 80045c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045ca:	4b3e      	ldr	r3, [pc, #248]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 030c 	and.w	r3, r3, #12
 80045d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045d4:	4b3b      	ldr	r3, [pc, #236]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	f003 0303 	and.w	r3, r3, #3
 80045dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d005      	beq.n	80045f0 <HAL_RCC_GetSysClockFreq+0x34>
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	2b0c      	cmp	r3, #12
 80045e8:	d121      	bne.n	800462e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d11e      	bne.n	800462e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045f0:	4b34      	ldr	r3, [pc, #208]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0308 	and.w	r3, r3, #8
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d107      	bne.n	800460c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045fc:	4b31      	ldr	r3, [pc, #196]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004602:	0a1b      	lsrs	r3, r3, #8
 8004604:	f003 030f 	and.w	r3, r3, #15
 8004608:	61fb      	str	r3, [r7, #28]
 800460a:	e005      	b.n	8004618 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800460c:	4b2d      	ldr	r3, [pc, #180]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	091b      	lsrs	r3, r3, #4
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004618:	4a2b      	ldr	r2, [pc, #172]	; (80046c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004620:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10d      	bne.n	8004644 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800462c:	e00a      	b.n	8004644 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	2b04      	cmp	r3, #4
 8004632:	d102      	bne.n	800463a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004634:	4b25      	ldr	r3, [pc, #148]	; (80046cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004636:	61bb      	str	r3, [r7, #24]
 8004638:	e004      	b.n	8004644 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d101      	bne.n	8004644 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004640:	4b23      	ldr	r3, [pc, #140]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004642:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	2b0c      	cmp	r3, #12
 8004648:	d134      	bne.n	80046b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800464a:	4b1e      	ldr	r3, [pc, #120]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d003      	beq.n	8004662 <HAL_RCC_GetSysClockFreq+0xa6>
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2b03      	cmp	r3, #3
 800465e:	d003      	beq.n	8004668 <HAL_RCC_GetSysClockFreq+0xac>
 8004660:	e005      	b.n	800466e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004662:	4b1a      	ldr	r3, [pc, #104]	; (80046cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004664:	617b      	str	r3, [r7, #20]
      break;
 8004666:	e005      	b.n	8004674 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004668:	4b19      	ldr	r3, [pc, #100]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800466a:	617b      	str	r3, [r7, #20]
      break;
 800466c:	e002      	b.n	8004674 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	617b      	str	r3, [r7, #20]
      break;
 8004672:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004674:	4b13      	ldr	r3, [pc, #76]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	091b      	lsrs	r3, r3, #4
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	3301      	adds	r3, #1
 8004680:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004682:	4b10      	ldr	r3, [pc, #64]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	0a1b      	lsrs	r3, r3, #8
 8004688:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	fb03 f202 	mul.w	r2, r3, r2
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	fbb2 f3f3 	udiv	r3, r2, r3
 8004698:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800469a:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	0e5b      	lsrs	r3, r3, #25
 80046a0:	f003 0303 	and.w	r3, r3, #3
 80046a4:	3301      	adds	r3, #1
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80046b4:	69bb      	ldr	r3, [r7, #24]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3724      	adds	r7, #36	; 0x24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	40021000 	.word	0x40021000
 80046c8:	0800da68 	.word	0x0800da68
 80046cc:	00f42400 	.word	0x00f42400
 80046d0:	007a1200 	.word	0x007a1200

080046d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046d8:	4b03      	ldr	r3, [pc, #12]	; (80046e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80046da:	681b      	ldr	r3, [r3, #0]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	20000020 	.word	0x20000020

080046ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046f0:	f7ff fff0 	bl	80046d4 <HAL_RCC_GetHCLKFreq>
 80046f4:	4602      	mov	r2, r0
 80046f6:	4b06      	ldr	r3, [pc, #24]	; (8004710 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	0a1b      	lsrs	r3, r3, #8
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	4904      	ldr	r1, [pc, #16]	; (8004714 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004702:	5ccb      	ldrb	r3, [r1, r3]
 8004704:	f003 031f 	and.w	r3, r3, #31
 8004708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800470c:	4618      	mov	r0, r3
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40021000 	.word	0x40021000
 8004714:	0800da60 	.word	0x0800da60

08004718 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800471c:	f7ff ffda 	bl	80046d4 <HAL_RCC_GetHCLKFreq>
 8004720:	4602      	mov	r2, r0
 8004722:	4b06      	ldr	r3, [pc, #24]	; (800473c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	0adb      	lsrs	r3, r3, #11
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	4904      	ldr	r1, [pc, #16]	; (8004740 <HAL_RCC_GetPCLK2Freq+0x28>)
 800472e:	5ccb      	ldrb	r3, [r1, r3]
 8004730:	f003 031f 	and.w	r3, r3, #31
 8004734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004738:	4618      	mov	r0, r3
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40021000 	.word	0x40021000
 8004740:	0800da60 	.word	0x0800da60

08004744 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800474c:	2300      	movs	r3, #0
 800474e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004750:	4b2a      	ldr	r3, [pc, #168]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800475c:	f7ff f9b6 	bl	8003acc <HAL_PWREx_GetVoltageRange>
 8004760:	6178      	str	r0, [r7, #20]
 8004762:	e014      	b.n	800478e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004764:	4b25      	ldr	r3, [pc, #148]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004768:	4a24      	ldr	r2, [pc, #144]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800476a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800476e:	6593      	str	r3, [r2, #88]	; 0x58
 8004770:	4b22      	ldr	r3, [pc, #136]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004778:	60fb      	str	r3, [r7, #12]
 800477a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800477c:	f7ff f9a6 	bl	8003acc <HAL_PWREx_GetVoltageRange>
 8004780:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004782:	4b1e      	ldr	r3, [pc, #120]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004786:	4a1d      	ldr	r2, [pc, #116]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004788:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800478c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004794:	d10b      	bne.n	80047ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b80      	cmp	r3, #128	; 0x80
 800479a:	d919      	bls.n	80047d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2ba0      	cmp	r3, #160	; 0xa0
 80047a0:	d902      	bls.n	80047a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80047a2:	2302      	movs	r3, #2
 80047a4:	613b      	str	r3, [r7, #16]
 80047a6:	e013      	b.n	80047d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047a8:	2301      	movs	r3, #1
 80047aa:	613b      	str	r3, [r7, #16]
 80047ac:	e010      	b.n	80047d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b80      	cmp	r3, #128	; 0x80
 80047b2:	d902      	bls.n	80047ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80047b4:	2303      	movs	r3, #3
 80047b6:	613b      	str	r3, [r7, #16]
 80047b8:	e00a      	b.n	80047d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b80      	cmp	r3, #128	; 0x80
 80047be:	d102      	bne.n	80047c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80047c0:	2302      	movs	r3, #2
 80047c2:	613b      	str	r3, [r7, #16]
 80047c4:	e004      	b.n	80047d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b70      	cmp	r3, #112	; 0x70
 80047ca:	d101      	bne.n	80047d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047cc:	2301      	movs	r3, #1
 80047ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80047d0:	4b0b      	ldr	r3, [pc, #44]	; (8004800 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f023 0207 	bic.w	r2, r3, #7
 80047d8:	4909      	ldr	r1, [pc, #36]	; (8004800 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4313      	orrs	r3, r2
 80047de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80047e0:	4b07      	ldr	r3, [pc, #28]	; (8004800 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d001      	beq.n	80047f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e000      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3718      	adds	r7, #24
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	40021000 	.word	0x40021000
 8004800:	40022000 	.word	0x40022000

08004804 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800480c:	2300      	movs	r3, #0
 800480e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004810:	2300      	movs	r3, #0
 8004812:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800481c:	2b00      	cmp	r3, #0
 800481e:	d031      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004824:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004828:	d01a      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800482a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800482e:	d814      	bhi.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004830:	2b00      	cmp	r3, #0
 8004832:	d009      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004834:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004838:	d10f      	bne.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800483a:	4b5d      	ldr	r3, [pc, #372]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	4a5c      	ldr	r2, [pc, #368]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004844:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004846:	e00c      	b.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	3304      	adds	r3, #4
 800484c:	2100      	movs	r1, #0
 800484e:	4618      	mov	r0, r3
 8004850:	f000 fa22 	bl	8004c98 <RCCEx_PLLSAI1_Config>
 8004854:	4603      	mov	r3, r0
 8004856:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004858:	e003      	b.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	74fb      	strb	r3, [r7, #19]
      break;
 800485e:	e000      	b.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004860:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004862:	7cfb      	ldrb	r3, [r7, #19]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10b      	bne.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004868:	4b51      	ldr	r3, [pc, #324]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800486a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004876:	494e      	ldr	r1, [pc, #312]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800487e:	e001      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004880:	7cfb      	ldrb	r3, [r7, #19]
 8004882:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 809e 	beq.w	80049ce <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004892:	2300      	movs	r3, #0
 8004894:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004896:	4b46      	ldr	r3, [pc, #280]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80048a6:	2300      	movs	r3, #0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00d      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ac:	4b40      	ldr	r3, [pc, #256]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048b0:	4a3f      	ldr	r2, [pc, #252]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048b6:	6593      	str	r3, [r2, #88]	; 0x58
 80048b8:	4b3d      	ldr	r3, [pc, #244]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048c0:	60bb      	str	r3, [r7, #8]
 80048c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048c4:	2301      	movs	r3, #1
 80048c6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c8:	4b3a      	ldr	r3, [pc, #232]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a39      	ldr	r2, [pc, #228]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80048ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048d4:	f7fe fc28 	bl	8003128 <HAL_GetTick>
 80048d8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048da:	e009      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048dc:	f7fe fc24 	bl	8003128 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d902      	bls.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	74fb      	strb	r3, [r7, #19]
        break;
 80048ee:	e005      	b.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048f0:	4b30      	ldr	r3, [pc, #192]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0ef      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80048fc:	7cfb      	ldrb	r3, [r7, #19]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d15a      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004902:	4b2b      	ldr	r3, [pc, #172]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004908:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800490c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d01e      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	429a      	cmp	r2, r3
 800491c:	d019      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800491e:	4b24      	ldr	r3, [pc, #144]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004920:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004924:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004928:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800492a:	4b21      	ldr	r3, [pc, #132]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004930:	4a1f      	ldr	r2, [pc, #124]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004932:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004936:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800493a:	4b1d      	ldr	r3, [pc, #116]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800493c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004940:	4a1b      	ldr	r2, [pc, #108]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004946:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800494a:	4a19      	ldr	r2, [pc, #100]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b00      	cmp	r3, #0
 800495a:	d016      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800495c:	f7fe fbe4 	bl	8003128 <HAL_GetTick>
 8004960:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004962:	e00b      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004964:	f7fe fbe0 	bl	8003128 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004972:	4293      	cmp	r3, r2
 8004974:	d902      	bls.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	74fb      	strb	r3, [r7, #19]
            break;
 800497a:	e006      	b.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800497c:	4b0c      	ldr	r3, [pc, #48]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800497e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0ec      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800498a:	7cfb      	ldrb	r3, [r7, #19]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10b      	bne.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004990:	4b07      	ldr	r3, [pc, #28]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004996:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800499e:	4904      	ldr	r1, [pc, #16]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80049a6:	e009      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049a8:	7cfb      	ldrb	r3, [r7, #19]
 80049aa:	74bb      	strb	r3, [r7, #18]
 80049ac:	e006      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80049ae:	bf00      	nop
 80049b0:	40021000 	.word	0x40021000
 80049b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b8:	7cfb      	ldrb	r3, [r7, #19]
 80049ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049bc:	7c7b      	ldrb	r3, [r7, #17]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d105      	bne.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049c2:	4b8d      	ldr	r3, [pc, #564]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c6:	4a8c      	ldr	r2, [pc, #560]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049cc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049da:	4b87      	ldr	r3, [pc, #540]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e0:	f023 0203 	bic.w	r2, r3, #3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	4983      	ldr	r1, [pc, #524]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00a      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049fc:	4b7e      	ldr	r3, [pc, #504]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a02:	f023 020c 	bic.w	r2, r3, #12
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	497b      	ldr	r1, [pc, #492]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0304 	and.w	r3, r3, #4
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a1e:	4b76      	ldr	r3, [pc, #472]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a24:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a2c:	4972      	ldr	r1, [pc, #456]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0320 	and.w	r3, r3, #32
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a40:	4b6d      	ldr	r3, [pc, #436]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a46:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4e:	496a      	ldr	r1, [pc, #424]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a62:	4b65      	ldr	r3, [pc, #404]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a70:	4961      	ldr	r1, [pc, #388]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00a      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a84:	4b5c      	ldr	r3, [pc, #368]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a92:	4959      	ldr	r1, [pc, #356]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004aa6:	4b54      	ldr	r3, [pc, #336]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab4:	4950      	ldr	r1, [pc, #320]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00a      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ac8:	4b4b      	ldr	r3, [pc, #300]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ace:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad6:	4948      	ldr	r1, [pc, #288]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00a      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004aea:	4b43      	ldr	r3, [pc, #268]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af8:	493f      	ldr	r1, [pc, #252]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d028      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b0c:	4b3a      	ldr	r3, [pc, #232]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b1a:	4937      	ldr	r1, [pc, #220]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b2a:	d106      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b2c:	4b32      	ldr	r3, [pc, #200]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	4a31      	ldr	r2, [pc, #196]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b36:	60d3      	str	r3, [r2, #12]
 8004b38:	e011      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b3e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b42:	d10c      	bne.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	3304      	adds	r3, #4
 8004b48:	2101      	movs	r1, #1
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 f8a4 	bl	8004c98 <RCCEx_PLLSAI1_Config>
 8004b50:	4603      	mov	r3, r0
 8004b52:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b54:	7cfb      	ldrb	r3, [r7, #19]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004b5a:	7cfb      	ldrb	r3, [r7, #19]
 8004b5c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d028      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b6a:	4b23      	ldr	r3, [pc, #140]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b70:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b78:	491f      	ldr	r1, [pc, #124]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b88:	d106      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b8a:	4b1b      	ldr	r3, [pc, #108]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	4a1a      	ldr	r2, [pc, #104]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004b90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b94:	60d3      	str	r3, [r2, #12]
 8004b96:	e011      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ba0:	d10c      	bne.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 f875 	bl	8004c98 <RCCEx_PLLSAI1_Config>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bb2:	7cfb      	ldrb	r3, [r7, #19]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004bb8:	7cfb      	ldrb	r3, [r7, #19]
 8004bba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d02b      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bc8:	4b0b      	ldr	r3, [pc, #44]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd6:	4908      	ldr	r1, [pc, #32]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004be2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004be6:	d109      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004be8:	4b03      	ldr	r3, [pc, #12]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	4a02      	ldr	r2, [pc, #8]	; (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004bee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bf2:	60d3      	str	r3, [r2, #12]
 8004bf4:	e014      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004bf6:	bf00      	nop
 8004bf8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c04:	d10c      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	2101      	movs	r1, #1
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 f843 	bl	8004c98 <RCCEx_PLLSAI1_Config>
 8004c12:	4603      	mov	r3, r0
 8004c14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c16:	7cfb      	ldrb	r3, [r7, #19]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d001      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004c1c:	7cfb      	ldrb	r3, [r7, #19]
 8004c1e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01c      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c2c:	4b19      	ldr	r3, [pc, #100]	; (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c32:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3a:	4916      	ldr	r1, [pc, #88]	; (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c4a:	d10c      	bne.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	3304      	adds	r3, #4
 8004c50:	2102      	movs	r1, #2
 8004c52:	4618      	mov	r0, r3
 8004c54:	f000 f820 	bl	8004c98 <RCCEx_PLLSAI1_Config>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c5c:	7cfb      	ldrb	r3, [r7, #19]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8004c62:	7cfb      	ldrb	r3, [r7, #19]
 8004c64:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c72:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c78:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c80:	4904      	ldr	r1, [pc, #16]	; (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c88:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3718      	adds	r7, #24
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40021000 	.word	0x40021000

08004c98 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ca6:	4b74      	ldr	r3, [pc, #464]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d018      	beq.n	8004ce4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004cb2:	4b71      	ldr	r3, [pc, #452]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f003 0203 	and.w	r2, r3, #3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d10d      	bne.n	8004cde <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
       ||
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d009      	beq.n	8004cde <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004cca:	4b6b      	ldr	r3, [pc, #428]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	091b      	lsrs	r3, r3, #4
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	1c5a      	adds	r2, r3, #1
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
       ||
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d047      	beq.n	8004d6e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	73fb      	strb	r3, [r7, #15]
 8004ce2:	e044      	b.n	8004d6e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	d018      	beq.n	8004d1e <RCCEx_PLLSAI1_Config+0x86>
 8004cec:	2b03      	cmp	r3, #3
 8004cee:	d825      	bhi.n	8004d3c <RCCEx_PLLSAI1_Config+0xa4>
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d002      	beq.n	8004cfa <RCCEx_PLLSAI1_Config+0x62>
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d009      	beq.n	8004d0c <RCCEx_PLLSAI1_Config+0x74>
 8004cf8:	e020      	b.n	8004d3c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cfa:	4b5f      	ldr	r3, [pc, #380]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d11d      	bne.n	8004d42 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d0a:	e01a      	b.n	8004d42 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d0c:	4b5a      	ldr	r3, [pc, #360]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d116      	bne.n	8004d46 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d1c:	e013      	b.n	8004d46 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d1e:	4b56      	ldr	r3, [pc, #344]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10f      	bne.n	8004d4a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d2a:	4b53      	ldr	r3, [pc, #332]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d109      	bne.n	8004d4a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d3a:	e006      	b.n	8004d4a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d40:	e004      	b.n	8004d4c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d42:	bf00      	nop
 8004d44:	e002      	b.n	8004d4c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d46:	bf00      	nop
 8004d48:	e000      	b.n	8004d4c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d4a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10d      	bne.n	8004d6e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d52:	4b49      	ldr	r3, [pc, #292]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6819      	ldr	r1, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	3b01      	subs	r3, #1
 8004d64:	011b      	lsls	r3, r3, #4
 8004d66:	430b      	orrs	r3, r1
 8004d68:	4943      	ldr	r1, [pc, #268]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d17c      	bne.n	8004e6e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d74:	4b40      	ldr	r3, [pc, #256]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a3f      	ldr	r2, [pc, #252]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d80:	f7fe f9d2 	bl	8003128 <HAL_GetTick>
 8004d84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d86:	e009      	b.n	8004d9c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d88:	f7fe f9ce 	bl	8003128 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d902      	bls.n	8004d9c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	73fb      	strb	r3, [r7, #15]
        break;
 8004d9a:	e005      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d9c:	4b36      	ldr	r3, [pc, #216]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1ef      	bne.n	8004d88 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d15f      	bne.n	8004e6e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d110      	bne.n	8004dd6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004db4:	4b30      	ldr	r3, [pc, #192]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004db6:	691b      	ldr	r3, [r3, #16]
 8004db8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004dbc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	6892      	ldr	r2, [r2, #8]
 8004dc4:	0211      	lsls	r1, r2, #8
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	68d2      	ldr	r2, [r2, #12]
 8004dca:	06d2      	lsls	r2, r2, #27
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	492a      	ldr	r1, [pc, #168]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	610b      	str	r3, [r1, #16]
 8004dd4:	e027      	b.n	8004e26 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d112      	bne.n	8004e02 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ddc:	4b26      	ldr	r3, [pc, #152]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004de4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6892      	ldr	r2, [r2, #8]
 8004dec:	0211      	lsls	r1, r2, #8
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	6912      	ldr	r2, [r2, #16]
 8004df2:	0852      	lsrs	r2, r2, #1
 8004df4:	3a01      	subs	r2, #1
 8004df6:	0552      	lsls	r2, r2, #21
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	491f      	ldr	r1, [pc, #124]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	610b      	str	r3, [r1, #16]
 8004e00:	e011      	b.n	8004e26 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e02:	4b1d      	ldr	r3, [pc, #116]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e0a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	6892      	ldr	r2, [r2, #8]
 8004e12:	0211      	lsls	r1, r2, #8
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	6952      	ldr	r2, [r2, #20]
 8004e18:	0852      	lsrs	r2, r2, #1
 8004e1a:	3a01      	subs	r2, #1
 8004e1c:	0652      	lsls	r2, r2, #25
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	4915      	ldr	r1, [pc, #84]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e26:	4b14      	ldr	r3, [pc, #80]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a13      	ldr	r2, [pc, #76]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e30:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e32:	f7fe f979 	bl	8003128 <HAL_GetTick>
 8004e36:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e38:	e009      	b.n	8004e4e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e3a:	f7fe f975 	bl	8003128 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d902      	bls.n	8004e4e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	73fb      	strb	r3, [r7, #15]
          break;
 8004e4c:	e005      	b.n	8004e5a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e4e:	4b0a      	ldr	r3, [pc, #40]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0ef      	beq.n	8004e3a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004e5a:	7bfb      	ldrb	r3, [r7, #15]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d106      	bne.n	8004e6e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e60:	4b05      	ldr	r3, [pc, #20]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e62:	691a      	ldr	r2, [r3, #16]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	4903      	ldr	r1, [pc, #12]	; (8004e78 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3710      	adds	r7, #16
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	40021000 	.word	0x40021000

08004e7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e095      	b.n	8004fba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d108      	bne.n	8004ea8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e9e:	d009      	beq.n	8004eb4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	61da      	str	r2, [r3, #28]
 8004ea6:	e005      	b.n	8004eb4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d106      	bne.n	8004ed4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7fc fe06 	bl	8001ae0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ef4:	d902      	bls.n	8004efc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	60fb      	str	r3, [r7, #12]
 8004efa:	e002      	b.n	8004f02 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f00:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004f0a:	d007      	beq.n	8004f1c <HAL_SPI_Init+0xa0>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f14:	d002      	beq.n	8004f1c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	431a      	orrs	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f54:	431a      	orrs	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f5e:	ea42 0103 	orr.w	r1, r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f66:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	0c1b      	lsrs	r3, r3, #16
 8004f78:	f003 0204 	and.w	r2, r3, #4
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f80:	f003 0310 	and.w	r3, r3, #16
 8004f84:	431a      	orrs	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f8a:	f003 0308 	and.w	r3, r3, #8
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004f98:	ea42 0103 	orr.w	r1, r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3710      	adds	r7, #16
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b08a      	sub	sp, #40	; 0x28
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	60f8      	str	r0, [r7, #12]
 8004fca:	60b9      	str	r1, [r7, #8]
 8004fcc:	607a      	str	r2, [r7, #4]
 8004fce:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d101      	bne.n	8004fe8 <HAL_SPI_TransmitReceive+0x26>
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	e1fb      	b.n	80053e0 <HAL_SPI_TransmitReceive+0x41e>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ff0:	f7fe f89a 	bl	8003128 <HAL_GetTick>
 8004ff4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ffc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005004:	887b      	ldrh	r3, [r7, #2]
 8005006:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005008:	887b      	ldrh	r3, [r7, #2]
 800500a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800500c:	7efb      	ldrb	r3, [r7, #27]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d00e      	beq.n	8005030 <HAL_SPI_TransmitReceive+0x6e>
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005018:	d106      	bne.n	8005028 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d102      	bne.n	8005028 <HAL_SPI_TransmitReceive+0x66>
 8005022:	7efb      	ldrb	r3, [r7, #27]
 8005024:	2b04      	cmp	r3, #4
 8005026:	d003      	beq.n	8005030 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005028:	2302      	movs	r3, #2
 800502a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800502e:	e1cd      	b.n	80053cc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d005      	beq.n	8005042 <HAL_SPI_TransmitReceive+0x80>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d002      	beq.n	8005042 <HAL_SPI_TransmitReceive+0x80>
 800503c:	887b      	ldrh	r3, [r7, #2]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d103      	bne.n	800504a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005048:	e1c0      	b.n	80053cc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b04      	cmp	r3, #4
 8005054:	d003      	beq.n	800505e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2205      	movs	r2, #5
 800505a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	887a      	ldrh	r2, [r7, #2]
 800506e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	887a      	ldrh	r2, [r7, #2]
 8005076:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	887a      	ldrh	r2, [r7, #2]
 8005084:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	887a      	ldrh	r2, [r7, #2]
 800508a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050a0:	d802      	bhi.n	80050a8 <HAL_SPI_TransmitReceive+0xe6>
 80050a2:	8a3b      	ldrh	r3, [r7, #16]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d908      	bls.n	80050ba <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80050b6:	605a      	str	r2, [r3, #4]
 80050b8:	e007      	b.n	80050ca <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685a      	ldr	r2, [r3, #4]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80050c8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d4:	2b40      	cmp	r3, #64	; 0x40
 80050d6:	d007      	beq.n	80050e8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050f0:	d97c      	bls.n	80051ec <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_SPI_TransmitReceive+0x13e>
 80050fa:	8a7b      	ldrh	r3, [r7, #18]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d169      	bne.n	80051d4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005104:	881a      	ldrh	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005110:	1c9a      	adds	r2, r3, #2
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800511a:	b29b      	uxth	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005124:	e056      	b.n	80051d4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b02      	cmp	r3, #2
 8005132:	d11b      	bne.n	800516c <HAL_SPI_TransmitReceive+0x1aa>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d016      	beq.n	800516c <HAL_SPI_TransmitReceive+0x1aa>
 800513e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005140:	2b01      	cmp	r3, #1
 8005142:	d113      	bne.n	800516c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005148:	881a      	ldrh	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005154:	1c9a      	adds	r2, r3, #2
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800515e:	b29b      	uxth	r3, r3
 8005160:	3b01      	subs	r3, #1
 8005162:	b29a      	uxth	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b01      	cmp	r3, #1
 8005178:	d11c      	bne.n	80051b4 <HAL_SPI_TransmitReceive+0x1f2>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005180:	b29b      	uxth	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d016      	beq.n	80051b4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68da      	ldr	r2, [r3, #12]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005190:	b292      	uxth	r2, r2
 8005192:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005198:	1c9a      	adds	r2, r3, #2
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051b0:	2301      	movs	r3, #1
 80051b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051b4:	f7fd ffb8 	bl	8003128 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d807      	bhi.n	80051d4 <HAL_SPI_TransmitReceive+0x212>
 80051c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ca:	d003      	beq.n	80051d4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80051d2:	e0fb      	b.n	80053cc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1a3      	bne.n	8005126 <HAL_SPI_TransmitReceive+0x164>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d19d      	bne.n	8005126 <HAL_SPI_TransmitReceive+0x164>
 80051ea:	e0df      	b.n	80053ac <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <HAL_SPI_TransmitReceive+0x23a>
 80051f4:	8a7b      	ldrh	r3, [r7, #18]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	f040 80cb 	bne.w	8005392 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005200:	b29b      	uxth	r3, r3
 8005202:	2b01      	cmp	r3, #1
 8005204:	d912      	bls.n	800522c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520a:	881a      	ldrh	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005216:	1c9a      	adds	r2, r3, #2
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b02      	subs	r3, #2
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	87da      	strh	r2, [r3, #62]	; 0x3e
 800522a:	e0b2      	b.n	8005392 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	330c      	adds	r3, #12
 8005236:	7812      	ldrb	r2, [r2, #0]
 8005238:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523e:	1c5a      	adds	r2, r3, #1
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005248:	b29b      	uxth	r3, r3
 800524a:	3b01      	subs	r3, #1
 800524c:	b29a      	uxth	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005252:	e09e      	b.n	8005392 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b02      	cmp	r3, #2
 8005260:	d134      	bne.n	80052cc <HAL_SPI_TransmitReceive+0x30a>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005266:	b29b      	uxth	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	d02f      	beq.n	80052cc <HAL_SPI_TransmitReceive+0x30a>
 800526c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526e:	2b01      	cmp	r3, #1
 8005270:	d12c      	bne.n	80052cc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005276:	b29b      	uxth	r3, r3
 8005278:	2b01      	cmp	r3, #1
 800527a:	d912      	bls.n	80052a2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005280:	881a      	ldrh	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528c:	1c9a      	adds	r2, r3, #2
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b02      	subs	r3, #2
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052a0:	e012      	b.n	80052c8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	330c      	adds	r3, #12
 80052ac:	7812      	ldrb	r2, [r2, #0]
 80052ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b4:	1c5a      	adds	r2, r3, #1
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 0301 	and.w	r3, r3, #1
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d148      	bne.n	800536c <HAL_SPI_TransmitReceive+0x3aa>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d042      	beq.n	800536c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d923      	bls.n	800533a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fc:	b292      	uxth	r2, r2
 80052fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	1c9a      	adds	r2, r3, #2
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005310:	b29b      	uxth	r3, r3
 8005312:	3b02      	subs	r3, #2
 8005314:	b29a      	uxth	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005322:	b29b      	uxth	r3, r3
 8005324:	2b01      	cmp	r3, #1
 8005326:	d81f      	bhi.n	8005368 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	685a      	ldr	r2, [r3, #4]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005336:	605a      	str	r2, [r3, #4]
 8005338:	e016      	b.n	8005368 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f103 020c 	add.w	r2, r3, #12
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	7812      	ldrb	r2, [r2, #0]
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800535c:	b29b      	uxth	r3, r3
 800535e:	3b01      	subs	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005368:	2301      	movs	r3, #1
 800536a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800536c:	f7fd fedc 	bl	8003128 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005378:	429a      	cmp	r2, r3
 800537a:	d803      	bhi.n	8005384 <HAL_SPI_TransmitReceive+0x3c2>
 800537c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800537e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005382:	d102      	bne.n	800538a <HAL_SPI_TransmitReceive+0x3c8>
 8005384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005386:	2b00      	cmp	r3, #0
 8005388:	d103      	bne.n	8005392 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005390:	e01c      	b.n	80053cc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005396:	b29b      	uxth	r3, r3
 8005398:	2b00      	cmp	r3, #0
 800539a:	f47f af5b 	bne.w	8005254 <HAL_SPI_TransmitReceive+0x292>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f47f af54 	bne.w	8005254 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053ac:	69fa      	ldr	r2, [r7, #28]
 80053ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 f937 	bl	8005624 <SPI_EndRxTxTransaction>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d006      	beq.n	80053ca <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2220      	movs	r2, #32
 80053c6:	661a      	str	r2, [r3, #96]	; 0x60
 80053c8:	e000      	b.n	80053cc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80053ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80053dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3728      	adds	r7, #40	; 0x28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b088      	sub	sp, #32
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	603b      	str	r3, [r7, #0]
 80053f4:	4613      	mov	r3, r2
 80053f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80053f8:	f7fd fe96 	bl	8003128 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005400:	1a9b      	subs	r3, r3, r2
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	4413      	add	r3, r2
 8005406:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005408:	f7fd fe8e 	bl	8003128 <HAL_GetTick>
 800540c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800540e:	4b39      	ldr	r3, [pc, #228]	; (80054f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	015b      	lsls	r3, r3, #5
 8005414:	0d1b      	lsrs	r3, r3, #20
 8005416:	69fa      	ldr	r2, [r7, #28]
 8005418:	fb02 f303 	mul.w	r3, r2, r3
 800541c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800541e:	e054      	b.n	80054ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005426:	d050      	beq.n	80054ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005428:	f7fd fe7e 	bl	8003128 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	69fa      	ldr	r2, [r7, #28]
 8005434:	429a      	cmp	r2, r3
 8005436:	d902      	bls.n	800543e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d13d      	bne.n	80054ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685a      	ldr	r2, [r3, #4]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800544c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005456:	d111      	bne.n	800547c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005460:	d004      	beq.n	800546c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800546a:	d107      	bne.n	800547c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800547a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005480:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005484:	d10f      	bne.n	80054a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005494:	601a      	str	r2, [r3, #0]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e017      	b.n	80054ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80054c0:	2300      	movs	r3, #0
 80054c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	3b01      	subs	r3, #1
 80054c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689a      	ldr	r2, [r3, #8]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	4013      	ands	r3, r2
 80054d4:	68ba      	ldr	r2, [r7, #8]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	bf0c      	ite	eq
 80054da:	2301      	moveq	r3, #1
 80054dc:	2300      	movne	r3, #0
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	461a      	mov	r2, r3
 80054e2:	79fb      	ldrb	r3, [r7, #7]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d19b      	bne.n	8005420 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	20000020 	.word	0x20000020

080054f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b08a      	sub	sp, #40	; 0x28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	607a      	str	r2, [r7, #4]
 8005504:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005506:	2300      	movs	r3, #0
 8005508:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800550a:	f7fd fe0d 	bl	8003128 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005512:	1a9b      	subs	r3, r3, r2
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	4413      	add	r3, r2
 8005518:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800551a:	f7fd fe05 	bl	8003128 <HAL_GetTick>
 800551e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	330c      	adds	r3, #12
 8005526:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005528:	4b3d      	ldr	r3, [pc, #244]	; (8005620 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	4613      	mov	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4413      	add	r3, r2
 8005532:	00da      	lsls	r2, r3, #3
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	0d1b      	lsrs	r3, r3, #20
 8005538:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800553a:	fb02 f303 	mul.w	r3, r2, r3
 800553e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005540:	e060      	b.n	8005604 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005548:	d107      	bne.n	800555a <SPI_WaitFifoStateUntilTimeout+0x62>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d104      	bne.n	800555a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	b2db      	uxtb	r3, r3
 8005556:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005558:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005560:	d050      	beq.n	8005604 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005562:	f7fd fde1 	bl	8003128 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800556e:	429a      	cmp	r2, r3
 8005570:	d902      	bls.n	8005578 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005574:	2b00      	cmp	r3, #0
 8005576:	d13d      	bne.n	80055f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005586:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005590:	d111      	bne.n	80055b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800559a:	d004      	beq.n	80055a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055a4:	d107      	bne.n	80055b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055be:	d10f      	bne.n	80055e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e010      	b.n	8005616 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	3b01      	subs	r3, #1
 8005602:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689a      	ldr	r2, [r3, #8]
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	4013      	ands	r3, r2
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	429a      	cmp	r2, r3
 8005612:	d196      	bne.n	8005542 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3728      	adds	r7, #40	; 0x28
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	20000020 	.word	0x20000020

08005624 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b086      	sub	sp, #24
 8005628:	af02      	add	r7, sp, #8
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2200      	movs	r2, #0
 8005638:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f7ff ff5b 	bl	80054f8 <SPI_WaitFifoStateUntilTimeout>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d007      	beq.n	8005658 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800564c:	f043 0220 	orr.w	r2, r3, #32
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	e027      	b.n	80056a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	9300      	str	r3, [sp, #0]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2200      	movs	r2, #0
 8005660:	2180      	movs	r1, #128	; 0x80
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f7ff fec0 	bl	80053e8 <SPI_WaitFlagStateUntilTimeout>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d007      	beq.n	800567e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005672:	f043 0220 	orr.w	r2, r3, #32
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e014      	b.n	80056a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	9300      	str	r3, [sp, #0]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2200      	movs	r2, #0
 8005686:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f7ff ff34 	bl	80054f8 <SPI_WaitFifoStateUntilTimeout>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d007      	beq.n	80056a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800569a:	f043 0220 	orr.w	r2, r3, #32
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e000      	b.n	80056a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e049      	b.n	8005756 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d106      	bne.n	80056dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7fc fcdc 	bl	8002094 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	3304      	adds	r3, #4
 80056ec:	4619      	mov	r1, r3
 80056ee:	4610      	mov	r0, r2
 80056f0:	f000 fba0 	bl	8005e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3708      	adds	r7, #8
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
	...

08005760 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	d001      	beq.n	8005778 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e033      	b.n	80057e0 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2202      	movs	r2, #2
 800577c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a19      	ldr	r2, [pc, #100]	; (80057ec <HAL_TIM_Base_Start+0x8c>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d009      	beq.n	800579e <HAL_TIM_Base_Start+0x3e>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005792:	d004      	beq.n	800579e <HAL_TIM_Base_Start+0x3e>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a15      	ldr	r2, [pc, #84]	; (80057f0 <HAL_TIM_Base_Start+0x90>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d115      	bne.n	80057ca <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	689a      	ldr	r2, [r3, #8]
 80057a4:	4b13      	ldr	r3, [pc, #76]	; (80057f4 <HAL_TIM_Base_Start+0x94>)
 80057a6:	4013      	ands	r3, r2
 80057a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2b06      	cmp	r3, #6
 80057ae:	d015      	beq.n	80057dc <HAL_TIM_Base_Start+0x7c>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057b6:	d011      	beq.n	80057dc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0201 	orr.w	r2, r2, #1
 80057c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c8:	e008      	b.n	80057dc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f042 0201 	orr.w	r2, r2, #1
 80057d8:	601a      	str	r2, [r3, #0]
 80057da:	e000      	b.n	80057de <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	40012c00 	.word	0x40012c00
 80057f0:	40014000 	.word	0x40014000
 80057f4:	00010007 	.word	0x00010007

080057f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d101      	bne.n	800580a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e049      	b.n	800589e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d106      	bne.n	8005824 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f841 	bl	80058a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2202      	movs	r2, #2
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	3304      	adds	r3, #4
 8005834:	4619      	mov	r1, r3
 8005836:	4610      	mov	r0, r2
 8005838:	f000 fafc 	bl	8005e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b083      	sub	sp, #12
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058ae:	bf00      	nop
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
	...

080058bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d109      	bne.n	80058e0 <HAL_TIM_PWM_Start+0x24>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	bf14      	ite	ne
 80058d8:	2301      	movne	r3, #1
 80058da:	2300      	moveq	r3, #0
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	e03c      	b.n	800595a <HAL_TIM_PWM_Start+0x9e>
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	2b04      	cmp	r3, #4
 80058e4:	d109      	bne.n	80058fa <HAL_TIM_PWM_Start+0x3e>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	bf14      	ite	ne
 80058f2:	2301      	movne	r3, #1
 80058f4:	2300      	moveq	r3, #0
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	e02f      	b.n	800595a <HAL_TIM_PWM_Start+0x9e>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d109      	bne.n	8005914 <HAL_TIM_PWM_Start+0x58>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b01      	cmp	r3, #1
 800590a:	bf14      	ite	ne
 800590c:	2301      	movne	r3, #1
 800590e:	2300      	moveq	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	e022      	b.n	800595a <HAL_TIM_PWM_Start+0x9e>
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	2b0c      	cmp	r3, #12
 8005918:	d109      	bne.n	800592e <HAL_TIM_PWM_Start+0x72>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b01      	cmp	r3, #1
 8005924:	bf14      	ite	ne
 8005926:	2301      	movne	r3, #1
 8005928:	2300      	moveq	r3, #0
 800592a:	b2db      	uxtb	r3, r3
 800592c:	e015      	b.n	800595a <HAL_TIM_PWM_Start+0x9e>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b10      	cmp	r3, #16
 8005932:	d109      	bne.n	8005948 <HAL_TIM_PWM_Start+0x8c>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b01      	cmp	r3, #1
 800593e:	bf14      	ite	ne
 8005940:	2301      	movne	r3, #1
 8005942:	2300      	moveq	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	e008      	b.n	800595a <HAL_TIM_PWM_Start+0x9e>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b01      	cmp	r3, #1
 8005952:	bf14      	ite	ne
 8005954:	2301      	movne	r3, #1
 8005956:	2300      	moveq	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d001      	beq.n	8005962 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e07e      	b.n	8005a60 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d104      	bne.n	8005972 <HAL_TIM_PWM_Start+0xb6>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005970:	e023      	b.n	80059ba <HAL_TIM_PWM_Start+0xfe>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b04      	cmp	r3, #4
 8005976:	d104      	bne.n	8005982 <HAL_TIM_PWM_Start+0xc6>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2202      	movs	r2, #2
 800597c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005980:	e01b      	b.n	80059ba <HAL_TIM_PWM_Start+0xfe>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	2b08      	cmp	r3, #8
 8005986:	d104      	bne.n	8005992 <HAL_TIM_PWM_Start+0xd6>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005990:	e013      	b.n	80059ba <HAL_TIM_PWM_Start+0xfe>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b0c      	cmp	r3, #12
 8005996:	d104      	bne.n	80059a2 <HAL_TIM_PWM_Start+0xe6>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80059a0:	e00b      	b.n	80059ba <HAL_TIM_PWM_Start+0xfe>
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b10      	cmp	r3, #16
 80059a6:	d104      	bne.n	80059b2 <HAL_TIM_PWM_Start+0xf6>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059b0:	e003      	b.n	80059ba <HAL_TIM_PWM_Start+0xfe>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2202      	movs	r2, #2
 80059b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2201      	movs	r2, #1
 80059c0:	6839      	ldr	r1, [r7, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 fdb2 	bl	800652c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a26      	ldr	r2, [pc, #152]	; (8005a68 <HAL_TIM_PWM_Start+0x1ac>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d009      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x12a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a25      	ldr	r2, [pc, #148]	; (8005a6c <HAL_TIM_PWM_Start+0x1b0>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d004      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x12a>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a23      	ldr	r2, [pc, #140]	; (8005a70 <HAL_TIM_PWM_Start+0x1b4>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <HAL_TIM_PWM_Start+0x12e>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <HAL_TIM_PWM_Start+0x130>
 80059ea:	2300      	movs	r3, #0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d007      	beq.n	8005a00 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059fe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a18      	ldr	r2, [pc, #96]	; (8005a68 <HAL_TIM_PWM_Start+0x1ac>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d009      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x162>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a12:	d004      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x162>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a14      	ldr	r2, [pc, #80]	; (8005a6c <HAL_TIM_PWM_Start+0x1b0>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d115      	bne.n	8005a4a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	4b13      	ldr	r3, [pc, #76]	; (8005a74 <HAL_TIM_PWM_Start+0x1b8>)
 8005a26:	4013      	ands	r3, r2
 8005a28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2b06      	cmp	r3, #6
 8005a2e:	d015      	beq.n	8005a5c <HAL_TIM_PWM_Start+0x1a0>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a36:	d011      	beq.n	8005a5c <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0201 	orr.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a48:	e008      	b.n	8005a5c <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f042 0201 	orr.w	r2, r2, #1
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	e000      	b.n	8005a5e <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	40012c00 	.word	0x40012c00
 8005a6c:	40014000 	.word	0x40014000
 8005a70:	40014400 	.word	0x40014400
 8005a74:	00010007 	.word	0x00010007

08005a78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b086      	sub	sp, #24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a84:	2300      	movs	r3, #0
 8005a86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d101      	bne.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a92:	2302      	movs	r3, #2
 8005a94:	e0ff      	b.n	8005c96 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2b14      	cmp	r3, #20
 8005aa2:	f200 80f0 	bhi.w	8005c86 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005aa6:	a201      	add	r2, pc, #4	; (adr r2, 8005aac <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aac:	08005b01 	.word	0x08005b01
 8005ab0:	08005c87 	.word	0x08005c87
 8005ab4:	08005c87 	.word	0x08005c87
 8005ab8:	08005c87 	.word	0x08005c87
 8005abc:	08005b41 	.word	0x08005b41
 8005ac0:	08005c87 	.word	0x08005c87
 8005ac4:	08005c87 	.word	0x08005c87
 8005ac8:	08005c87 	.word	0x08005c87
 8005acc:	08005b83 	.word	0x08005b83
 8005ad0:	08005c87 	.word	0x08005c87
 8005ad4:	08005c87 	.word	0x08005c87
 8005ad8:	08005c87 	.word	0x08005c87
 8005adc:	08005bc3 	.word	0x08005bc3
 8005ae0:	08005c87 	.word	0x08005c87
 8005ae4:	08005c87 	.word	0x08005c87
 8005ae8:	08005c87 	.word	0x08005c87
 8005aec:	08005c05 	.word	0x08005c05
 8005af0:	08005c87 	.word	0x08005c87
 8005af4:	08005c87 	.word	0x08005c87
 8005af8:	08005c87 	.word	0x08005c87
 8005afc:	08005c45 	.word	0x08005c45
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68b9      	ldr	r1, [r7, #8]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f000 f9f8 	bl	8005efc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	699a      	ldr	r2, [r3, #24]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f042 0208 	orr.w	r2, r2, #8
 8005b1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	699a      	ldr	r2, [r3, #24]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0204 	bic.w	r2, r2, #4
 8005b2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6999      	ldr	r1, [r3, #24]
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	691a      	ldr	r2, [r3, #16]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	619a      	str	r2, [r3, #24]
      break;
 8005b3e:	e0a5      	b.n	8005c8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fa54 	bl	8005ff4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699a      	ldr	r2, [r3, #24]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	699a      	ldr	r2, [r3, #24]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6999      	ldr	r1, [r3, #24]
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	021a      	lsls	r2, r3, #8
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	619a      	str	r2, [r3, #24]
      break;
 8005b80:	e084      	b.n	8005c8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68b9      	ldr	r1, [r7, #8]
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f000 faad 	bl	80060e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	69da      	ldr	r2, [r3, #28]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f042 0208 	orr.w	r2, r2, #8
 8005b9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	69da      	ldr	r2, [r3, #28]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f022 0204 	bic.w	r2, r2, #4
 8005bac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	69d9      	ldr	r1, [r3, #28]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	691a      	ldr	r2, [r3, #16]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	61da      	str	r2, [r3, #28]
      break;
 8005bc0:	e064      	b.n	8005c8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68b9      	ldr	r1, [r7, #8]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 fb05 	bl	80061d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	69da      	ldr	r2, [r3, #28]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	69da      	ldr	r2, [r3, #28]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	69d9      	ldr	r1, [r3, #28]
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	021a      	lsls	r2, r3, #8
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	61da      	str	r2, [r3, #28]
      break;
 8005c02:	e043      	b.n	8005c8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68b9      	ldr	r1, [r7, #8]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f000 fb42 	bl	8006294 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f042 0208 	orr.w	r2, r2, #8
 8005c1e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f022 0204 	bic.w	r2, r2, #4
 8005c2e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	691a      	ldr	r2, [r3, #16]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c42:	e023      	b.n	8005c8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68b9      	ldr	r1, [r7, #8]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f000 fb7a 	bl	8006344 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c5e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c6e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	021a      	lsls	r2, r3, #8
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c84:	e002      	b.n	8005c8c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	75fb      	strb	r3, [r7, #23]
      break;
 8005c8a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c94:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3718      	adds	r7, #24
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop

08005ca0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005caa:	2300      	movs	r3, #0
 8005cac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d101      	bne.n	8005cbc <HAL_TIM_ConfigClockSource+0x1c>
 8005cb8:	2302      	movs	r3, #2
 8005cba:	e0b6      	b.n	8005e2a <HAL_TIM_ConfigClockSource+0x18a>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005cde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ce6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cf8:	d03e      	beq.n	8005d78 <HAL_TIM_ConfigClockSource+0xd8>
 8005cfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cfe:	f200 8087 	bhi.w	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d06:	f000 8086 	beq.w	8005e16 <HAL_TIM_ConfigClockSource+0x176>
 8005d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d0e:	d87f      	bhi.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d10:	2b70      	cmp	r3, #112	; 0x70
 8005d12:	d01a      	beq.n	8005d4a <HAL_TIM_ConfigClockSource+0xaa>
 8005d14:	2b70      	cmp	r3, #112	; 0x70
 8005d16:	d87b      	bhi.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d18:	2b60      	cmp	r3, #96	; 0x60
 8005d1a:	d050      	beq.n	8005dbe <HAL_TIM_ConfigClockSource+0x11e>
 8005d1c:	2b60      	cmp	r3, #96	; 0x60
 8005d1e:	d877      	bhi.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d20:	2b50      	cmp	r3, #80	; 0x50
 8005d22:	d03c      	beq.n	8005d9e <HAL_TIM_ConfigClockSource+0xfe>
 8005d24:	2b50      	cmp	r3, #80	; 0x50
 8005d26:	d873      	bhi.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d28:	2b40      	cmp	r3, #64	; 0x40
 8005d2a:	d058      	beq.n	8005dde <HAL_TIM_ConfigClockSource+0x13e>
 8005d2c:	2b40      	cmp	r3, #64	; 0x40
 8005d2e:	d86f      	bhi.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d30:	2b30      	cmp	r3, #48	; 0x30
 8005d32:	d064      	beq.n	8005dfe <HAL_TIM_ConfigClockSource+0x15e>
 8005d34:	2b30      	cmp	r3, #48	; 0x30
 8005d36:	d86b      	bhi.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d38:	2b20      	cmp	r3, #32
 8005d3a:	d060      	beq.n	8005dfe <HAL_TIM_ConfigClockSource+0x15e>
 8005d3c:	2b20      	cmp	r3, #32
 8005d3e:	d867      	bhi.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d05c      	beq.n	8005dfe <HAL_TIM_ConfigClockSource+0x15e>
 8005d44:	2b10      	cmp	r3, #16
 8005d46:	d05a      	beq.n	8005dfe <HAL_TIM_ConfigClockSource+0x15e>
 8005d48:	e062      	b.n	8005e10 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6818      	ldr	r0, [r3, #0]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	6899      	ldr	r1, [r3, #8]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f000 fbc7 	bl	80064ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005d6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	609a      	str	r2, [r3, #8]
      break;
 8005d76:	e04f      	b.n	8005e18 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6818      	ldr	r0, [r3, #0]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	6899      	ldr	r1, [r3, #8]
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f000 fbb0 	bl	80064ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689a      	ldr	r2, [r3, #8]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d9a:	609a      	str	r2, [r3, #8]
      break;
 8005d9c:	e03c      	b.n	8005e18 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6818      	ldr	r0, [r3, #0]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	6859      	ldr	r1, [r3, #4]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	461a      	mov	r2, r3
 8005dac:	f000 fb24 	bl	80063f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2150      	movs	r1, #80	; 0x50
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 fb7d 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005dbc:	e02c      	b.n	8005e18 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6818      	ldr	r0, [r3, #0]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	6859      	ldr	r1, [r3, #4]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	461a      	mov	r2, r3
 8005dcc:	f000 fb43 	bl	8006456 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2160      	movs	r1, #96	; 0x60
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f000 fb6d 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005ddc:	e01c      	b.n	8005e18 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6818      	ldr	r0, [r3, #0]
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	6859      	ldr	r1, [r3, #4]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	461a      	mov	r2, r3
 8005dec:	f000 fb04 	bl	80063f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2140      	movs	r1, #64	; 0x40
 8005df6:	4618      	mov	r0, r3
 8005df8:	f000 fb5d 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005dfc:	e00c      	b.n	8005e18 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4619      	mov	r1, r3
 8005e08:	4610      	mov	r0, r2
 8005e0a:	f000 fb54 	bl	80064b6 <TIM_ITRx_SetConfig>
      break;
 8005e0e:	e003      	b.n	8005e18 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	73fb      	strb	r3, [r7, #15]
      break;
 8005e14:	e000      	b.n	8005e18 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005e16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
	...

08005e34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a2a      	ldr	r2, [pc, #168]	; (8005ef0 <TIM_Base_SetConfig+0xbc>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d003      	beq.n	8005e54 <TIM_Base_SetConfig+0x20>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e52:	d108      	bne.n	8005e66 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a21      	ldr	r2, [pc, #132]	; (8005ef0 <TIM_Base_SetConfig+0xbc>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d00b      	beq.n	8005e86 <TIM_Base_SetConfig+0x52>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e74:	d007      	beq.n	8005e86 <TIM_Base_SetConfig+0x52>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a1e      	ldr	r2, [pc, #120]	; (8005ef4 <TIM_Base_SetConfig+0xc0>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d003      	beq.n	8005e86 <TIM_Base_SetConfig+0x52>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a1d      	ldr	r2, [pc, #116]	; (8005ef8 <TIM_Base_SetConfig+0xc4>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d108      	bne.n	8005e98 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a0c      	ldr	r2, [pc, #48]	; (8005ef0 <TIM_Base_SetConfig+0xbc>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d007      	beq.n	8005ed4 <TIM_Base_SetConfig+0xa0>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4a0b      	ldr	r2, [pc, #44]	; (8005ef4 <TIM_Base_SetConfig+0xc0>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d003      	beq.n	8005ed4 <TIM_Base_SetConfig+0xa0>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a0a      	ldr	r2, [pc, #40]	; (8005ef8 <TIM_Base_SetConfig+0xc4>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d103      	bne.n	8005edc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	691a      	ldr	r2, [r3, #16]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	615a      	str	r2, [r3, #20]
}
 8005ee2:	bf00      	nop
 8005ee4:	3714      	adds	r7, #20
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	40012c00 	.word	0x40012c00
 8005ef4:	40014000 	.word	0x40014000
 8005ef8:	40014400 	.word	0x40014400

08005efc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	f023 0201 	bic.w	r2, r3, #1
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a1b      	ldr	r3, [r3, #32]
 8005f16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f023 0303 	bic.w	r3, r3, #3
 8005f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f023 0302 	bic.w	r3, r3, #2
 8005f48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a24      	ldr	r2, [pc, #144]	; (8005fe8 <TIM_OC1_SetConfig+0xec>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d007      	beq.n	8005f6c <TIM_OC1_SetConfig+0x70>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a23      	ldr	r2, [pc, #140]	; (8005fec <TIM_OC1_SetConfig+0xf0>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d003      	beq.n	8005f6c <TIM_OC1_SetConfig+0x70>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a22      	ldr	r2, [pc, #136]	; (8005ff0 <TIM_OC1_SetConfig+0xf4>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d10c      	bne.n	8005f86 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	f023 0308 	bic.w	r3, r3, #8
 8005f72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	f023 0304 	bic.w	r3, r3, #4
 8005f84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a17      	ldr	r2, [pc, #92]	; (8005fe8 <TIM_OC1_SetConfig+0xec>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d007      	beq.n	8005f9e <TIM_OC1_SetConfig+0xa2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a16      	ldr	r2, [pc, #88]	; (8005fec <TIM_OC1_SetConfig+0xf0>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d003      	beq.n	8005f9e <TIM_OC1_SetConfig+0xa2>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a15      	ldr	r2, [pc, #84]	; (8005ff0 <TIM_OC1_SetConfig+0xf4>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d111      	bne.n	8005fc2 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005fac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	685a      	ldr	r2, [r3, #4]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	621a      	str	r2, [r3, #32]
}
 8005fdc:	bf00      	nop
 8005fde:	371c      	adds	r7, #28
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr
 8005fe8:	40012c00 	.word	0x40012c00
 8005fec:	40014000 	.word	0x40014000
 8005ff0:	40014400 	.word	0x40014400

08005ff4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	f023 0210 	bic.w	r2, r3, #16
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	699b      	ldr	r3, [r3, #24]
 800601a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800602e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	021b      	lsls	r3, r3, #8
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	4313      	orrs	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	f023 0320 	bic.w	r3, r3, #32
 8006042:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	011b      	lsls	r3, r3, #4
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4313      	orrs	r3, r2
 800604e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a22      	ldr	r2, [pc, #136]	; (80060dc <TIM_OC2_SetConfig+0xe8>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d10d      	bne.n	8006074 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800605e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	011b      	lsls	r3, r3, #4
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	4313      	orrs	r3, r2
 800606a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006072:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a19      	ldr	r2, [pc, #100]	; (80060dc <TIM_OC2_SetConfig+0xe8>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d007      	beq.n	800608c <TIM_OC2_SetConfig+0x98>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a18      	ldr	r2, [pc, #96]	; (80060e0 <TIM_OC2_SetConfig+0xec>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d003      	beq.n	800608c <TIM_OC2_SetConfig+0x98>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a17      	ldr	r2, [pc, #92]	; (80060e4 <TIM_OC2_SetConfig+0xf0>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d113      	bne.n	80060b4 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006092:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800609a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	621a      	str	r2, [r3, #32]
}
 80060ce:	bf00      	nop
 80060d0:	371c      	adds	r7, #28
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	40012c00 	.word	0x40012c00
 80060e0:	40014000 	.word	0x40014000
 80060e4:	40014400 	.word	0x40014400

080060e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800611a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f023 0303 	bic.w	r3, r3, #3
 8006122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	4313      	orrs	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	021b      	lsls	r3, r3, #8
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	4313      	orrs	r3, r2
 8006140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a21      	ldr	r2, [pc, #132]	; (80061cc <TIM_OC3_SetConfig+0xe4>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d10d      	bne.n	8006166 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	021b      	lsls	r3, r3, #8
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a18      	ldr	r2, [pc, #96]	; (80061cc <TIM_OC3_SetConfig+0xe4>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d007      	beq.n	800617e <TIM_OC3_SetConfig+0x96>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a17      	ldr	r2, [pc, #92]	; (80061d0 <TIM_OC3_SetConfig+0xe8>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d003      	beq.n	800617e <TIM_OC3_SetConfig+0x96>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a16      	ldr	r2, [pc, #88]	; (80061d4 <TIM_OC3_SetConfig+0xec>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d113      	bne.n	80061a6 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800618c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	4313      	orrs	r3, r2
 8006198:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	011b      	lsls	r3, r3, #4
 80061a0:	693a      	ldr	r2, [r7, #16]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685a      	ldr	r2, [r3, #4]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	621a      	str	r2, [r3, #32]
}
 80061c0:	bf00      	nop
 80061c2:	371c      	adds	r7, #28
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr
 80061cc:	40012c00 	.word	0x40012c00
 80061d0:	40014000 	.word	0x40014000
 80061d4:	40014400 	.word	0x40014400

080061d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061d8:	b480      	push	{r7}
 80061da:	b087      	sub	sp, #28
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a1b      	ldr	r3, [r3, #32]
 80061f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800620a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	021b      	lsls	r3, r3, #8
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	4313      	orrs	r3, r2
 800621e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006226:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	031b      	lsls	r3, r3, #12
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	4313      	orrs	r3, r2
 8006232:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a14      	ldr	r2, [pc, #80]	; (8006288 <TIM_OC4_SetConfig+0xb0>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d007      	beq.n	800624c <TIM_OC4_SetConfig+0x74>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a13      	ldr	r2, [pc, #76]	; (800628c <TIM_OC4_SetConfig+0xb4>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d003      	beq.n	800624c <TIM_OC4_SetConfig+0x74>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	4a12      	ldr	r2, [pc, #72]	; (8006290 <TIM_OC4_SetConfig+0xb8>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d109      	bne.n	8006260 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006252:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	019b      	lsls	r3, r3, #6
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	4313      	orrs	r3, r2
 800625e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	621a      	str	r2, [r3, #32]
}
 800627a:	bf00      	nop
 800627c:	371c      	adds	r7, #28
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	40012c00 	.word	0x40012c00
 800628c:	40014000 	.word	0x40014000
 8006290:	40014400 	.word	0x40014400

08006294 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80062d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	041b      	lsls	r3, r3, #16
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a13      	ldr	r2, [pc, #76]	; (8006338 <TIM_OC5_SetConfig+0xa4>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d007      	beq.n	80062fe <TIM_OC5_SetConfig+0x6a>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a12      	ldr	r2, [pc, #72]	; (800633c <TIM_OC5_SetConfig+0xa8>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d003      	beq.n	80062fe <TIM_OC5_SetConfig+0x6a>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a11      	ldr	r2, [pc, #68]	; (8006340 <TIM_OC5_SetConfig+0xac>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d109      	bne.n	8006312 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006304:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	021b      	lsls	r3, r3, #8
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	4313      	orrs	r3, r2
 8006310:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	621a      	str	r2, [r3, #32]
}
 800632c:	bf00      	nop
 800632e:	371c      	adds	r7, #28
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr
 8006338:	40012c00 	.word	0x40012c00
 800633c:	40014000 	.word	0x40014000
 8006340:	40014400 	.word	0x40014400

08006344 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800636a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	021b      	lsls	r3, r3, #8
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	4313      	orrs	r3, r2
 8006382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800638a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	051b      	lsls	r3, r3, #20
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	4313      	orrs	r3, r2
 8006396:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a14      	ldr	r2, [pc, #80]	; (80063ec <TIM_OC6_SetConfig+0xa8>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d007      	beq.n	80063b0 <TIM_OC6_SetConfig+0x6c>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a13      	ldr	r2, [pc, #76]	; (80063f0 <TIM_OC6_SetConfig+0xac>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d003      	beq.n	80063b0 <TIM_OC6_SetConfig+0x6c>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a12      	ldr	r2, [pc, #72]	; (80063f4 <TIM_OC6_SetConfig+0xb0>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d109      	bne.n	80063c4 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	029b      	lsls	r3, r3, #10
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	68fa      	ldr	r2, [r7, #12]
 80063ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	621a      	str	r2, [r3, #32]
}
 80063de:	bf00      	nop
 80063e0:	371c      	adds	r7, #28
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	40012c00 	.word	0x40012c00
 80063f0:	40014000 	.word	0x40014000
 80063f4:	40014400 	.word	0x40014400

080063f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	f023 0201 	bic.w	r2, r3, #1
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006422:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	011b      	lsls	r3, r3, #4
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	4313      	orrs	r3, r2
 800642c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f023 030a 	bic.w	r3, r3, #10
 8006434:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	4313      	orrs	r3, r2
 800643c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	621a      	str	r2, [r3, #32]
}
 800644a:	bf00      	nop
 800644c:	371c      	adds	r7, #28
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006456:	b480      	push	{r7}
 8006458:	b087      	sub	sp, #28
 800645a:	af00      	add	r7, sp, #0
 800645c:	60f8      	str	r0, [r7, #12]
 800645e:	60b9      	str	r1, [r7, #8]
 8006460:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	f023 0210 	bic.w	r2, r3, #16
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006480:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	031b      	lsls	r3, r3, #12
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	4313      	orrs	r3, r2
 800648a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006492:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	621a      	str	r2, [r3, #32]
}
 80064aa:	bf00      	nop
 80064ac:	371c      	adds	r7, #28
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	f043 0307 	orr.w	r3, r3, #7
 80064d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	609a      	str	r2, [r3, #8]
}
 80064e0:	bf00      	nop
 80064e2:	3714      	adds	r7, #20
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b087      	sub	sp, #28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
 80064f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006506:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	021a      	lsls	r2, r3, #8
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	431a      	orrs	r2, r3
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	4313      	orrs	r3, r2
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	4313      	orrs	r3, r2
 8006518:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	609a      	str	r2, [r3, #8]
}
 8006520:	bf00      	nop
 8006522:	371c      	adds	r7, #28
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	f003 031f 	and.w	r3, r3, #31
 800653e:	2201      	movs	r2, #1
 8006540:	fa02 f303 	lsl.w	r3, r2, r3
 8006544:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	6a1a      	ldr	r2, [r3, #32]
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	43db      	mvns	r3, r3
 800654e:	401a      	ands	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6a1a      	ldr	r2, [r3, #32]
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f003 031f 	and.w	r3, r3, #31
 800655e:	6879      	ldr	r1, [r7, #4]
 8006560:	fa01 f303 	lsl.w	r3, r1, r3
 8006564:	431a      	orrs	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	621a      	str	r2, [r3, #32]
}
 800656a:	bf00      	nop
 800656c:	371c      	adds	r7, #28
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
	...

08006578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006578:	b480      	push	{r7}
 800657a:	b085      	sub	sp, #20
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006588:	2b01      	cmp	r3, #1
 800658a:	d101      	bne.n	8006590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800658c:	2302      	movs	r3, #2
 800658e:	e04f      	b.n	8006630 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a21      	ldr	r2, [pc, #132]	; (800663c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d108      	bne.n	80065cc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80065c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a14      	ldr	r2, [pc, #80]	; (800663c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d009      	beq.n	8006604 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065f8:	d004      	beq.n	8006604 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a10      	ldr	r2, [pc, #64]	; (8006640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d10c      	bne.n	800661e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800660a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	68ba      	ldr	r2, [r7, #8]
 8006612:	4313      	orrs	r3, r2
 8006614:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3714      	adds	r7, #20
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr
 800663c:	40012c00 	.word	0x40012c00
 8006640:	40014000 	.word	0x40014000

08006644 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006644:	b480      	push	{r7}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800664e:	2300      	movs	r3, #0
 8006650:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006658:	2b01      	cmp	r3, #1
 800665a:	d101      	bne.n	8006660 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800665c:	2302      	movs	r3, #2
 800665e:	e060      	b.n	8006722 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	4313      	orrs	r3, r2
 8006674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	4313      	orrs	r3, r2
 8006682:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	4313      	orrs	r3, r2
 8006690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4313      	orrs	r3, r2
 800669e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	695b      	ldr	r3, [r3, #20]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c6:	4313      	orrs	r3, r2
 80066c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	041b      	lsls	r3, r3, #16
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a14      	ldr	r2, [pc, #80]	; (8006730 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d115      	bne.n	8006710 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ee:	051b      	lsls	r3, r3, #20
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	4313      	orrs	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3714      	adds	r7, #20
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	40012c00 	.word	0x40012c00

08006734 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e040      	b.n	80067c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800674a:	2b00      	cmp	r3, #0
 800674c:	d106      	bne.n	800675c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7fb fd7e 	bl	8002258 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2224      	movs	r2, #36	; 0x24
 8006760:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0201 	bic.w	r2, r2, #1
 8006770:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 fc18 	bl	8006fa8 <UART_SetConfig>
 8006778:	4603      	mov	r3, r0
 800677a:	2b01      	cmp	r3, #1
 800677c:	d101      	bne.n	8006782 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e022      	b.n	80067c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006786:	2b00      	cmp	r3, #0
 8006788:	d002      	beq.n	8006790 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fe66 	bl	800745c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800679e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689a      	ldr	r2, [r3, #8]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80067ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f042 0201 	orr.w	r2, r2, #1
 80067be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 feed 	bl	80075a0 <UART_CheckIdleState>
 80067c6:	4603      	mov	r3, r0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3708      	adds	r7, #8
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08a      	sub	sp, #40	; 0x28
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	603b      	str	r3, [r7, #0]
 80067dc:	4613      	mov	r3, r2
 80067de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067e4:	2b20      	cmp	r3, #32
 80067e6:	f040 8082 	bne.w	80068ee <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d002      	beq.n	80067f6 <HAL_UART_Transmit+0x26>
 80067f0:	88fb      	ldrh	r3, [r7, #6]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d101      	bne.n	80067fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e07a      	b.n	80068f0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006800:	2b01      	cmp	r3, #1
 8006802:	d101      	bne.n	8006808 <HAL_UART_Transmit+0x38>
 8006804:	2302      	movs	r3, #2
 8006806:	e073      	b.n	80068f0 <HAL_UART_Transmit+0x120>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2200      	movs	r2, #0
 8006814:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2221      	movs	r2, #33	; 0x21
 800681c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800681e:	f7fc fc83 	bl	8003128 <HAL_GetTick>
 8006822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	88fa      	ldrh	r2, [r7, #6]
 8006828:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	88fa      	ldrh	r2, [r7, #6]
 8006830:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800683c:	d108      	bne.n	8006850 <HAL_UART_Transmit+0x80>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d104      	bne.n	8006850 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006846:	2300      	movs	r3, #0
 8006848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	61bb      	str	r3, [r7, #24]
 800684e:	e003      	b.n	8006858 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006854:	2300      	movs	r3, #0
 8006856:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006860:	e02d      	b.n	80068be <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	2200      	movs	r2, #0
 800686a:	2180      	movs	r1, #128	; 0x80
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 fee0 	bl	8007632 <UART_WaitOnFlagUntilTimeout>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d001      	beq.n	800687c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e039      	b.n	80068f0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d10b      	bne.n	800689a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	881a      	ldrh	r2, [r3, #0]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800688e:	b292      	uxth	r2, r2
 8006890:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	3302      	adds	r3, #2
 8006896:	61bb      	str	r3, [r7, #24]
 8006898:	e008      	b.n	80068ac <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	781a      	ldrb	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	b292      	uxth	r2, r2
 80068a4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	3301      	adds	r3, #1
 80068aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	3b01      	subs	r3, #1
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1cb      	bne.n	8006862 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	2200      	movs	r2, #0
 80068d2:	2140      	movs	r1, #64	; 0x40
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f000 feac 	bl	8007632 <UART_WaitOnFlagUntilTimeout>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80068e0:	2303      	movs	r3, #3
 80068e2:	e005      	b.n	80068f0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2220      	movs	r2, #32
 80068e8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80068ea:	2300      	movs	r3, #0
 80068ec:	e000      	b.n	80068f0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80068ee:	2302      	movs	r3, #2
  }
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3720      	adds	r7, #32
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b08a      	sub	sp, #40	; 0x28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	4613      	mov	r3, r2
 8006904:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800690a:	2b20      	cmp	r3, #32
 800690c:	d142      	bne.n	8006994 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d002      	beq.n	800691a <HAL_UART_Receive_IT+0x22>
 8006914:	88fb      	ldrh	r3, [r7, #6]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d101      	bne.n	800691e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e03b      	b.n	8006996 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006924:	2b01      	cmp	r3, #1
 8006926:	d101      	bne.n	800692c <HAL_UART_Receive_IT+0x34>
 8006928:	2302      	movs	r3, #2
 800692a:	e034      	b.n	8006996 <HAL_UART_Receive_IT+0x9e>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a18      	ldr	r2, [pc, #96]	; (80069a0 <HAL_UART_Receive_IT+0xa8>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d01f      	beq.n	8006984 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d018      	beq.n	8006984 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	613b      	str	r3, [r7, #16]
   return(result);
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006966:	627b      	str	r3, [r7, #36]	; 0x24
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	461a      	mov	r2, r3
 800696e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006970:	623b      	str	r3, [r7, #32]
 8006972:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	69f9      	ldr	r1, [r7, #28]
 8006976:	6a3a      	ldr	r2, [r7, #32]
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	61bb      	str	r3, [r7, #24]
   return(result);
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e6      	bne.n	8006952 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006984:	88fb      	ldrh	r3, [r7, #6]
 8006986:	461a      	mov	r2, r3
 8006988:	68b9      	ldr	r1, [r7, #8]
 800698a:	68f8      	ldr	r0, [r7, #12]
 800698c:	f000 ff16 	bl	80077bc <UART_Start_Receive_IT>
 8006990:	4603      	mov	r3, r0
 8006992:	e000      	b.n	8006996 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006994:	2302      	movs	r3, #2
  }
}
 8006996:	4618      	mov	r0, r3
 8006998:	3728      	adds	r7, #40	; 0x28
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	40008000 	.word	0x40008000

080069a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b0ba      	sub	sp, #232	; 0xe8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	69db      	ldr	r3, [r3, #28]
 80069b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80069ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80069ce:	f640 030f 	movw	r3, #2063	; 0x80f
 80069d2:	4013      	ands	r3, r2
 80069d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80069d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d115      	bne.n	8006a0c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80069e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069e4:	f003 0320 	and.w	r3, r3, #32
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00f      	beq.n	8006a0c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80069ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069f0:	f003 0320 	and.w	r3, r3, #32
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d009      	beq.n	8006a0c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f000 82a6 	beq.w	8006f4e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	4798      	blx	r3
      }
      return;
 8006a0a:	e2a0      	b.n	8006f4e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006a0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 8117 	beq.w	8006c44 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a1a:	f003 0301 	and.w	r3, r3, #1
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d106      	bne.n	8006a30 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006a22:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006a26:	4b85      	ldr	r3, [pc, #532]	; (8006c3c <HAL_UART_IRQHandler+0x298>)
 8006a28:	4013      	ands	r3, r2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 810a 	beq.w	8006c44 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a34:	f003 0301 	and.w	r3, r3, #1
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d011      	beq.n	8006a60 <HAL_UART_IRQHandler+0xbc>
 8006a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d00b      	beq.n	8006a60 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a56:	f043 0201 	orr.w	r2, r3, #1
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d011      	beq.n	8006a90 <HAL_UART_IRQHandler+0xec>
 8006a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a70:	f003 0301 	and.w	r3, r3, #1
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00b      	beq.n	8006a90 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2202      	movs	r2, #2
 8006a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a86:	f043 0204 	orr.w	r2, r3, #4
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a94:	f003 0304 	and.w	r3, r3, #4
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d011      	beq.n	8006ac0 <HAL_UART_IRQHandler+0x11c>
 8006a9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d00b      	beq.n	8006ac0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2204      	movs	r2, #4
 8006aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ab6:	f043 0202 	orr.w	r2, r3, #2
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ac4:	f003 0308 	and.w	r3, r3, #8
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d017      	beq.n	8006afc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ad0:	f003 0320 	and.w	r3, r3, #32
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d105      	bne.n	8006ae4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ad8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006adc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00b      	beq.n	8006afc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2208      	movs	r2, #8
 8006aea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006af2:	f043 0208 	orr.w	r2, r3, #8
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d012      	beq.n	8006b2e <HAL_UART_IRQHandler+0x18a>
 8006b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b0c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00c      	beq.n	8006b2e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b24:	f043 0220 	orr.w	r2, r3, #32
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f000 820c 	beq.w	8006f52 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b3e:	f003 0320 	and.w	r3, r3, #32
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d00d      	beq.n	8006b62 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b4a:	f003 0320 	and.w	r3, r3, #32
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d007      	beq.n	8006b62 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d003      	beq.n	8006b62 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b68:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b76:	2b40      	cmp	r3, #64	; 0x40
 8006b78:	d005      	beq.n	8006b86 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d04f      	beq.n	8006c26 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 fee2 	bl	8007950 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b96:	2b40      	cmp	r3, #64	; 0x40
 8006b98:	d141      	bne.n	8006c1e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	3308      	adds	r3, #8
 8006ba0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006ba8:	e853 3f00 	ldrex	r3, [r3]
 8006bac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006bb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006bb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	3308      	adds	r3, #8
 8006bc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006bc6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006bca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006bd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006bde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1d9      	bne.n	8006b9a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d013      	beq.n	8006c16 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf2:	4a13      	ldr	r2, [pc, #76]	; (8006c40 <HAL_UART_IRQHandler+0x29c>)
 8006bf4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7fc fccc 	bl	8003598 <HAL_DMA_Abort_IT>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d017      	beq.n	8006c36 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c0c:	687a      	ldr	r2, [r7, #4]
 8006c0e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006c10:	4610      	mov	r0, r2
 8006c12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c14:	e00f      	b.n	8006c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f9b0 	bl	8006f7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c1c:	e00b      	b.n	8006c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f9ac 	bl	8006f7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c24:	e007      	b.n	8006c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 f9a8 	bl	8006f7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006c34:	e18d      	b.n	8006f52 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c36:	bf00      	nop
    return;
 8006c38:	e18b      	b.n	8006f52 <HAL_UART_IRQHandler+0x5ae>
 8006c3a:	bf00      	nop
 8006c3c:	04000120 	.word	0x04000120
 8006c40:	08007a17 	.word	0x08007a17

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	f040 8146 	bne.w	8006eda <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c52:	f003 0310 	and.w	r3, r3, #16
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f000 813f 	beq.w	8006eda <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c60:	f003 0310 	and.w	r3, r3, #16
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 8138 	beq.w	8006eda <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2210      	movs	r2, #16
 8006c70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c7c:	2b40      	cmp	r3, #64	; 0x40
 8006c7e:	f040 80b4 	bne.w	8006dea <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c8e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f000 815f 	beq.w	8006f56 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006c9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	f080 8157 	bcs.w	8006f56 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006cae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 0320 	and.w	r3, r3, #32
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f040 8085 	bne.w	8006dce <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ccc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006cd0:	e853 3f00 	ldrex	r3, [r3]
 8006cd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006cd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006cdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ce0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006cee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006cf2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006cfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006cfe:	e841 2300 	strex	r3, r2, [r1]
 8006d02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006d06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1da      	bne.n	8006cc4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	3308      	adds	r3, #8
 8006d14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d18:	e853 3f00 	ldrex	r3, [r3]
 8006d1c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006d1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d20:	f023 0301 	bic.w	r3, r3, #1
 8006d24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	3308      	adds	r3, #8
 8006d2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006d32:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006d36:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d38:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006d3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1e1      	bne.n	8006d0e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3308      	adds	r3, #8
 8006d50:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d54:	e853 3f00 	ldrex	r3, [r3]
 8006d58:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3308      	adds	r3, #8
 8006d6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006d6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006d74:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006d76:	e841 2300 	strex	r3, r2, [r1]
 8006d7a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006d7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1e3      	bne.n	8006d4a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d96:	e853 3f00 	ldrex	r3, [r3]
 8006d9a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d9e:	f023 0310 	bic.w	r3, r3, #16
 8006da2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	461a      	mov	r2, r3
 8006dac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006db0:	65bb      	str	r3, [r7, #88]	; 0x58
 8006db2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006db6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006db8:	e841 2300 	strex	r3, r2, [r1]
 8006dbc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006dbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d1e4      	bne.n	8006d8e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7fc fba7 	bl	800351c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	1ad3      	subs	r3, r2, r3
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	4619      	mov	r1, r3
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 f8d4 	bl	8006f90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006de8:	e0b5      	b.n	8006f56 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 80a7 	beq.w	8006f5a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8006e0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f000 80a2 	beq.w	8006f5a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1e:	e853 3f00 	ldrex	r3, [r3]
 8006e22:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	461a      	mov	r2, r3
 8006e34:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006e38:	647b      	str	r3, [r7, #68]	; 0x44
 8006e3a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e40:	e841 2300 	strex	r3, r2, [r1]
 8006e44:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1e4      	bne.n	8006e16 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3308      	adds	r3, #8
 8006e52:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e56:	e853 3f00 	ldrex	r3, [r3]
 8006e5a:	623b      	str	r3, [r7, #32]
   return(result);
 8006e5c:	6a3b      	ldr	r3, [r7, #32]
 8006e5e:	f023 0301 	bic.w	r3, r3, #1
 8006e62:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	3308      	adds	r3, #8
 8006e6c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006e70:	633a      	str	r2, [r7, #48]	; 0x30
 8006e72:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e78:	e841 2300 	strex	r3, r2, [r1]
 8006e7c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e3      	bne.n	8006e4c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2220      	movs	r2, #32
 8006e88:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	e853 3f00 	ldrex	r3, [r3]
 8006ea2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f023 0310 	bic.w	r3, r3, #16
 8006eaa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006eb8:	61fb      	str	r3, [r7, #28]
 8006eba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ebc:	69b9      	ldr	r1, [r7, #24]
 8006ebe:	69fa      	ldr	r2, [r7, #28]
 8006ec0:	e841 2300 	strex	r3, r2, [r1]
 8006ec4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d1e4      	bne.n	8006e96 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ecc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 f85c 	bl	8006f90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ed8:	e03f      	b.n	8006f5a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ede:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00e      	beq.n	8006f04 <HAL_UART_IRQHandler+0x560>
 8006ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d008      	beq.n	8006f04 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006efa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 ff2a 	bl	8007d56 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f02:	e02d      	b.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00e      	beq.n	8006f2e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d008      	beq.n	8006f2e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d01c      	beq.n	8006f5e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	4798      	blx	r3
    }
    return;
 8006f2c:	e017      	b.n	8006f5e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d012      	beq.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
 8006f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00c      	beq.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fd7b 	bl	8007a42 <UART_EndTransmit_IT>
    return;
 8006f4c:	e008      	b.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006f4e:	bf00      	nop
 8006f50:	e006      	b.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006f52:	bf00      	nop
 8006f54:	e004      	b.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006f56:	bf00      	nop
 8006f58:	e002      	b.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006f5a:	bf00      	nop
 8006f5c:	e000      	b.n	8006f60 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006f5e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006f60:	37e8      	adds	r7, #232	; 0xe8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop

08006f68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	460b      	mov	r3, r1
 8006f9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fac:	b08a      	sub	sp, #40	; 0x28
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	689a      	ldr	r2, [r3, #8]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	431a      	orrs	r2, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	695b      	ldr	r3, [r3, #20]
 8006fc6:	431a      	orrs	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	4b9e      	ldr	r3, [pc, #632]	; (8007250 <UART_SetConfig+0x2a8>)
 8006fd8:	4013      	ands	r3, r2
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	6812      	ldr	r2, [r2, #0]
 8006fde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006fe0:	430b      	orrs	r3, r1
 8006fe2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	68da      	ldr	r2, [r3, #12]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	430a      	orrs	r2, r1
 8006ff8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a93      	ldr	r2, [pc, #588]	; (8007254 <UART_SetConfig+0x2ac>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d004      	beq.n	8007014 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007010:	4313      	orrs	r3, r2
 8007012:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007024:	430a      	orrs	r2, r1
 8007026:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a8a      	ldr	r2, [pc, #552]	; (8007258 <UART_SetConfig+0x2b0>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d126      	bne.n	8007080 <UART_SetConfig+0xd8>
 8007032:	4b8a      	ldr	r3, [pc, #552]	; (800725c <UART_SetConfig+0x2b4>)
 8007034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007038:	f003 0303 	and.w	r3, r3, #3
 800703c:	2b03      	cmp	r3, #3
 800703e:	d81b      	bhi.n	8007078 <UART_SetConfig+0xd0>
 8007040:	a201      	add	r2, pc, #4	; (adr r2, 8007048 <UART_SetConfig+0xa0>)
 8007042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007046:	bf00      	nop
 8007048:	08007059 	.word	0x08007059
 800704c:	08007069 	.word	0x08007069
 8007050:	08007061 	.word	0x08007061
 8007054:	08007071 	.word	0x08007071
 8007058:	2301      	movs	r3, #1
 800705a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800705e:	e0ab      	b.n	80071b8 <UART_SetConfig+0x210>
 8007060:	2302      	movs	r3, #2
 8007062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007066:	e0a7      	b.n	80071b8 <UART_SetConfig+0x210>
 8007068:	2304      	movs	r3, #4
 800706a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800706e:	e0a3      	b.n	80071b8 <UART_SetConfig+0x210>
 8007070:	2308      	movs	r3, #8
 8007072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007076:	e09f      	b.n	80071b8 <UART_SetConfig+0x210>
 8007078:	2310      	movs	r3, #16
 800707a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800707e:	e09b      	b.n	80071b8 <UART_SetConfig+0x210>
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a76      	ldr	r2, [pc, #472]	; (8007260 <UART_SetConfig+0x2b8>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d138      	bne.n	80070fc <UART_SetConfig+0x154>
 800708a:	4b74      	ldr	r3, [pc, #464]	; (800725c <UART_SetConfig+0x2b4>)
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007090:	f003 030c 	and.w	r3, r3, #12
 8007094:	2b0c      	cmp	r3, #12
 8007096:	d82d      	bhi.n	80070f4 <UART_SetConfig+0x14c>
 8007098:	a201      	add	r2, pc, #4	; (adr r2, 80070a0 <UART_SetConfig+0xf8>)
 800709a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709e:	bf00      	nop
 80070a0:	080070d5 	.word	0x080070d5
 80070a4:	080070f5 	.word	0x080070f5
 80070a8:	080070f5 	.word	0x080070f5
 80070ac:	080070f5 	.word	0x080070f5
 80070b0:	080070e5 	.word	0x080070e5
 80070b4:	080070f5 	.word	0x080070f5
 80070b8:	080070f5 	.word	0x080070f5
 80070bc:	080070f5 	.word	0x080070f5
 80070c0:	080070dd 	.word	0x080070dd
 80070c4:	080070f5 	.word	0x080070f5
 80070c8:	080070f5 	.word	0x080070f5
 80070cc:	080070f5 	.word	0x080070f5
 80070d0:	080070ed 	.word	0x080070ed
 80070d4:	2300      	movs	r3, #0
 80070d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070da:	e06d      	b.n	80071b8 <UART_SetConfig+0x210>
 80070dc:	2302      	movs	r3, #2
 80070de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070e2:	e069      	b.n	80071b8 <UART_SetConfig+0x210>
 80070e4:	2304      	movs	r3, #4
 80070e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070ea:	e065      	b.n	80071b8 <UART_SetConfig+0x210>
 80070ec:	2308      	movs	r3, #8
 80070ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070f2:	e061      	b.n	80071b8 <UART_SetConfig+0x210>
 80070f4:	2310      	movs	r3, #16
 80070f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070fa:	e05d      	b.n	80071b8 <UART_SetConfig+0x210>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a58      	ldr	r2, [pc, #352]	; (8007264 <UART_SetConfig+0x2bc>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d125      	bne.n	8007152 <UART_SetConfig+0x1aa>
 8007106:	4b55      	ldr	r3, [pc, #340]	; (800725c <UART_SetConfig+0x2b4>)
 8007108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800710c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007110:	2b30      	cmp	r3, #48	; 0x30
 8007112:	d016      	beq.n	8007142 <UART_SetConfig+0x19a>
 8007114:	2b30      	cmp	r3, #48	; 0x30
 8007116:	d818      	bhi.n	800714a <UART_SetConfig+0x1a2>
 8007118:	2b20      	cmp	r3, #32
 800711a:	d00a      	beq.n	8007132 <UART_SetConfig+0x18a>
 800711c:	2b20      	cmp	r3, #32
 800711e:	d814      	bhi.n	800714a <UART_SetConfig+0x1a2>
 8007120:	2b00      	cmp	r3, #0
 8007122:	d002      	beq.n	800712a <UART_SetConfig+0x182>
 8007124:	2b10      	cmp	r3, #16
 8007126:	d008      	beq.n	800713a <UART_SetConfig+0x192>
 8007128:	e00f      	b.n	800714a <UART_SetConfig+0x1a2>
 800712a:	2300      	movs	r3, #0
 800712c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007130:	e042      	b.n	80071b8 <UART_SetConfig+0x210>
 8007132:	2302      	movs	r3, #2
 8007134:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007138:	e03e      	b.n	80071b8 <UART_SetConfig+0x210>
 800713a:	2304      	movs	r3, #4
 800713c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007140:	e03a      	b.n	80071b8 <UART_SetConfig+0x210>
 8007142:	2308      	movs	r3, #8
 8007144:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007148:	e036      	b.n	80071b8 <UART_SetConfig+0x210>
 800714a:	2310      	movs	r3, #16
 800714c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007150:	e032      	b.n	80071b8 <UART_SetConfig+0x210>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a3f      	ldr	r2, [pc, #252]	; (8007254 <UART_SetConfig+0x2ac>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d12a      	bne.n	80071b2 <UART_SetConfig+0x20a>
 800715c:	4b3f      	ldr	r3, [pc, #252]	; (800725c <UART_SetConfig+0x2b4>)
 800715e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007162:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007166:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800716a:	d01a      	beq.n	80071a2 <UART_SetConfig+0x1fa>
 800716c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007170:	d81b      	bhi.n	80071aa <UART_SetConfig+0x202>
 8007172:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007176:	d00c      	beq.n	8007192 <UART_SetConfig+0x1ea>
 8007178:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800717c:	d815      	bhi.n	80071aa <UART_SetConfig+0x202>
 800717e:	2b00      	cmp	r3, #0
 8007180:	d003      	beq.n	800718a <UART_SetConfig+0x1e2>
 8007182:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007186:	d008      	beq.n	800719a <UART_SetConfig+0x1f2>
 8007188:	e00f      	b.n	80071aa <UART_SetConfig+0x202>
 800718a:	2300      	movs	r3, #0
 800718c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007190:	e012      	b.n	80071b8 <UART_SetConfig+0x210>
 8007192:	2302      	movs	r3, #2
 8007194:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007198:	e00e      	b.n	80071b8 <UART_SetConfig+0x210>
 800719a:	2304      	movs	r3, #4
 800719c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071a0:	e00a      	b.n	80071b8 <UART_SetConfig+0x210>
 80071a2:	2308      	movs	r3, #8
 80071a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071a8:	e006      	b.n	80071b8 <UART_SetConfig+0x210>
 80071aa:	2310      	movs	r3, #16
 80071ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071b0:	e002      	b.n	80071b8 <UART_SetConfig+0x210>
 80071b2:	2310      	movs	r3, #16
 80071b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a25      	ldr	r2, [pc, #148]	; (8007254 <UART_SetConfig+0x2ac>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	f040 808a 	bne.w	80072d8 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071c8:	2b08      	cmp	r3, #8
 80071ca:	d824      	bhi.n	8007216 <UART_SetConfig+0x26e>
 80071cc:	a201      	add	r2, pc, #4	; (adr r2, 80071d4 <UART_SetConfig+0x22c>)
 80071ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d2:	bf00      	nop
 80071d4:	080071f9 	.word	0x080071f9
 80071d8:	08007217 	.word	0x08007217
 80071dc:	08007201 	.word	0x08007201
 80071e0:	08007217 	.word	0x08007217
 80071e4:	08007207 	.word	0x08007207
 80071e8:	08007217 	.word	0x08007217
 80071ec:	08007217 	.word	0x08007217
 80071f0:	08007217 	.word	0x08007217
 80071f4:	0800720f 	.word	0x0800720f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071f8:	f7fd fa78 	bl	80046ec <HAL_RCC_GetPCLK1Freq>
 80071fc:	61f8      	str	r0, [r7, #28]
        break;
 80071fe:	e010      	b.n	8007222 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007200:	4b19      	ldr	r3, [pc, #100]	; (8007268 <UART_SetConfig+0x2c0>)
 8007202:	61fb      	str	r3, [r7, #28]
        break;
 8007204:	e00d      	b.n	8007222 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007206:	f7fd f9d9 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 800720a:	61f8      	str	r0, [r7, #28]
        break;
 800720c:	e009      	b.n	8007222 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800720e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007212:	61fb      	str	r3, [r7, #28]
        break;
 8007214:	e005      	b.n	8007222 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007220:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 8109 	beq.w	800743c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	685a      	ldr	r2, [r3, #4]
 800722e:	4613      	mov	r3, r2
 8007230:	005b      	lsls	r3, r3, #1
 8007232:	4413      	add	r3, r2
 8007234:	69fa      	ldr	r2, [r7, #28]
 8007236:	429a      	cmp	r2, r3
 8007238:	d305      	bcc.n	8007246 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007240:	69fa      	ldr	r2, [r7, #28]
 8007242:	429a      	cmp	r2, r3
 8007244:	d912      	bls.n	800726c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800724c:	e0f6      	b.n	800743c <UART_SetConfig+0x494>
 800724e:	bf00      	nop
 8007250:	efff69f3 	.word	0xefff69f3
 8007254:	40008000 	.word	0x40008000
 8007258:	40013800 	.word	0x40013800
 800725c:	40021000 	.word	0x40021000
 8007260:	40004400 	.word	0x40004400
 8007264:	40004800 	.word	0x40004800
 8007268:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	2200      	movs	r2, #0
 8007270:	461c      	mov	r4, r3
 8007272:	4615      	mov	r5, r2
 8007274:	f04f 0200 	mov.w	r2, #0
 8007278:	f04f 0300 	mov.w	r3, #0
 800727c:	022b      	lsls	r3, r5, #8
 800727e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007282:	0222      	lsls	r2, r4, #8
 8007284:	68f9      	ldr	r1, [r7, #12]
 8007286:	6849      	ldr	r1, [r1, #4]
 8007288:	0849      	lsrs	r1, r1, #1
 800728a:	2000      	movs	r0, #0
 800728c:	4688      	mov	r8, r1
 800728e:	4681      	mov	r9, r0
 8007290:	eb12 0a08 	adds.w	sl, r2, r8
 8007294:	eb43 0b09 	adc.w	fp, r3, r9
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	603b      	str	r3, [r7, #0]
 80072a0:	607a      	str	r2, [r7, #4]
 80072a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072a6:	4650      	mov	r0, sl
 80072a8:	4659      	mov	r1, fp
 80072aa:	f7f9 fcfd 	bl	8000ca8 <__aeabi_uldivmod>
 80072ae:	4602      	mov	r2, r0
 80072b0:	460b      	mov	r3, r1
 80072b2:	4613      	mov	r3, r2
 80072b4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072b6:	69bb      	ldr	r3, [r7, #24]
 80072b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072bc:	d308      	bcc.n	80072d0 <UART_SetConfig+0x328>
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072c4:	d204      	bcs.n	80072d0 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	69ba      	ldr	r2, [r7, #24]
 80072cc:	60da      	str	r2, [r3, #12]
 80072ce:	e0b5      	b.n	800743c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80072d6:	e0b1      	b.n	800743c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	69db      	ldr	r3, [r3, #28]
 80072dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072e0:	d15d      	bne.n	800739e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80072e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80072e6:	2b08      	cmp	r3, #8
 80072e8:	d827      	bhi.n	800733a <UART_SetConfig+0x392>
 80072ea:	a201      	add	r2, pc, #4	; (adr r2, 80072f0 <UART_SetConfig+0x348>)
 80072ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f0:	08007315 	.word	0x08007315
 80072f4:	0800731d 	.word	0x0800731d
 80072f8:	08007325 	.word	0x08007325
 80072fc:	0800733b 	.word	0x0800733b
 8007300:	0800732b 	.word	0x0800732b
 8007304:	0800733b 	.word	0x0800733b
 8007308:	0800733b 	.word	0x0800733b
 800730c:	0800733b 	.word	0x0800733b
 8007310:	08007333 	.word	0x08007333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007314:	f7fd f9ea 	bl	80046ec <HAL_RCC_GetPCLK1Freq>
 8007318:	61f8      	str	r0, [r7, #28]
        break;
 800731a:	e014      	b.n	8007346 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800731c:	f7fd f9fc 	bl	8004718 <HAL_RCC_GetPCLK2Freq>
 8007320:	61f8      	str	r0, [r7, #28]
        break;
 8007322:	e010      	b.n	8007346 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007324:	4b4c      	ldr	r3, [pc, #304]	; (8007458 <UART_SetConfig+0x4b0>)
 8007326:	61fb      	str	r3, [r7, #28]
        break;
 8007328:	e00d      	b.n	8007346 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800732a:	f7fd f947 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 800732e:	61f8      	str	r0, [r7, #28]
        break;
 8007330:	e009      	b.n	8007346 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007332:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007336:	61fb      	str	r3, [r7, #28]
        break;
 8007338:	e005      	b.n	8007346 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800733a:	2300      	movs	r3, #0
 800733c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007344:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d077      	beq.n	800743c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	005a      	lsls	r2, r3, #1
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	085b      	lsrs	r3, r3, #1
 8007356:	441a      	add	r2, r3
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007360:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	2b0f      	cmp	r3, #15
 8007366:	d916      	bls.n	8007396 <UART_SetConfig+0x3ee>
 8007368:	69bb      	ldr	r3, [r7, #24]
 800736a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800736e:	d212      	bcs.n	8007396 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	b29b      	uxth	r3, r3
 8007374:	f023 030f 	bic.w	r3, r3, #15
 8007378:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	085b      	lsrs	r3, r3, #1
 800737e:	b29b      	uxth	r3, r3
 8007380:	f003 0307 	and.w	r3, r3, #7
 8007384:	b29a      	uxth	r2, r3
 8007386:	8afb      	ldrh	r3, [r7, #22]
 8007388:	4313      	orrs	r3, r2
 800738a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	8afa      	ldrh	r2, [r7, #22]
 8007392:	60da      	str	r2, [r3, #12]
 8007394:	e052      	b.n	800743c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800739c:	e04e      	b.n	800743c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800739e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073a2:	2b08      	cmp	r3, #8
 80073a4:	d827      	bhi.n	80073f6 <UART_SetConfig+0x44e>
 80073a6:	a201      	add	r2, pc, #4	; (adr r2, 80073ac <UART_SetConfig+0x404>)
 80073a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ac:	080073d1 	.word	0x080073d1
 80073b0:	080073d9 	.word	0x080073d9
 80073b4:	080073e1 	.word	0x080073e1
 80073b8:	080073f7 	.word	0x080073f7
 80073bc:	080073e7 	.word	0x080073e7
 80073c0:	080073f7 	.word	0x080073f7
 80073c4:	080073f7 	.word	0x080073f7
 80073c8:	080073f7 	.word	0x080073f7
 80073cc:	080073ef 	.word	0x080073ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073d0:	f7fd f98c 	bl	80046ec <HAL_RCC_GetPCLK1Freq>
 80073d4:	61f8      	str	r0, [r7, #28]
        break;
 80073d6:	e014      	b.n	8007402 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073d8:	f7fd f99e 	bl	8004718 <HAL_RCC_GetPCLK2Freq>
 80073dc:	61f8      	str	r0, [r7, #28]
        break;
 80073de:	e010      	b.n	8007402 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e0:	4b1d      	ldr	r3, [pc, #116]	; (8007458 <UART_SetConfig+0x4b0>)
 80073e2:	61fb      	str	r3, [r7, #28]
        break;
 80073e4:	e00d      	b.n	8007402 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073e6:	f7fd f8e9 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 80073ea:	61f8      	str	r0, [r7, #28]
        break;
 80073ec:	e009      	b.n	8007402 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073f2:	61fb      	str	r3, [r7, #28]
        break;
 80073f4:	e005      	b.n	8007402 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007400:	bf00      	nop
    }

    if (pclk != 0U)
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d019      	beq.n	800743c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	085a      	lsrs	r2, r3, #1
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	441a      	add	r2, r3
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	fbb2 f3f3 	udiv	r3, r2, r3
 800741a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	2b0f      	cmp	r3, #15
 8007420:	d909      	bls.n	8007436 <UART_SetConfig+0x48e>
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007428:	d205      	bcs.n	8007436 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	b29a      	uxth	r2, r3
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	60da      	str	r2, [r3, #12]
 8007434:	e002      	b.n	800743c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2200      	movs	r2, #0
 8007440:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007448:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800744c:	4618      	mov	r0, r3
 800744e:	3728      	adds	r7, #40	; 0x28
 8007450:	46bd      	mov	sp, r7
 8007452:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007456:	bf00      	nop
 8007458:	00f42400 	.word	0x00f42400

0800745c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00a      	beq.n	8007486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	430a      	orrs	r2, r1
 8007484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748a:	f003 0302 	and.w	r3, r3, #2
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00a      	beq.n	80074a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	430a      	orrs	r2, r1
 80074a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ac:	f003 0304 	and.w	r3, r3, #4
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d00a      	beq.n	80074ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	430a      	orrs	r2, r1
 80074c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ce:	f003 0308 	and.w	r3, r3, #8
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00a      	beq.n	80074ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	430a      	orrs	r2, r1
 80074ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f0:	f003 0310 	and.w	r3, r3, #16
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00a      	beq.n	800750e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	430a      	orrs	r2, r1
 800750c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007512:	f003 0320 	and.w	r3, r3, #32
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00a      	beq.n	8007530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007538:	2b00      	cmp	r3, #0
 800753a:	d01a      	beq.n	8007572 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007556:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800755a:	d10a      	bne.n	8007572 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	430a      	orrs	r2, r1
 8007570:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00a      	beq.n	8007594 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	430a      	orrs	r2, r1
 8007592:	605a      	str	r2, [r3, #4]
  }
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af02      	add	r7, sp, #8
 80075a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075b0:	f7fb fdba 	bl	8003128 <HAL_GetTick>
 80075b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 0308 	and.w	r3, r3, #8
 80075c0:	2b08      	cmp	r3, #8
 80075c2:	d10e      	bne.n	80075e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f82d 	bl	8007632 <UART_WaitOnFlagUntilTimeout>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075de:	2303      	movs	r3, #3
 80075e0:	e023      	b.n	800762a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 0304 	and.w	r3, r3, #4
 80075ec:	2b04      	cmp	r3, #4
 80075ee:	d10e      	bne.n	800760e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 f817 	bl	8007632 <UART_WaitOnFlagUntilTimeout>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d001      	beq.n	800760e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e00d      	b.n	800762a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2220      	movs	r2, #32
 8007612:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2220      	movs	r2, #32
 8007618:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b09c      	sub	sp, #112	; 0x70
 8007636:	af00      	add	r7, sp, #0
 8007638:	60f8      	str	r0, [r7, #12]
 800763a:	60b9      	str	r1, [r7, #8]
 800763c:	603b      	str	r3, [r7, #0]
 800763e:	4613      	mov	r3, r2
 8007640:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007642:	e0a5      	b.n	8007790 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007644:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800764a:	f000 80a1 	beq.w	8007790 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800764e:	f7fb fd6b 	bl	8003128 <HAL_GetTick>
 8007652:	4602      	mov	r2, r0
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800765a:	429a      	cmp	r2, r3
 800765c:	d302      	bcc.n	8007664 <UART_WaitOnFlagUntilTimeout+0x32>
 800765e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007660:	2b00      	cmp	r3, #0
 8007662:	d13e      	bne.n	80076e2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800766c:	e853 3f00 	ldrex	r3, [r3]
 8007670:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007674:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007678:	667b      	str	r3, [r7, #100]	; 0x64
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	461a      	mov	r2, r3
 8007680:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007682:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007684:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007686:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007688:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800768a:	e841 2300 	strex	r3, r2, [r1]
 800768e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007690:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007692:	2b00      	cmp	r3, #0
 8007694:	d1e6      	bne.n	8007664 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3308      	adds	r3, #8
 800769c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076a0:	e853 3f00 	ldrex	r3, [r3]
 80076a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a8:	f023 0301 	bic.w	r3, r3, #1
 80076ac:	663b      	str	r3, [r7, #96]	; 0x60
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	3308      	adds	r3, #8
 80076b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076b6:	64ba      	str	r2, [r7, #72]	; 0x48
 80076b8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076be:	e841 2300 	strex	r3, r2, [r1]
 80076c2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1e5      	bne.n	8007696 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2220      	movs	r2, #32
 80076ce:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2220      	movs	r2, #32
 80076d4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e067      	b.n	80077b2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0304 	and.w	r3, r3, #4
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d04f      	beq.n	8007790 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076fe:	d147      	bne.n	8007790 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007708:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007712:	e853 3f00 	ldrex	r3, [r3]
 8007716:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800771e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	461a      	mov	r2, r3
 8007726:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007728:	637b      	str	r3, [r7, #52]	; 0x34
 800772a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800772e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007730:	e841 2300 	strex	r3, r2, [r1]
 8007734:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1e6      	bne.n	800770a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	3308      	adds	r3, #8
 8007742:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	e853 3f00 	ldrex	r3, [r3]
 800774a:	613b      	str	r3, [r7, #16]
   return(result);
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	f023 0301 	bic.w	r3, r3, #1
 8007752:	66bb      	str	r3, [r7, #104]	; 0x68
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	3308      	adds	r3, #8
 800775a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800775c:	623a      	str	r2, [r7, #32]
 800775e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007760:	69f9      	ldr	r1, [r7, #28]
 8007762:	6a3a      	ldr	r2, [r7, #32]
 8007764:	e841 2300 	strex	r3, r2, [r1]
 8007768:	61bb      	str	r3, [r7, #24]
   return(result);
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1e5      	bne.n	800773c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2220      	movs	r2, #32
 8007774:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2220      	movs	r2, #32
 800777a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2220      	movs	r2, #32
 8007780:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800778c:	2303      	movs	r3, #3
 800778e:	e010      	b.n	80077b2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	69da      	ldr	r2, [r3, #28]
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	4013      	ands	r3, r2
 800779a:	68ba      	ldr	r2, [r7, #8]
 800779c:	429a      	cmp	r2, r3
 800779e:	bf0c      	ite	eq
 80077a0:	2301      	moveq	r3, #1
 80077a2:	2300      	movne	r3, #0
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	461a      	mov	r2, r3
 80077a8:	79fb      	ldrb	r3, [r7, #7]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	f43f af4a 	beq.w	8007644 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3770      	adds	r7, #112	; 0x70
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
	...

080077bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077bc:	b480      	push	{r7}
 80077be:	b097      	sub	sp, #92	; 0x5c
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	4613      	mov	r3, r2
 80077c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	88fa      	ldrh	r2, [r7, #6]
 80077d4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	88fa      	ldrh	r2, [r7, #6]
 80077dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077ee:	d10e      	bne.n	800780e <UART_Start_Receive_IT+0x52>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	691b      	ldr	r3, [r3, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d105      	bne.n	8007804 <UART_Start_Receive_IT+0x48>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80077fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007802:	e02d      	b.n	8007860 <UART_Start_Receive_IT+0xa4>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	22ff      	movs	r2, #255	; 0xff
 8007808:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800780c:	e028      	b.n	8007860 <UART_Start_Receive_IT+0xa4>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d10d      	bne.n	8007832 <UART_Start_Receive_IT+0x76>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d104      	bne.n	8007828 <UART_Start_Receive_IT+0x6c>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	22ff      	movs	r2, #255	; 0xff
 8007822:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007826:	e01b      	b.n	8007860 <UART_Start_Receive_IT+0xa4>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	227f      	movs	r2, #127	; 0x7f
 800782c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007830:	e016      	b.n	8007860 <UART_Start_Receive_IT+0xa4>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800783a:	d10d      	bne.n	8007858 <UART_Start_Receive_IT+0x9c>
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d104      	bne.n	800784e <UART_Start_Receive_IT+0x92>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	227f      	movs	r2, #127	; 0x7f
 8007848:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800784c:	e008      	b.n	8007860 <UART_Start_Receive_IT+0xa4>
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	223f      	movs	r2, #63	; 0x3f
 8007852:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007856:	e003      	b.n	8007860 <UART_Start_Receive_IT+0xa4>
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2200      	movs	r2, #0
 800785c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2222      	movs	r2, #34	; 0x22
 800786c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	3308      	adds	r3, #8
 8007874:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007876:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007878:	e853 3f00 	ldrex	r3, [r3]
 800787c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800787e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007880:	f043 0301 	orr.w	r3, r3, #1
 8007884:	657b      	str	r3, [r7, #84]	; 0x54
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	3308      	adds	r3, #8
 800788c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800788e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007890:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007892:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007894:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007896:	e841 2300 	strex	r3, r2, [r1]
 800789a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800789c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1e5      	bne.n	800786e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078aa:	d107      	bne.n	80078bc <UART_Start_Receive_IT+0x100>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d103      	bne.n	80078bc <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	4a24      	ldr	r2, [pc, #144]	; (8007948 <UART_Start_Receive_IT+0x18c>)
 80078b8:	665a      	str	r2, [r3, #100]	; 0x64
 80078ba:	e002      	b.n	80078c2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4a23      	ldr	r2, [pc, #140]	; (800794c <UART_Start_Receive_IT+0x190>)
 80078c0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d019      	beq.n	8007906 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078da:	e853 3f00 	ldrex	r3, [r3]
 80078de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80078e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	461a      	mov	r2, r3
 80078ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078f0:	637b      	str	r3, [r7, #52]	; 0x34
 80078f2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078f8:	e841 2300 	strex	r3, r2, [r1]
 80078fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007900:	2b00      	cmp	r3, #0
 8007902:	d1e6      	bne.n	80078d2 <UART_Start_Receive_IT+0x116>
 8007904:	e018      	b.n	8007938 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	e853 3f00 	ldrex	r3, [r3]
 8007912:	613b      	str	r3, [r7, #16]
   return(result);
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	f043 0320 	orr.w	r3, r3, #32
 800791a:	653b      	str	r3, [r7, #80]	; 0x50
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	461a      	mov	r2, r3
 8007922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007924:	623b      	str	r3, [r7, #32]
 8007926:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007928:	69f9      	ldr	r1, [r7, #28]
 800792a:	6a3a      	ldr	r2, [r7, #32]
 800792c:	e841 2300 	strex	r3, r2, [r1]
 8007930:	61bb      	str	r3, [r7, #24]
   return(result);
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1e6      	bne.n	8007906 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	375c      	adds	r7, #92	; 0x5c
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	08007bf7 	.word	0x08007bf7
 800794c:	08007a97 	.word	0x08007a97

08007950 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007950:	b480      	push	{r7}
 8007952:	b095      	sub	sp, #84	; 0x54
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007960:	e853 3f00 	ldrex	r3, [r3]
 8007964:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007968:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800796c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	461a      	mov	r2, r3
 8007974:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007976:	643b      	str	r3, [r7, #64]	; 0x40
 8007978:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800797c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800797e:	e841 2300 	strex	r3, r2, [r1]
 8007982:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1e6      	bne.n	8007958 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	3308      	adds	r3, #8
 8007990:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007992:	6a3b      	ldr	r3, [r7, #32]
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	61fb      	str	r3, [r7, #28]
   return(result);
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	f023 0301 	bic.w	r3, r3, #1
 80079a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	3308      	adds	r3, #8
 80079a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80079aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80079ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80079b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80079b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e5      	bne.n	800798a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d118      	bne.n	80079f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	e853 3f00 	ldrex	r3, [r3]
 80079d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	f023 0310 	bic.w	r3, r3, #16
 80079da:	647b      	str	r3, [r7, #68]	; 0x44
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	461a      	mov	r2, r3
 80079e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079e4:	61bb      	str	r3, [r7, #24]
 80079e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e8:	6979      	ldr	r1, [r7, #20]
 80079ea:	69ba      	ldr	r2, [r7, #24]
 80079ec:	e841 2300 	strex	r3, r2, [r1]
 80079f0:	613b      	str	r3, [r7, #16]
   return(result);
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1e6      	bne.n	80079c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2220      	movs	r2, #32
 80079fc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2200      	movs	r2, #0
 8007a08:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007a0a:	bf00      	nop
 8007a0c:	3754      	adds	r7, #84	; 0x54
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a16:	b580      	push	{r7, lr}
 8007a18:	b084      	sub	sp, #16
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f7ff faa1 	bl	8006f7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a3a:	bf00      	nop
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b088      	sub	sp, #32
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	e853 3f00 	ldrex	r3, [r3]
 8007a56:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a5e:	61fb      	str	r3, [r7, #28]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	461a      	mov	r2, r3
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	61bb      	str	r3, [r7, #24]
 8007a6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6979      	ldr	r1, [r7, #20]
 8007a6e:	69ba      	ldr	r2, [r7, #24]
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	613b      	str	r3, [r7, #16]
   return(result);
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e6      	bne.n	8007a4a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f7ff fa6d 	bl	8006f68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a8e:	bf00      	nop
 8007a90:	3720      	adds	r7, #32
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b096      	sub	sp, #88	; 0x58
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007aa4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007aac:	2b22      	cmp	r3, #34	; 0x22
 8007aae:	f040 8094 	bne.w	8007bda <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007ab8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007abc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007ac0:	b2d9      	uxtb	r1, r3
 8007ac2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007ac6:	b2da      	uxtb	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007acc:	400a      	ands	r2, r1
 8007ace:	b2d2      	uxtb	r2, r2
 8007ad0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ad6:	1c5a      	adds	r2, r3, #1
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	b29a      	uxth	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d179      	bne.n	8007bee <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b02:	e853 3f00 	ldrex	r3, [r3]
 8007b06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b0e:	653b      	str	r3, [r7, #80]	; 0x50
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	461a      	mov	r2, r3
 8007b16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b18:	647b      	str	r3, [r7, #68]	; 0x44
 8007b1a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e6      	bne.n	8007afa <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3308      	adds	r3, #8
 8007b32:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	623b      	str	r3, [r7, #32]
   return(result);
 8007b3c:	6a3b      	ldr	r3, [r7, #32]
 8007b3e:	f023 0301 	bic.w	r3, r3, #1
 8007b42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3308      	adds	r3, #8
 8007b4a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b4c:	633a      	str	r2, [r7, #48]	; 0x30
 8007b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e5      	bne.n	8007b2c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2220      	movs	r2, #32
 8007b64:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d12e      	bne.n	8007bd2 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	e853 3f00 	ldrex	r3, [r3]
 8007b86:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f023 0310 	bic.w	r3, r3, #16
 8007b8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	461a      	mov	r2, r3
 8007b96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b98:	61fb      	str	r3, [r7, #28]
 8007b9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9c:	69b9      	ldr	r1, [r7, #24]
 8007b9e:	69fa      	ldr	r2, [r7, #28]
 8007ba0:	e841 2300 	strex	r3, r2, [r1]
 8007ba4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e6      	bne.n	8007b7a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	69db      	ldr	r3, [r3, #28]
 8007bb2:	f003 0310 	and.w	r3, r3, #16
 8007bb6:	2b10      	cmp	r3, #16
 8007bb8:	d103      	bne.n	8007bc2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2210      	movs	r2, #16
 8007bc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007bc8:	4619      	mov	r1, r3
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7ff f9e0 	bl	8006f90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bd0:	e00d      	b.n	8007bee <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f7f9 fd62 	bl	800169c <HAL_UART_RxCpltCallback>
}
 8007bd8:	e009      	b.n	8007bee <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	8b1b      	ldrh	r3, [r3, #24]
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f042 0208 	orr.w	r2, r2, #8
 8007bea:	b292      	uxth	r2, r2
 8007bec:	831a      	strh	r2, [r3, #24]
}
 8007bee:	bf00      	nop
 8007bf0:	3758      	adds	r7, #88	; 0x58
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}

08007bf6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b096      	sub	sp, #88	; 0x58
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c04:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c0c:	2b22      	cmp	r3, #34	; 0x22
 8007c0e:	f040 8094 	bne.w	8007d3a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007c18:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c20:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007c22:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007c26:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c30:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c36:	1c9a      	adds	r2, r3, #2
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	3b01      	subs	r3, #1
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d179      	bne.n	8007d4e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c62:	e853 3f00 	ldrex	r3, [r3]
 8007c66:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	461a      	mov	r2, r3
 8007c76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c78:	643b      	str	r3, [r7, #64]	; 0x40
 8007c7a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c80:	e841 2300 	strex	r3, r2, [r1]
 8007c84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d1e6      	bne.n	8007c5a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	3308      	adds	r3, #8
 8007c92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	e853 3f00 	ldrex	r3, [r3]
 8007c9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	f023 0301 	bic.w	r3, r3, #1
 8007ca2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3308      	adds	r3, #8
 8007caa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007cae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007cb4:	e841 2300 	strex	r3, r2, [r1]
 8007cb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e5      	bne.n	8007c8c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2220      	movs	r2, #32
 8007cc4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d12e      	bne.n	8007d32 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	e853 3f00 	ldrex	r3, [r3]
 8007ce6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f023 0310 	bic.w	r3, r3, #16
 8007cee:	647b      	str	r3, [r7, #68]	; 0x44
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cf8:	61bb      	str	r3, [r7, #24]
 8007cfa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfc:	6979      	ldr	r1, [r7, #20]
 8007cfe:	69ba      	ldr	r2, [r7, #24]
 8007d00:	e841 2300 	strex	r3, r2, [r1]
 8007d04:	613b      	str	r3, [r7, #16]
   return(result);
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1e6      	bne.n	8007cda <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	69db      	ldr	r3, [r3, #28]
 8007d12:	f003 0310 	and.w	r3, r3, #16
 8007d16:	2b10      	cmp	r3, #16
 8007d18:	d103      	bne.n	8007d22 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2210      	movs	r2, #16
 8007d20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007d28:	4619      	mov	r1, r3
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f7ff f930 	bl	8006f90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d30:	e00d      	b.n	8007d4e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f7f9 fcb2 	bl	800169c <HAL_UART_RxCpltCallback>
}
 8007d38:	e009      	b.n	8007d4e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	8b1b      	ldrh	r3, [r3, #24]
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f042 0208 	orr.w	r2, r2, #8
 8007d4a:	b292      	uxth	r2, r2
 8007d4c:	831a      	strh	r2, [r3, #24]
}
 8007d4e:	bf00      	nop
 8007d50:	3758      	adds	r7, #88	; 0x58
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b083      	sub	sp, #12
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d5e:	bf00      	nop
 8007d60:	370c      	adds	r7, #12
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr

08007d6a <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b082      	sub	sp, #8
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	460b      	mov	r3, r1
 8007d74:	807b      	strh	r3, [r7, #2]
 8007d76:	4613      	mov	r3, r2
 8007d78:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8007d7a:	787a      	ldrb	r2, [r7, #1]
 8007d7c:	887b      	ldrh	r3, [r7, #2]
 8007d7e:	4619      	mov	r1, r3
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f7fb fe73 	bl	8003a6c <HAL_GPIO_WritePin>
}
 8007d86:	bf00      	nop
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b088      	sub	sp, #32
 8007d92:	af02      	add	r7, sp, #8
 8007d94:	60f8      	str	r0, [r7, #12]
 8007d96:	607a      	str	r2, [r7, #4]
 8007d98:	461a      	mov	r2, r3
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	72fb      	strb	r3, [r7, #11]
 8007d9e:	4613      	mov	r3, r2
 8007da0:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 8007da2:	893b      	ldrh	r3, [r7, #8]
 8007da4:	2200      	movs	r2, #0
 8007da6:	4619      	mov	r1, r3
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f7ff ffde 	bl	8007d6a <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007dae:	200a      	movs	r0, #10
 8007db0:	f000 f9c8 	bl	8008144 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8007db4:	f107 0217 	add.w	r2, r7, #23
 8007db8:	f107 010b 	add.w	r1, r7, #11
 8007dbc:	230a      	movs	r3, #10
 8007dbe:	9300      	str	r3, [sp, #0]
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f7fd f8fd 	bl	8004fc2 <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007dc8:	200a      	movs	r0, #10
 8007dca:	f000 f9bb 	bl	8008144 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 8007dce:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007dd2:	893b      	ldrh	r3, [r7, #8]
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7ff ffc7 	bl	8007d6a <setCSLine>

  return data;
 8007ddc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3718      	adds	r7, #24
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}

08007de6 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8007de6:	b580      	push	{r7, lr}
 8007de8:	b08c      	sub	sp, #48	; 0x30
 8007dea:	af02      	add	r7, sp, #8
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	4611      	mov	r1, r2
 8007df2:	461a      	mov	r2, r3
 8007df4:	460b      	mov	r3, r1
 8007df6:	80fb      	strh	r3, [r7, #6]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 8007dfc:	88fa      	ldrh	r2, [r7, #6]
 8007dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e00:	9301      	str	r3, [sp, #4]
 8007e02:	2300      	movs	r3, #0
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	4613      	mov	r3, r2
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f7ff ffbe 	bl	8007d8e <spiWriteRead>
 8007e12:	4603      	mov	r3, r0
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	021b      	lsls	r3, r3, #8
 8007e18:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007e1a:	200a      	movs	r0, #10
 8007e1c:	f000 f992 	bl	8008144 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8007e20:	88fa      	ldrh	r2, [r7, #6]
 8007e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e24:	9301      	str	r3, [sp, #4]
 8007e26:	2301      	movs	r3, #1
 8007e28:	9300      	str	r3, [sp, #0]
 8007e2a:	4613      	mov	r3, r2
 8007e2c:	68ba      	ldr	r2, [r7, #8]
 8007e2e:	2100      	movs	r1, #0
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f7ff ffac 	bl	8007d8e <spiWriteRead>
 8007e36:	4603      	mov	r3, r0
 8007e38:	b29a      	uxth	r2, r3
 8007e3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 8007e40:	2300      	movs	r3, #0
 8007e42:	623b      	str	r3, [r7, #32]
 8007e44:	e010      	b.n	8007e68 <getPositionSPI+0x82>
 8007e46:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007e48:	6a3b      	ldr	r3, [r7, #32]
 8007e4a:	fa42 f303 	asr.w	r3, r2, r3
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	b2d9      	uxtb	r1, r3
 8007e56:	f107 0210 	add.w	r2, r7, #16
 8007e5a:	6a3b      	ldr	r3, [r7, #32]
 8007e5c:	4413      	add	r3, r2
 8007e5e:	460a      	mov	r2, r1
 8007e60:	701a      	strb	r2, [r3, #0]
 8007e62:	6a3b      	ldr	r3, [r7, #32]
 8007e64:	3301      	adds	r3, #1
 8007e66:	623b      	str	r3, [r7, #32]
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	2b0f      	cmp	r3, #15
 8007e6c:	ddeb      	ble.n	8007e46 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 8007e6e:	7ffb      	ldrb	r3, [r7, #31]
 8007e70:	4619      	mov	r1, r3
 8007e72:	7f7a      	ldrb	r2, [r7, #29]
 8007e74:	7efb      	ldrb	r3, [r7, #27]
 8007e76:	4053      	eors	r3, r2
 8007e78:	b2da      	uxtb	r2, r3
 8007e7a:	7e7b      	ldrb	r3, [r7, #25]
 8007e7c:	4053      	eors	r3, r2
 8007e7e:	b2da      	uxtb	r2, r3
 8007e80:	7dfb      	ldrb	r3, [r7, #23]
 8007e82:	4053      	eors	r3, r2
 8007e84:	b2da      	uxtb	r2, r3
 8007e86:	7d7b      	ldrb	r3, [r7, #21]
 8007e88:	4053      	eors	r3, r2
 8007e8a:	b2da      	uxtb	r2, r3
 8007e8c:	7cfb      	ldrb	r3, [r7, #19]
 8007e8e:	4053      	eors	r3, r2
 8007e90:	b2da      	uxtb	r2, r3
 8007e92:	7c7b      	ldrb	r3, [r7, #17]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	bf0c      	ite	eq
 8007e98:	2301      	moveq	r3, #1
 8007e9a:	2300      	movne	r3, #0
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	4299      	cmp	r1, r3
 8007ea0:	d11e      	bne.n	8007ee0 <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8007ea2:	7fbb      	ldrb	r3, [r7, #30]
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	7f3a      	ldrb	r2, [r7, #28]
 8007ea8:	7ebb      	ldrb	r3, [r7, #26]
 8007eaa:	4053      	eors	r3, r2
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	7e3b      	ldrb	r3, [r7, #24]
 8007eb0:	4053      	eors	r3, r2
 8007eb2:	b2da      	uxtb	r2, r3
 8007eb4:	7dbb      	ldrb	r3, [r7, #22]
 8007eb6:	4053      	eors	r3, r2
 8007eb8:	b2da      	uxtb	r2, r3
 8007eba:	7d3b      	ldrb	r3, [r7, #20]
 8007ebc:	4053      	eors	r3, r2
 8007ebe:	b2da      	uxtb	r2, r3
 8007ec0:	7cbb      	ldrb	r3, [r7, #18]
 8007ec2:	4053      	eors	r3, r2
 8007ec4:	b2da      	uxtb	r2, r3
 8007ec6:	7c3b      	ldrb	r3, [r7, #16]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	bf0c      	ite	eq
 8007ecc:	2301      	moveq	r3, #1
 8007ece:	2300      	movne	r3, #0
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	4299      	cmp	r1, r3
 8007ed4:	d104      	bne.n	8007ee0 <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 8007ed6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007ed8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8007edc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007ede:	e002      	b.n	8007ee6 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 8007ee0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007ee4:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 8007ee6:	797b      	ldrb	r3, [r7, #5]
 8007ee8:	2b0c      	cmp	r3, #12
 8007eea:	d107      	bne.n	8007efc <getPositionSPI+0x116>
 8007eec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007eee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d002      	beq.n	8007efc <getPositionSPI+0x116>
 8007ef6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007ef8:	089b      	lsrs	r3, r3, #2
 8007efa:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 8007efc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3728      	adds	r7, #40	; 0x28
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}

08007f06 <getTurnCounterSPI>:
void getTurnCounterSPI(int16_t* returnArr, SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8007f06:	b580      	push	{r7, lr}
 8007f08:	b090      	sub	sp, #64	; 0x40
 8007f0a:	af02      	add	r7, sp, #8
 8007f0c:	60f8      	str	r0, [r7, #12]
 8007f0e:	60b9      	str	r1, [r7, #8]
 8007f10:	607a      	str	r2, [r7, #4]
 8007f12:	807b      	strh	r3, [r7, #2]
	uint8_t binaryArray[16];        //after receiving the position and turn we will populate this array and use it for calculating the checksum
	int16_t position, turns;

	//get first byte of position which is the high byte, shift it 8 bits. don't release line for the first byte. then, get the lower byte and
	// or it with the variable to complete the read
	position_raw = (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8);
 8007f14:	887a      	ldrh	r2, [r7, #2]
 8007f16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f18:	9301      	str	r3, [sp, #4]
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	2100      	movs	r1, #0
 8007f24:	68b8      	ldr	r0, [r7, #8]
 8007f26:	f7ff ff32 	bl	8007d8e <spiWriteRead>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	021b      	lsls	r3, r3, #8
 8007f2e:	62bb      	str	r3, [r7, #40]	; 0x28
	delay_us_AMT22(AMT22_DELAY);
 8007f30:	200a      	movs	r0, #10
 8007f32:	f000 f907 	bl	8008144 <delay_us_AMT22>
	position_raw |= (spiWriteRead(hspi, AMT22_TURNS, encoderPort, encoderPin, 0, timer));
 8007f36:	887a      	ldrh	r2, [r7, #2]
 8007f38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f3a:	9301      	str	r3, [sp, #4]
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	4613      	mov	r3, r2
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	21a0      	movs	r1, #160	; 0xa0
 8007f46:	68b8      	ldr	r0, [r7, #8]
 8007f48:	f7ff ff21 	bl	8007d8e <spiWriteRead>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	461a      	mov	r2, r3
 8007f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f52:	4313      	orrs	r3, r2
 8007f54:	62bb      	str	r3, [r7, #40]	; 0x28

	delay_us_AMT22(AMT22_DELAY);
 8007f56:	200a      	movs	r0, #10
 8007f58:	f000 f8f4 	bl	8008144 <delay_us_AMT22>

	//same thing with the turn counter
	turns_raw = (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8);
 8007f5c:	887a      	ldrh	r2, [r7, #2]
 8007f5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f60:	9301      	str	r3, [sp, #4]
 8007f62:	2300      	movs	r3, #0
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	4613      	mov	r3, r2
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	2100      	movs	r1, #0
 8007f6c:	68b8      	ldr	r0, [r7, #8]
 8007f6e:	f7ff ff0e 	bl	8007d8e <spiWriteRead>
 8007f72:	4603      	mov	r3, r0
 8007f74:	021b      	lsls	r3, r3, #8
 8007f76:	627b      	str	r3, [r7, #36]	; 0x24
	delay_us_AMT22(AMT22_DELAY);
 8007f78:	200a      	movs	r0, #10
 8007f7a:	f000 f8e3 	bl	8008144 <delay_us_AMT22>
	turns_raw |= (spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer));
 8007f7e:	887a      	ldrh	r2, [r7, #2]
 8007f80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f82:	9301      	str	r3, [sp, #4]
 8007f84:	2301      	movs	r3, #1
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	2100      	movs	r1, #0
 8007f8e:	68b8      	ldr	r0, [r7, #8]
 8007f90:	f7ff fefd 	bl	8007d8e <spiWriteRead>
 8007f94:	4603      	mov	r3, r0
 8007f96:	461a      	mov	r2, r3
 8007f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	627b      	str	r3, [r7, #36]	; 0x24

	//run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
	for(int i = 0; i < 16; i++){binaryArray[i] = (0x01) & (position_raw >> (i));}
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	633b      	str	r3, [r7, #48]	; 0x30
 8007fa2:	e010      	b.n	8007fc6 <getTurnCounterSPI+0xc0>
 8007fa4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	f003 0301 	and.w	r3, r3, #1
 8007fb2:	b2d9      	uxtb	r1, r3
 8007fb4:	f107 0214 	add.w	r2, r7, #20
 8007fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fba:	4413      	add	r3, r2
 8007fbc:	460a      	mov	r2, r1
 8007fbe:	701a      	strb	r2, [r3, #0]
 8007fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	633b      	str	r3, [r7, #48]	; 0x30
 8007fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc8:	2b0f      	cmp	r3, #15
 8007fca:	ddeb      	ble.n	8007fa4 <getTurnCounterSPI+0x9e>

	//using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
	if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 8007fcc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007fd6:	7ffb      	ldrb	r3, [r7, #31]
 8007fd8:	4053      	eors	r3, r2
 8007fda:	b2da      	uxtb	r2, r3
 8007fdc:	7f7b      	ldrb	r3, [r7, #29]
 8007fde:	4053      	eors	r3, r2
 8007fe0:	b2da      	uxtb	r2, r3
 8007fe2:	7efb      	ldrb	r3, [r7, #27]
 8007fe4:	4053      	eors	r3, r2
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	7e7b      	ldrb	r3, [r7, #25]
 8007fea:	4053      	eors	r3, r2
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	7dfb      	ldrb	r3, [r7, #23]
 8007ff0:	4053      	eors	r3, r2
 8007ff2:	b2da      	uxtb	r2, r3
 8007ff4:	7d7b      	ldrb	r3, [r7, #21]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	bf0c      	ite	eq
 8007ffa:	2301      	moveq	r3, #1
 8007ffc:	2300      	movne	r3, #0
 8007ffe:	b2db      	uxtb	r3, r3
 8008000:	4299      	cmp	r1, r3
 8008002:	d121      	bne.n	8008048 <getTurnCounterSPI+0x142>
		 && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8008004:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008008:	4619      	mov	r1, r3
 800800a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800800e:	7fbb      	ldrb	r3, [r7, #30]
 8008010:	4053      	eors	r3, r2
 8008012:	b2da      	uxtb	r2, r3
 8008014:	7f3b      	ldrb	r3, [r7, #28]
 8008016:	4053      	eors	r3, r2
 8008018:	b2da      	uxtb	r2, r3
 800801a:	7ebb      	ldrb	r3, [r7, #26]
 800801c:	4053      	eors	r3, r2
 800801e:	b2da      	uxtb	r2, r3
 8008020:	7e3b      	ldrb	r3, [r7, #24]
 8008022:	4053      	eors	r3, r2
 8008024:	b2da      	uxtb	r2, r3
 8008026:	7dbb      	ldrb	r3, [r7, #22]
 8008028:	4053      	eors	r3, r2
 800802a:	b2da      	uxtb	r2, r3
 800802c:	7d3b      	ldrb	r3, [r7, #20]
 800802e:	429a      	cmp	r2, r3
 8008030:	bf0c      	ite	eq
 8008032:	2301      	moveq	r3, #1
 8008034:	2300      	movne	r3, #0
 8008036:	b2db      	uxtb	r3, r3
 8008038:	4299      	cmp	r1, r3
 800803a:	d105      	bne.n	8008048 <getTurnCounterSPI+0x142>
	{
	 //we got back a good position, so just mask away the checkbits
	 // bitstream &= 0x3FFF;
	 // position = bitstream;
		position = (position_raw & 0x3FFF);
 800803c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800803e:	b21b      	sxth	r3, r3
 8008040:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8008044:	86fb      	strh	r3, [r7, #54]	; 0x36
 8008046:	e002      	b.n	800804e <getTurnCounterSPI+0x148>
	}
	else{position = 0xFFFF;} // bad position
 8008048:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800804c:	86fb      	strh	r3, [r7, #54]	; 0x36

  //if the resolution is 12-bits, and position wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (position != 0xFFFF)) position = position >> 2;
 800804e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8008052:	2b0c      	cmp	r3, #12
 8008054:	d103      	bne.n	800805e <getTurnCounterSPI+0x158>
 8008056:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800805a:	109b      	asrs	r3, r3, #2
 800805c:	86fb      	strh	r3, [r7, #54]	; 0x36


  //repeat checksum calculation for the turn counter
  for(int i = 0; i < 16; i++){binaryArray[i] = (0x01) & (turns_raw >> (i));} // TODO check if this is necessary
 800805e:	2300      	movs	r3, #0
 8008060:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008062:	e010      	b.n	8008086 <getTurnCounterSPI+0x180>
 8008064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008068:	fa22 f303 	lsr.w	r3, r2, r3
 800806c:	b2db      	uxtb	r3, r3
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	b2d9      	uxtb	r1, r3
 8008074:	f107 0214 	add.w	r2, r7, #20
 8008078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800807a:	4413      	add	r3, r2
 800807c:	460a      	mov	r2, r1
 800807e:	701a      	strb	r2, [r3, #0]
 8008080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008082:	3301      	adds	r3, #1
 8008084:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008088:	2b0f      	cmp	r3, #15
 800808a:	ddeb      	ble.n	8008064 <getTurnCounterSPI+0x15e>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
	if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 800808c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008090:	4619      	mov	r1, r3
 8008092:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008096:	7ffb      	ldrb	r3, [r7, #31]
 8008098:	4053      	eors	r3, r2
 800809a:	b2da      	uxtb	r2, r3
 800809c:	7f7b      	ldrb	r3, [r7, #29]
 800809e:	4053      	eors	r3, r2
 80080a0:	b2da      	uxtb	r2, r3
 80080a2:	7efb      	ldrb	r3, [r7, #27]
 80080a4:	4053      	eors	r3, r2
 80080a6:	b2da      	uxtb	r2, r3
 80080a8:	7e7b      	ldrb	r3, [r7, #25]
 80080aa:	4053      	eors	r3, r2
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	7dfb      	ldrb	r3, [r7, #23]
 80080b0:	4053      	eors	r3, r2
 80080b2:	b2da      	uxtb	r2, r3
 80080b4:	7d7b      	ldrb	r3, [r7, #21]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	bf0c      	ite	eq
 80080ba:	2301      	moveq	r3, #1
 80080bc:	2300      	movne	r3, #0
 80080be:	b2db      	uxtb	r3, r3
 80080c0:	4299      	cmp	r1, r3
 80080c2:	d130      	bne.n	8008126 <getTurnCounterSPI+0x220>
		 && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 80080c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80080c8:	4619      	mov	r1, r3
 80080ca:	f897 2020 	ldrb.w	r2, [r7, #32]
 80080ce:	7fbb      	ldrb	r3, [r7, #30]
 80080d0:	4053      	eors	r3, r2
 80080d2:	b2da      	uxtb	r2, r3
 80080d4:	7f3b      	ldrb	r3, [r7, #28]
 80080d6:	4053      	eors	r3, r2
 80080d8:	b2da      	uxtb	r2, r3
 80080da:	7ebb      	ldrb	r3, [r7, #26]
 80080dc:	4053      	eors	r3, r2
 80080de:	b2da      	uxtb	r2, r3
 80080e0:	7e3b      	ldrb	r3, [r7, #24]
 80080e2:	4053      	eors	r3, r2
 80080e4:	b2da      	uxtb	r2, r3
 80080e6:	7dbb      	ldrb	r3, [r7, #22]
 80080e8:	4053      	eors	r3, r2
 80080ea:	b2da      	uxtb	r2, r3
 80080ec:	7d3b      	ldrb	r3, [r7, #20]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	bf0c      	ite	eq
 80080f2:	2301      	moveq	r3, #1
 80080f4:	2300      	movne	r3, #0
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	4299      	cmp	r1, r3
 80080fa:	d114      	bne.n	8008126 <getTurnCounterSPI+0x220>
	{
    //we got back a good position, so just mask away the checkbits
    turns_raw &= 0x3FFF;
 80080fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fe:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8008102:	627b      	str	r3, [r7, #36]	; 0x24

    // the received 16 bit integer is supposed to be a 14-bit signed integer with two check bits as its
    // msb. once that is masked away, we still have to figure out its sign and extend it.

    // check bit 14
    if(turns_raw & 0x2000){
 8008104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008106:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d008      	beq.n	8008120 <getTurnCounterSPI+0x21a>
      // if number is negative, extend the sign by or'ing it with 1100 0000 0000 0000 and complete it to
      // an int16_t
      turns = (0xC000 | turns_raw);
 800810e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008110:	b29b      	uxth	r3, r3
 8008112:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8008116:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 800811a:	b29b      	uxth	r3, r3
 800811c:	86bb      	strh	r3, [r7, #52]	; 0x34
    if(turns_raw & 0x2000){
 800811e:	e005      	b.n	800812c <getTurnCounterSPI+0x226>
    }else{
      // if number is positive, its 14-bit version will be equal to its int16_t version
      turns = turns_raw;
 8008120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008122:	86bb      	strh	r3, [r7, #52]	; 0x34
    if(turns_raw & 0x2000){
 8008124:	e002      	b.n	800812c <getTurnCounterSPI+0x226>
    }
	}
	else
	{
	  turns = 0xFFFF; //bad position
 8008126:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800812a:	86bb      	strh	r3, [r7, #52]	; 0x34
	}


	// populate return array
	returnArr[0] = position;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008130:	801a      	strh	r2, [r3, #0]
	returnArr[1] = turns;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	3302      	adds	r3, #2
 8008136:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008138:	801a      	strh	r2, [r3, #0]

}
 800813a:	bf00      	nop
 800813c:	3738      	adds	r7, #56	; 0x38
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
	...

08008144 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	4603      	mov	r3, r0
 800814c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 800814e:	4b09      	ldr	r3, [pc, #36]	; (8008174 <delay_us_AMT22+0x30>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2200      	movs	r2, #0
 8008154:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8008156:	bf00      	nop
 8008158:	4b06      	ldr	r3, [pc, #24]	; (8008174 <delay_us_AMT22+0x30>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800815e:	88fb      	ldrh	r3, [r7, #6]
 8008160:	429a      	cmp	r2, r3
 8008162:	d3f9      	bcc.n	8008158 <delay_us_AMT22+0x14>
}
 8008164:	bf00      	nop
 8008166:	bf00      	nop
 8008168:	370c      	adds	r7, #12
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	20000694 	.word	0x20000694

08008178 <_Znaj>:
 8008178:	f000 b800 	b.w	800817c <_Znwj>

0800817c <_Znwj>:
 800817c:	2801      	cmp	r0, #1
 800817e:	bf38      	it	cc
 8008180:	2001      	movcc	r0, #1
 8008182:	b510      	push	{r4, lr}
 8008184:	4604      	mov	r4, r0
 8008186:	4620      	mov	r0, r4
 8008188:	f000 f844 	bl	8008214 <malloc>
 800818c:	b930      	cbnz	r0, 800819c <_Znwj+0x20>
 800818e:	f000 f807 	bl	80081a0 <_ZSt15get_new_handlerv>
 8008192:	b908      	cbnz	r0, 8008198 <_Znwj+0x1c>
 8008194:	f000 f80c 	bl	80081b0 <abort>
 8008198:	4780      	blx	r0
 800819a:	e7f4      	b.n	8008186 <_Znwj+0xa>
 800819c:	bd10      	pop	{r4, pc}
	...

080081a0 <_ZSt15get_new_handlerv>:
 80081a0:	4b02      	ldr	r3, [pc, #8]	; (80081ac <_ZSt15get_new_handlerv+0xc>)
 80081a2:	6818      	ldr	r0, [r3, #0]
 80081a4:	f3bf 8f5b 	dmb	ish
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	200007fc 	.word	0x200007fc

080081b0 <abort>:
 80081b0:	b508      	push	{r3, lr}
 80081b2:	2006      	movs	r0, #6
 80081b4:	f001 f878 	bl	80092a8 <raise>
 80081b8:	2001      	movs	r0, #1
 80081ba:	f7f9 fd89 	bl	8001cd0 <_exit>
	...

080081c0 <__errno>:
 80081c0:	4b01      	ldr	r3, [pc, #4]	; (80081c8 <__errno+0x8>)
 80081c2:	6818      	ldr	r0, [r3, #0]
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop
 80081c8:	2000002c 	.word	0x2000002c

080081cc <__libc_init_array>:
 80081cc:	b570      	push	{r4, r5, r6, lr}
 80081ce:	4d0d      	ldr	r5, [pc, #52]	; (8008204 <__libc_init_array+0x38>)
 80081d0:	4c0d      	ldr	r4, [pc, #52]	; (8008208 <__libc_init_array+0x3c>)
 80081d2:	1b64      	subs	r4, r4, r5
 80081d4:	10a4      	asrs	r4, r4, #2
 80081d6:	2600      	movs	r6, #0
 80081d8:	42a6      	cmp	r6, r4
 80081da:	d109      	bne.n	80081f0 <__libc_init_array+0x24>
 80081dc:	4d0b      	ldr	r5, [pc, #44]	; (800820c <__libc_init_array+0x40>)
 80081de:	4c0c      	ldr	r4, [pc, #48]	; (8008210 <__libc_init_array+0x44>)
 80081e0:	f005 fba4 	bl	800d92c <_init>
 80081e4:	1b64      	subs	r4, r4, r5
 80081e6:	10a4      	asrs	r4, r4, #2
 80081e8:	2600      	movs	r6, #0
 80081ea:	42a6      	cmp	r6, r4
 80081ec:	d105      	bne.n	80081fa <__libc_init_array+0x2e>
 80081ee:	bd70      	pop	{r4, r5, r6, pc}
 80081f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f4:	4798      	blx	r3
 80081f6:	3601      	adds	r6, #1
 80081f8:	e7ee      	b.n	80081d8 <__libc_init_array+0xc>
 80081fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80081fe:	4798      	blx	r3
 8008200:	3601      	adds	r6, #1
 8008202:	e7f2      	b.n	80081ea <__libc_init_array+0x1e>
 8008204:	0800e5fc 	.word	0x0800e5fc
 8008208:	0800e5fc 	.word	0x0800e5fc
 800820c:	0800e5fc 	.word	0x0800e5fc
 8008210:	0800e604 	.word	0x0800e604

08008214 <malloc>:
 8008214:	4b02      	ldr	r3, [pc, #8]	; (8008220 <malloc+0xc>)
 8008216:	4601      	mov	r1, r0
 8008218:	6818      	ldr	r0, [r3, #0]
 800821a:	f000 b877 	b.w	800830c <_malloc_r>
 800821e:	bf00      	nop
 8008220:	2000002c 	.word	0x2000002c

08008224 <memset>:
 8008224:	4402      	add	r2, r0
 8008226:	4603      	mov	r3, r0
 8008228:	4293      	cmp	r3, r2
 800822a:	d100      	bne.n	800822e <memset+0xa>
 800822c:	4770      	bx	lr
 800822e:	f803 1b01 	strb.w	r1, [r3], #1
 8008232:	e7f9      	b.n	8008228 <memset+0x4>

08008234 <_free_r>:
 8008234:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008236:	2900      	cmp	r1, #0
 8008238:	d044      	beq.n	80082c4 <_free_r+0x90>
 800823a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800823e:	9001      	str	r0, [sp, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	f1a1 0404 	sub.w	r4, r1, #4
 8008246:	bfb8      	it	lt
 8008248:	18e4      	addlt	r4, r4, r3
 800824a:	f003 fdc9 	bl	800bde0 <__malloc_lock>
 800824e:	4a1e      	ldr	r2, [pc, #120]	; (80082c8 <_free_r+0x94>)
 8008250:	9801      	ldr	r0, [sp, #4]
 8008252:	6813      	ldr	r3, [r2, #0]
 8008254:	b933      	cbnz	r3, 8008264 <_free_r+0x30>
 8008256:	6063      	str	r3, [r4, #4]
 8008258:	6014      	str	r4, [r2, #0]
 800825a:	b003      	add	sp, #12
 800825c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008260:	f003 bdc4 	b.w	800bdec <__malloc_unlock>
 8008264:	42a3      	cmp	r3, r4
 8008266:	d908      	bls.n	800827a <_free_r+0x46>
 8008268:	6825      	ldr	r5, [r4, #0]
 800826a:	1961      	adds	r1, r4, r5
 800826c:	428b      	cmp	r3, r1
 800826e:	bf01      	itttt	eq
 8008270:	6819      	ldreq	r1, [r3, #0]
 8008272:	685b      	ldreq	r3, [r3, #4]
 8008274:	1949      	addeq	r1, r1, r5
 8008276:	6021      	streq	r1, [r4, #0]
 8008278:	e7ed      	b.n	8008256 <_free_r+0x22>
 800827a:	461a      	mov	r2, r3
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	b10b      	cbz	r3, 8008284 <_free_r+0x50>
 8008280:	42a3      	cmp	r3, r4
 8008282:	d9fa      	bls.n	800827a <_free_r+0x46>
 8008284:	6811      	ldr	r1, [r2, #0]
 8008286:	1855      	adds	r5, r2, r1
 8008288:	42a5      	cmp	r5, r4
 800828a:	d10b      	bne.n	80082a4 <_free_r+0x70>
 800828c:	6824      	ldr	r4, [r4, #0]
 800828e:	4421      	add	r1, r4
 8008290:	1854      	adds	r4, r2, r1
 8008292:	42a3      	cmp	r3, r4
 8008294:	6011      	str	r1, [r2, #0]
 8008296:	d1e0      	bne.n	800825a <_free_r+0x26>
 8008298:	681c      	ldr	r4, [r3, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	6053      	str	r3, [r2, #4]
 800829e:	4421      	add	r1, r4
 80082a0:	6011      	str	r1, [r2, #0]
 80082a2:	e7da      	b.n	800825a <_free_r+0x26>
 80082a4:	d902      	bls.n	80082ac <_free_r+0x78>
 80082a6:	230c      	movs	r3, #12
 80082a8:	6003      	str	r3, [r0, #0]
 80082aa:	e7d6      	b.n	800825a <_free_r+0x26>
 80082ac:	6825      	ldr	r5, [r4, #0]
 80082ae:	1961      	adds	r1, r4, r5
 80082b0:	428b      	cmp	r3, r1
 80082b2:	bf04      	itt	eq
 80082b4:	6819      	ldreq	r1, [r3, #0]
 80082b6:	685b      	ldreq	r3, [r3, #4]
 80082b8:	6063      	str	r3, [r4, #4]
 80082ba:	bf04      	itt	eq
 80082bc:	1949      	addeq	r1, r1, r5
 80082be:	6021      	streq	r1, [r4, #0]
 80082c0:	6054      	str	r4, [r2, #4]
 80082c2:	e7ca      	b.n	800825a <_free_r+0x26>
 80082c4:	b003      	add	sp, #12
 80082c6:	bd30      	pop	{r4, r5, pc}
 80082c8:	20000800 	.word	0x20000800

080082cc <sbrk_aligned>:
 80082cc:	b570      	push	{r4, r5, r6, lr}
 80082ce:	4e0e      	ldr	r6, [pc, #56]	; (8008308 <sbrk_aligned+0x3c>)
 80082d0:	460c      	mov	r4, r1
 80082d2:	6831      	ldr	r1, [r6, #0]
 80082d4:	4605      	mov	r5, r0
 80082d6:	b911      	cbnz	r1, 80082de <sbrk_aligned+0x12>
 80082d8:	f000 ffa8 	bl	800922c <_sbrk_r>
 80082dc:	6030      	str	r0, [r6, #0]
 80082de:	4621      	mov	r1, r4
 80082e0:	4628      	mov	r0, r5
 80082e2:	f000 ffa3 	bl	800922c <_sbrk_r>
 80082e6:	1c43      	adds	r3, r0, #1
 80082e8:	d00a      	beq.n	8008300 <sbrk_aligned+0x34>
 80082ea:	1cc4      	adds	r4, r0, #3
 80082ec:	f024 0403 	bic.w	r4, r4, #3
 80082f0:	42a0      	cmp	r0, r4
 80082f2:	d007      	beq.n	8008304 <sbrk_aligned+0x38>
 80082f4:	1a21      	subs	r1, r4, r0
 80082f6:	4628      	mov	r0, r5
 80082f8:	f000 ff98 	bl	800922c <_sbrk_r>
 80082fc:	3001      	adds	r0, #1
 80082fe:	d101      	bne.n	8008304 <sbrk_aligned+0x38>
 8008300:	f04f 34ff 	mov.w	r4, #4294967295
 8008304:	4620      	mov	r0, r4
 8008306:	bd70      	pop	{r4, r5, r6, pc}
 8008308:	20000804 	.word	0x20000804

0800830c <_malloc_r>:
 800830c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008310:	1ccd      	adds	r5, r1, #3
 8008312:	f025 0503 	bic.w	r5, r5, #3
 8008316:	3508      	adds	r5, #8
 8008318:	2d0c      	cmp	r5, #12
 800831a:	bf38      	it	cc
 800831c:	250c      	movcc	r5, #12
 800831e:	2d00      	cmp	r5, #0
 8008320:	4607      	mov	r7, r0
 8008322:	db01      	blt.n	8008328 <_malloc_r+0x1c>
 8008324:	42a9      	cmp	r1, r5
 8008326:	d905      	bls.n	8008334 <_malloc_r+0x28>
 8008328:	230c      	movs	r3, #12
 800832a:	603b      	str	r3, [r7, #0]
 800832c:	2600      	movs	r6, #0
 800832e:	4630      	mov	r0, r6
 8008330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008334:	4e2e      	ldr	r6, [pc, #184]	; (80083f0 <_malloc_r+0xe4>)
 8008336:	f003 fd53 	bl	800bde0 <__malloc_lock>
 800833a:	6833      	ldr	r3, [r6, #0]
 800833c:	461c      	mov	r4, r3
 800833e:	bb34      	cbnz	r4, 800838e <_malloc_r+0x82>
 8008340:	4629      	mov	r1, r5
 8008342:	4638      	mov	r0, r7
 8008344:	f7ff ffc2 	bl	80082cc <sbrk_aligned>
 8008348:	1c43      	adds	r3, r0, #1
 800834a:	4604      	mov	r4, r0
 800834c:	d14d      	bne.n	80083ea <_malloc_r+0xde>
 800834e:	6834      	ldr	r4, [r6, #0]
 8008350:	4626      	mov	r6, r4
 8008352:	2e00      	cmp	r6, #0
 8008354:	d140      	bne.n	80083d8 <_malloc_r+0xcc>
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	4631      	mov	r1, r6
 800835a:	4638      	mov	r0, r7
 800835c:	eb04 0803 	add.w	r8, r4, r3
 8008360:	f000 ff64 	bl	800922c <_sbrk_r>
 8008364:	4580      	cmp	r8, r0
 8008366:	d13a      	bne.n	80083de <_malloc_r+0xd2>
 8008368:	6821      	ldr	r1, [r4, #0]
 800836a:	3503      	adds	r5, #3
 800836c:	1a6d      	subs	r5, r5, r1
 800836e:	f025 0503 	bic.w	r5, r5, #3
 8008372:	3508      	adds	r5, #8
 8008374:	2d0c      	cmp	r5, #12
 8008376:	bf38      	it	cc
 8008378:	250c      	movcc	r5, #12
 800837a:	4629      	mov	r1, r5
 800837c:	4638      	mov	r0, r7
 800837e:	f7ff ffa5 	bl	80082cc <sbrk_aligned>
 8008382:	3001      	adds	r0, #1
 8008384:	d02b      	beq.n	80083de <_malloc_r+0xd2>
 8008386:	6823      	ldr	r3, [r4, #0]
 8008388:	442b      	add	r3, r5
 800838a:	6023      	str	r3, [r4, #0]
 800838c:	e00e      	b.n	80083ac <_malloc_r+0xa0>
 800838e:	6822      	ldr	r2, [r4, #0]
 8008390:	1b52      	subs	r2, r2, r5
 8008392:	d41e      	bmi.n	80083d2 <_malloc_r+0xc6>
 8008394:	2a0b      	cmp	r2, #11
 8008396:	d916      	bls.n	80083c6 <_malloc_r+0xba>
 8008398:	1961      	adds	r1, r4, r5
 800839a:	42a3      	cmp	r3, r4
 800839c:	6025      	str	r5, [r4, #0]
 800839e:	bf18      	it	ne
 80083a0:	6059      	strne	r1, [r3, #4]
 80083a2:	6863      	ldr	r3, [r4, #4]
 80083a4:	bf08      	it	eq
 80083a6:	6031      	streq	r1, [r6, #0]
 80083a8:	5162      	str	r2, [r4, r5]
 80083aa:	604b      	str	r3, [r1, #4]
 80083ac:	4638      	mov	r0, r7
 80083ae:	f104 060b 	add.w	r6, r4, #11
 80083b2:	f003 fd1b 	bl	800bdec <__malloc_unlock>
 80083b6:	f026 0607 	bic.w	r6, r6, #7
 80083ba:	1d23      	adds	r3, r4, #4
 80083bc:	1af2      	subs	r2, r6, r3
 80083be:	d0b6      	beq.n	800832e <_malloc_r+0x22>
 80083c0:	1b9b      	subs	r3, r3, r6
 80083c2:	50a3      	str	r3, [r4, r2]
 80083c4:	e7b3      	b.n	800832e <_malloc_r+0x22>
 80083c6:	6862      	ldr	r2, [r4, #4]
 80083c8:	42a3      	cmp	r3, r4
 80083ca:	bf0c      	ite	eq
 80083cc:	6032      	streq	r2, [r6, #0]
 80083ce:	605a      	strne	r2, [r3, #4]
 80083d0:	e7ec      	b.n	80083ac <_malloc_r+0xa0>
 80083d2:	4623      	mov	r3, r4
 80083d4:	6864      	ldr	r4, [r4, #4]
 80083d6:	e7b2      	b.n	800833e <_malloc_r+0x32>
 80083d8:	4634      	mov	r4, r6
 80083da:	6876      	ldr	r6, [r6, #4]
 80083dc:	e7b9      	b.n	8008352 <_malloc_r+0x46>
 80083de:	230c      	movs	r3, #12
 80083e0:	603b      	str	r3, [r7, #0]
 80083e2:	4638      	mov	r0, r7
 80083e4:	f003 fd02 	bl	800bdec <__malloc_unlock>
 80083e8:	e7a1      	b.n	800832e <_malloc_r+0x22>
 80083ea:	6025      	str	r5, [r4, #0]
 80083ec:	e7de      	b.n	80083ac <_malloc_r+0xa0>
 80083ee:	bf00      	nop
 80083f0:	20000800 	.word	0x20000800

080083f4 <__cvt>:
 80083f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083f8:	ec55 4b10 	vmov	r4, r5, d0
 80083fc:	2d00      	cmp	r5, #0
 80083fe:	460e      	mov	r6, r1
 8008400:	4619      	mov	r1, r3
 8008402:	462b      	mov	r3, r5
 8008404:	bfbb      	ittet	lt
 8008406:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800840a:	461d      	movlt	r5, r3
 800840c:	2300      	movge	r3, #0
 800840e:	232d      	movlt	r3, #45	; 0x2d
 8008410:	700b      	strb	r3, [r1, #0]
 8008412:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008414:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008418:	4691      	mov	r9, r2
 800841a:	f023 0820 	bic.w	r8, r3, #32
 800841e:	bfbc      	itt	lt
 8008420:	4622      	movlt	r2, r4
 8008422:	4614      	movlt	r4, r2
 8008424:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008428:	d005      	beq.n	8008436 <__cvt+0x42>
 800842a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800842e:	d100      	bne.n	8008432 <__cvt+0x3e>
 8008430:	3601      	adds	r6, #1
 8008432:	2102      	movs	r1, #2
 8008434:	e000      	b.n	8008438 <__cvt+0x44>
 8008436:	2103      	movs	r1, #3
 8008438:	ab03      	add	r3, sp, #12
 800843a:	9301      	str	r3, [sp, #4]
 800843c:	ab02      	add	r3, sp, #8
 800843e:	9300      	str	r3, [sp, #0]
 8008440:	ec45 4b10 	vmov	d0, r4, r5
 8008444:	4653      	mov	r3, sl
 8008446:	4632      	mov	r2, r6
 8008448:	f002 f93e 	bl	800a6c8 <_dtoa_r>
 800844c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008450:	4607      	mov	r7, r0
 8008452:	d102      	bne.n	800845a <__cvt+0x66>
 8008454:	f019 0f01 	tst.w	r9, #1
 8008458:	d022      	beq.n	80084a0 <__cvt+0xac>
 800845a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800845e:	eb07 0906 	add.w	r9, r7, r6
 8008462:	d110      	bne.n	8008486 <__cvt+0x92>
 8008464:	783b      	ldrb	r3, [r7, #0]
 8008466:	2b30      	cmp	r3, #48	; 0x30
 8008468:	d10a      	bne.n	8008480 <__cvt+0x8c>
 800846a:	2200      	movs	r2, #0
 800846c:	2300      	movs	r3, #0
 800846e:	4620      	mov	r0, r4
 8008470:	4629      	mov	r1, r5
 8008472:	f7f8 fb39 	bl	8000ae8 <__aeabi_dcmpeq>
 8008476:	b918      	cbnz	r0, 8008480 <__cvt+0x8c>
 8008478:	f1c6 0601 	rsb	r6, r6, #1
 800847c:	f8ca 6000 	str.w	r6, [sl]
 8008480:	f8da 3000 	ldr.w	r3, [sl]
 8008484:	4499      	add	r9, r3
 8008486:	2200      	movs	r2, #0
 8008488:	2300      	movs	r3, #0
 800848a:	4620      	mov	r0, r4
 800848c:	4629      	mov	r1, r5
 800848e:	f7f8 fb2b 	bl	8000ae8 <__aeabi_dcmpeq>
 8008492:	b108      	cbz	r0, 8008498 <__cvt+0xa4>
 8008494:	f8cd 900c 	str.w	r9, [sp, #12]
 8008498:	2230      	movs	r2, #48	; 0x30
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	454b      	cmp	r3, r9
 800849e:	d307      	bcc.n	80084b0 <__cvt+0xbc>
 80084a0:	9b03      	ldr	r3, [sp, #12]
 80084a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084a4:	1bdb      	subs	r3, r3, r7
 80084a6:	4638      	mov	r0, r7
 80084a8:	6013      	str	r3, [r2, #0]
 80084aa:	b004      	add	sp, #16
 80084ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b0:	1c59      	adds	r1, r3, #1
 80084b2:	9103      	str	r1, [sp, #12]
 80084b4:	701a      	strb	r2, [r3, #0]
 80084b6:	e7f0      	b.n	800849a <__cvt+0xa6>

080084b8 <__exponent>:
 80084b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084ba:	4603      	mov	r3, r0
 80084bc:	2900      	cmp	r1, #0
 80084be:	bfb8      	it	lt
 80084c0:	4249      	neglt	r1, r1
 80084c2:	f803 2b02 	strb.w	r2, [r3], #2
 80084c6:	bfb4      	ite	lt
 80084c8:	222d      	movlt	r2, #45	; 0x2d
 80084ca:	222b      	movge	r2, #43	; 0x2b
 80084cc:	2909      	cmp	r1, #9
 80084ce:	7042      	strb	r2, [r0, #1]
 80084d0:	dd2a      	ble.n	8008528 <__exponent+0x70>
 80084d2:	f10d 0407 	add.w	r4, sp, #7
 80084d6:	46a4      	mov	ip, r4
 80084d8:	270a      	movs	r7, #10
 80084da:	46a6      	mov	lr, r4
 80084dc:	460a      	mov	r2, r1
 80084de:	fb91 f6f7 	sdiv	r6, r1, r7
 80084e2:	fb07 1516 	mls	r5, r7, r6, r1
 80084e6:	3530      	adds	r5, #48	; 0x30
 80084e8:	2a63      	cmp	r2, #99	; 0x63
 80084ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80084ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80084f2:	4631      	mov	r1, r6
 80084f4:	dcf1      	bgt.n	80084da <__exponent+0x22>
 80084f6:	3130      	adds	r1, #48	; 0x30
 80084f8:	f1ae 0502 	sub.w	r5, lr, #2
 80084fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008500:	1c44      	adds	r4, r0, #1
 8008502:	4629      	mov	r1, r5
 8008504:	4561      	cmp	r1, ip
 8008506:	d30a      	bcc.n	800851e <__exponent+0x66>
 8008508:	f10d 0209 	add.w	r2, sp, #9
 800850c:	eba2 020e 	sub.w	r2, r2, lr
 8008510:	4565      	cmp	r5, ip
 8008512:	bf88      	it	hi
 8008514:	2200      	movhi	r2, #0
 8008516:	4413      	add	r3, r2
 8008518:	1a18      	subs	r0, r3, r0
 800851a:	b003      	add	sp, #12
 800851c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800851e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008522:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008526:	e7ed      	b.n	8008504 <__exponent+0x4c>
 8008528:	2330      	movs	r3, #48	; 0x30
 800852a:	3130      	adds	r1, #48	; 0x30
 800852c:	7083      	strb	r3, [r0, #2]
 800852e:	70c1      	strb	r1, [r0, #3]
 8008530:	1d03      	adds	r3, r0, #4
 8008532:	e7f1      	b.n	8008518 <__exponent+0x60>

08008534 <_printf_float>:
 8008534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008538:	ed2d 8b02 	vpush	{d8}
 800853c:	b08d      	sub	sp, #52	; 0x34
 800853e:	460c      	mov	r4, r1
 8008540:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008544:	4616      	mov	r6, r2
 8008546:	461f      	mov	r7, r3
 8008548:	4605      	mov	r5, r0
 800854a:	f003 fc0f 	bl	800bd6c <_localeconv_r>
 800854e:	f8d0 a000 	ldr.w	sl, [r0]
 8008552:	4650      	mov	r0, sl
 8008554:	f7f7 fe46 	bl	80001e4 <strlen>
 8008558:	2300      	movs	r3, #0
 800855a:	930a      	str	r3, [sp, #40]	; 0x28
 800855c:	6823      	ldr	r3, [r4, #0]
 800855e:	9305      	str	r3, [sp, #20]
 8008560:	f8d8 3000 	ldr.w	r3, [r8]
 8008564:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008568:	3307      	adds	r3, #7
 800856a:	f023 0307 	bic.w	r3, r3, #7
 800856e:	f103 0208 	add.w	r2, r3, #8
 8008572:	f8c8 2000 	str.w	r2, [r8]
 8008576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800857e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008582:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008586:	9307      	str	r3, [sp, #28]
 8008588:	f8cd 8018 	str.w	r8, [sp, #24]
 800858c:	ee08 0a10 	vmov	s16, r0
 8008590:	4b9f      	ldr	r3, [pc, #636]	; (8008810 <_printf_float+0x2dc>)
 8008592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008596:	f04f 32ff 	mov.w	r2, #4294967295
 800859a:	f7f8 fad7 	bl	8000b4c <__aeabi_dcmpun>
 800859e:	bb88      	cbnz	r0, 8008604 <_printf_float+0xd0>
 80085a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085a4:	4b9a      	ldr	r3, [pc, #616]	; (8008810 <_printf_float+0x2dc>)
 80085a6:	f04f 32ff 	mov.w	r2, #4294967295
 80085aa:	f7f8 fab1 	bl	8000b10 <__aeabi_dcmple>
 80085ae:	bb48      	cbnz	r0, 8008604 <_printf_float+0xd0>
 80085b0:	2200      	movs	r2, #0
 80085b2:	2300      	movs	r3, #0
 80085b4:	4640      	mov	r0, r8
 80085b6:	4649      	mov	r1, r9
 80085b8:	f7f8 faa0 	bl	8000afc <__aeabi_dcmplt>
 80085bc:	b110      	cbz	r0, 80085c4 <_printf_float+0x90>
 80085be:	232d      	movs	r3, #45	; 0x2d
 80085c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085c4:	4b93      	ldr	r3, [pc, #588]	; (8008814 <_printf_float+0x2e0>)
 80085c6:	4894      	ldr	r0, [pc, #592]	; (8008818 <_printf_float+0x2e4>)
 80085c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80085cc:	bf94      	ite	ls
 80085ce:	4698      	movls	r8, r3
 80085d0:	4680      	movhi	r8, r0
 80085d2:	2303      	movs	r3, #3
 80085d4:	6123      	str	r3, [r4, #16]
 80085d6:	9b05      	ldr	r3, [sp, #20]
 80085d8:	f023 0204 	bic.w	r2, r3, #4
 80085dc:	6022      	str	r2, [r4, #0]
 80085de:	f04f 0900 	mov.w	r9, #0
 80085e2:	9700      	str	r7, [sp, #0]
 80085e4:	4633      	mov	r3, r6
 80085e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80085e8:	4621      	mov	r1, r4
 80085ea:	4628      	mov	r0, r5
 80085ec:	f000 f9d8 	bl	80089a0 <_printf_common>
 80085f0:	3001      	adds	r0, #1
 80085f2:	f040 8090 	bne.w	8008716 <_printf_float+0x1e2>
 80085f6:	f04f 30ff 	mov.w	r0, #4294967295
 80085fa:	b00d      	add	sp, #52	; 0x34
 80085fc:	ecbd 8b02 	vpop	{d8}
 8008600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008604:	4642      	mov	r2, r8
 8008606:	464b      	mov	r3, r9
 8008608:	4640      	mov	r0, r8
 800860a:	4649      	mov	r1, r9
 800860c:	f7f8 fa9e 	bl	8000b4c <__aeabi_dcmpun>
 8008610:	b140      	cbz	r0, 8008624 <_printf_float+0xf0>
 8008612:	464b      	mov	r3, r9
 8008614:	2b00      	cmp	r3, #0
 8008616:	bfbc      	itt	lt
 8008618:	232d      	movlt	r3, #45	; 0x2d
 800861a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800861e:	487f      	ldr	r0, [pc, #508]	; (800881c <_printf_float+0x2e8>)
 8008620:	4b7f      	ldr	r3, [pc, #508]	; (8008820 <_printf_float+0x2ec>)
 8008622:	e7d1      	b.n	80085c8 <_printf_float+0x94>
 8008624:	6863      	ldr	r3, [r4, #4]
 8008626:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800862a:	9206      	str	r2, [sp, #24]
 800862c:	1c5a      	adds	r2, r3, #1
 800862e:	d13f      	bne.n	80086b0 <_printf_float+0x17c>
 8008630:	2306      	movs	r3, #6
 8008632:	6063      	str	r3, [r4, #4]
 8008634:	9b05      	ldr	r3, [sp, #20]
 8008636:	6861      	ldr	r1, [r4, #4]
 8008638:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800863c:	2300      	movs	r3, #0
 800863e:	9303      	str	r3, [sp, #12]
 8008640:	ab0a      	add	r3, sp, #40	; 0x28
 8008642:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008646:	ab09      	add	r3, sp, #36	; 0x24
 8008648:	ec49 8b10 	vmov	d0, r8, r9
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	6022      	str	r2, [r4, #0]
 8008650:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008654:	4628      	mov	r0, r5
 8008656:	f7ff fecd 	bl	80083f4 <__cvt>
 800865a:	9b06      	ldr	r3, [sp, #24]
 800865c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800865e:	2b47      	cmp	r3, #71	; 0x47
 8008660:	4680      	mov	r8, r0
 8008662:	d108      	bne.n	8008676 <_printf_float+0x142>
 8008664:	1cc8      	adds	r0, r1, #3
 8008666:	db02      	blt.n	800866e <_printf_float+0x13a>
 8008668:	6863      	ldr	r3, [r4, #4]
 800866a:	4299      	cmp	r1, r3
 800866c:	dd41      	ble.n	80086f2 <_printf_float+0x1be>
 800866e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008672:	fa5f fb8b 	uxtb.w	fp, fp
 8008676:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800867a:	d820      	bhi.n	80086be <_printf_float+0x18a>
 800867c:	3901      	subs	r1, #1
 800867e:	465a      	mov	r2, fp
 8008680:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008684:	9109      	str	r1, [sp, #36]	; 0x24
 8008686:	f7ff ff17 	bl	80084b8 <__exponent>
 800868a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800868c:	1813      	adds	r3, r2, r0
 800868e:	2a01      	cmp	r2, #1
 8008690:	4681      	mov	r9, r0
 8008692:	6123      	str	r3, [r4, #16]
 8008694:	dc02      	bgt.n	800869c <_printf_float+0x168>
 8008696:	6822      	ldr	r2, [r4, #0]
 8008698:	07d2      	lsls	r2, r2, #31
 800869a:	d501      	bpl.n	80086a0 <_printf_float+0x16c>
 800869c:	3301      	adds	r3, #1
 800869e:	6123      	str	r3, [r4, #16]
 80086a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d09c      	beq.n	80085e2 <_printf_float+0xae>
 80086a8:	232d      	movs	r3, #45	; 0x2d
 80086aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086ae:	e798      	b.n	80085e2 <_printf_float+0xae>
 80086b0:	9a06      	ldr	r2, [sp, #24]
 80086b2:	2a47      	cmp	r2, #71	; 0x47
 80086b4:	d1be      	bne.n	8008634 <_printf_float+0x100>
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d1bc      	bne.n	8008634 <_printf_float+0x100>
 80086ba:	2301      	movs	r3, #1
 80086bc:	e7b9      	b.n	8008632 <_printf_float+0xfe>
 80086be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80086c2:	d118      	bne.n	80086f6 <_printf_float+0x1c2>
 80086c4:	2900      	cmp	r1, #0
 80086c6:	6863      	ldr	r3, [r4, #4]
 80086c8:	dd0b      	ble.n	80086e2 <_printf_float+0x1ae>
 80086ca:	6121      	str	r1, [r4, #16]
 80086cc:	b913      	cbnz	r3, 80086d4 <_printf_float+0x1a0>
 80086ce:	6822      	ldr	r2, [r4, #0]
 80086d0:	07d0      	lsls	r0, r2, #31
 80086d2:	d502      	bpl.n	80086da <_printf_float+0x1a6>
 80086d4:	3301      	adds	r3, #1
 80086d6:	440b      	add	r3, r1
 80086d8:	6123      	str	r3, [r4, #16]
 80086da:	65a1      	str	r1, [r4, #88]	; 0x58
 80086dc:	f04f 0900 	mov.w	r9, #0
 80086e0:	e7de      	b.n	80086a0 <_printf_float+0x16c>
 80086e2:	b913      	cbnz	r3, 80086ea <_printf_float+0x1b6>
 80086e4:	6822      	ldr	r2, [r4, #0]
 80086e6:	07d2      	lsls	r2, r2, #31
 80086e8:	d501      	bpl.n	80086ee <_printf_float+0x1ba>
 80086ea:	3302      	adds	r3, #2
 80086ec:	e7f4      	b.n	80086d8 <_printf_float+0x1a4>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e7f2      	b.n	80086d8 <_printf_float+0x1a4>
 80086f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80086f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086f8:	4299      	cmp	r1, r3
 80086fa:	db05      	blt.n	8008708 <_printf_float+0x1d4>
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	6121      	str	r1, [r4, #16]
 8008700:	07d8      	lsls	r0, r3, #31
 8008702:	d5ea      	bpl.n	80086da <_printf_float+0x1a6>
 8008704:	1c4b      	adds	r3, r1, #1
 8008706:	e7e7      	b.n	80086d8 <_printf_float+0x1a4>
 8008708:	2900      	cmp	r1, #0
 800870a:	bfd4      	ite	le
 800870c:	f1c1 0202 	rsble	r2, r1, #2
 8008710:	2201      	movgt	r2, #1
 8008712:	4413      	add	r3, r2
 8008714:	e7e0      	b.n	80086d8 <_printf_float+0x1a4>
 8008716:	6823      	ldr	r3, [r4, #0]
 8008718:	055a      	lsls	r2, r3, #21
 800871a:	d407      	bmi.n	800872c <_printf_float+0x1f8>
 800871c:	6923      	ldr	r3, [r4, #16]
 800871e:	4642      	mov	r2, r8
 8008720:	4631      	mov	r1, r6
 8008722:	4628      	mov	r0, r5
 8008724:	47b8      	blx	r7
 8008726:	3001      	adds	r0, #1
 8008728:	d12c      	bne.n	8008784 <_printf_float+0x250>
 800872a:	e764      	b.n	80085f6 <_printf_float+0xc2>
 800872c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008730:	f240 80e0 	bls.w	80088f4 <_printf_float+0x3c0>
 8008734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008738:	2200      	movs	r2, #0
 800873a:	2300      	movs	r3, #0
 800873c:	f7f8 f9d4 	bl	8000ae8 <__aeabi_dcmpeq>
 8008740:	2800      	cmp	r0, #0
 8008742:	d034      	beq.n	80087ae <_printf_float+0x27a>
 8008744:	4a37      	ldr	r2, [pc, #220]	; (8008824 <_printf_float+0x2f0>)
 8008746:	2301      	movs	r3, #1
 8008748:	4631      	mov	r1, r6
 800874a:	4628      	mov	r0, r5
 800874c:	47b8      	blx	r7
 800874e:	3001      	adds	r0, #1
 8008750:	f43f af51 	beq.w	80085f6 <_printf_float+0xc2>
 8008754:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008758:	429a      	cmp	r2, r3
 800875a:	db02      	blt.n	8008762 <_printf_float+0x22e>
 800875c:	6823      	ldr	r3, [r4, #0]
 800875e:	07d8      	lsls	r0, r3, #31
 8008760:	d510      	bpl.n	8008784 <_printf_float+0x250>
 8008762:	ee18 3a10 	vmov	r3, s16
 8008766:	4652      	mov	r2, sl
 8008768:	4631      	mov	r1, r6
 800876a:	4628      	mov	r0, r5
 800876c:	47b8      	blx	r7
 800876e:	3001      	adds	r0, #1
 8008770:	f43f af41 	beq.w	80085f6 <_printf_float+0xc2>
 8008774:	f04f 0800 	mov.w	r8, #0
 8008778:	f104 091a 	add.w	r9, r4, #26
 800877c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800877e:	3b01      	subs	r3, #1
 8008780:	4543      	cmp	r3, r8
 8008782:	dc09      	bgt.n	8008798 <_printf_float+0x264>
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	079b      	lsls	r3, r3, #30
 8008788:	f100 8105 	bmi.w	8008996 <_printf_float+0x462>
 800878c:	68e0      	ldr	r0, [r4, #12]
 800878e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008790:	4298      	cmp	r0, r3
 8008792:	bfb8      	it	lt
 8008794:	4618      	movlt	r0, r3
 8008796:	e730      	b.n	80085fa <_printf_float+0xc6>
 8008798:	2301      	movs	r3, #1
 800879a:	464a      	mov	r2, r9
 800879c:	4631      	mov	r1, r6
 800879e:	4628      	mov	r0, r5
 80087a0:	47b8      	blx	r7
 80087a2:	3001      	adds	r0, #1
 80087a4:	f43f af27 	beq.w	80085f6 <_printf_float+0xc2>
 80087a8:	f108 0801 	add.w	r8, r8, #1
 80087ac:	e7e6      	b.n	800877c <_printf_float+0x248>
 80087ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	dc39      	bgt.n	8008828 <_printf_float+0x2f4>
 80087b4:	4a1b      	ldr	r2, [pc, #108]	; (8008824 <_printf_float+0x2f0>)
 80087b6:	2301      	movs	r3, #1
 80087b8:	4631      	mov	r1, r6
 80087ba:	4628      	mov	r0, r5
 80087bc:	47b8      	blx	r7
 80087be:	3001      	adds	r0, #1
 80087c0:	f43f af19 	beq.w	80085f6 <_printf_float+0xc2>
 80087c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087c8:	4313      	orrs	r3, r2
 80087ca:	d102      	bne.n	80087d2 <_printf_float+0x29e>
 80087cc:	6823      	ldr	r3, [r4, #0]
 80087ce:	07d9      	lsls	r1, r3, #31
 80087d0:	d5d8      	bpl.n	8008784 <_printf_float+0x250>
 80087d2:	ee18 3a10 	vmov	r3, s16
 80087d6:	4652      	mov	r2, sl
 80087d8:	4631      	mov	r1, r6
 80087da:	4628      	mov	r0, r5
 80087dc:	47b8      	blx	r7
 80087de:	3001      	adds	r0, #1
 80087e0:	f43f af09 	beq.w	80085f6 <_printf_float+0xc2>
 80087e4:	f04f 0900 	mov.w	r9, #0
 80087e8:	f104 0a1a 	add.w	sl, r4, #26
 80087ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ee:	425b      	negs	r3, r3
 80087f0:	454b      	cmp	r3, r9
 80087f2:	dc01      	bgt.n	80087f8 <_printf_float+0x2c4>
 80087f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f6:	e792      	b.n	800871e <_printf_float+0x1ea>
 80087f8:	2301      	movs	r3, #1
 80087fa:	4652      	mov	r2, sl
 80087fc:	4631      	mov	r1, r6
 80087fe:	4628      	mov	r0, r5
 8008800:	47b8      	blx	r7
 8008802:	3001      	adds	r0, #1
 8008804:	f43f aef7 	beq.w	80085f6 <_printf_float+0xc2>
 8008808:	f109 0901 	add.w	r9, r9, #1
 800880c:	e7ee      	b.n	80087ec <_printf_float+0x2b8>
 800880e:	bf00      	nop
 8008810:	7fefffff 	.word	0x7fefffff
 8008814:	0800da9c 	.word	0x0800da9c
 8008818:	0800daa0 	.word	0x0800daa0
 800881c:	0800daa8 	.word	0x0800daa8
 8008820:	0800daa4 	.word	0x0800daa4
 8008824:	0800e5a1 	.word	0x0800e5a1
 8008828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800882a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800882c:	429a      	cmp	r2, r3
 800882e:	bfa8      	it	ge
 8008830:	461a      	movge	r2, r3
 8008832:	2a00      	cmp	r2, #0
 8008834:	4691      	mov	r9, r2
 8008836:	dc37      	bgt.n	80088a8 <_printf_float+0x374>
 8008838:	f04f 0b00 	mov.w	fp, #0
 800883c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008840:	f104 021a 	add.w	r2, r4, #26
 8008844:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008846:	9305      	str	r3, [sp, #20]
 8008848:	eba3 0309 	sub.w	r3, r3, r9
 800884c:	455b      	cmp	r3, fp
 800884e:	dc33      	bgt.n	80088b8 <_printf_float+0x384>
 8008850:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008854:	429a      	cmp	r2, r3
 8008856:	db3b      	blt.n	80088d0 <_printf_float+0x39c>
 8008858:	6823      	ldr	r3, [r4, #0]
 800885a:	07da      	lsls	r2, r3, #31
 800885c:	d438      	bmi.n	80088d0 <_printf_float+0x39c>
 800885e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008860:	9a05      	ldr	r2, [sp, #20]
 8008862:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008864:	1a9a      	subs	r2, r3, r2
 8008866:	eba3 0901 	sub.w	r9, r3, r1
 800886a:	4591      	cmp	r9, r2
 800886c:	bfa8      	it	ge
 800886e:	4691      	movge	r9, r2
 8008870:	f1b9 0f00 	cmp.w	r9, #0
 8008874:	dc35      	bgt.n	80088e2 <_printf_float+0x3ae>
 8008876:	f04f 0800 	mov.w	r8, #0
 800887a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800887e:	f104 0a1a 	add.w	sl, r4, #26
 8008882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008886:	1a9b      	subs	r3, r3, r2
 8008888:	eba3 0309 	sub.w	r3, r3, r9
 800888c:	4543      	cmp	r3, r8
 800888e:	f77f af79 	ble.w	8008784 <_printf_float+0x250>
 8008892:	2301      	movs	r3, #1
 8008894:	4652      	mov	r2, sl
 8008896:	4631      	mov	r1, r6
 8008898:	4628      	mov	r0, r5
 800889a:	47b8      	blx	r7
 800889c:	3001      	adds	r0, #1
 800889e:	f43f aeaa 	beq.w	80085f6 <_printf_float+0xc2>
 80088a2:	f108 0801 	add.w	r8, r8, #1
 80088a6:	e7ec      	b.n	8008882 <_printf_float+0x34e>
 80088a8:	4613      	mov	r3, r2
 80088aa:	4631      	mov	r1, r6
 80088ac:	4642      	mov	r2, r8
 80088ae:	4628      	mov	r0, r5
 80088b0:	47b8      	blx	r7
 80088b2:	3001      	adds	r0, #1
 80088b4:	d1c0      	bne.n	8008838 <_printf_float+0x304>
 80088b6:	e69e      	b.n	80085f6 <_printf_float+0xc2>
 80088b8:	2301      	movs	r3, #1
 80088ba:	4631      	mov	r1, r6
 80088bc:	4628      	mov	r0, r5
 80088be:	9205      	str	r2, [sp, #20]
 80088c0:	47b8      	blx	r7
 80088c2:	3001      	adds	r0, #1
 80088c4:	f43f ae97 	beq.w	80085f6 <_printf_float+0xc2>
 80088c8:	9a05      	ldr	r2, [sp, #20]
 80088ca:	f10b 0b01 	add.w	fp, fp, #1
 80088ce:	e7b9      	b.n	8008844 <_printf_float+0x310>
 80088d0:	ee18 3a10 	vmov	r3, s16
 80088d4:	4652      	mov	r2, sl
 80088d6:	4631      	mov	r1, r6
 80088d8:	4628      	mov	r0, r5
 80088da:	47b8      	blx	r7
 80088dc:	3001      	adds	r0, #1
 80088de:	d1be      	bne.n	800885e <_printf_float+0x32a>
 80088e0:	e689      	b.n	80085f6 <_printf_float+0xc2>
 80088e2:	9a05      	ldr	r2, [sp, #20]
 80088e4:	464b      	mov	r3, r9
 80088e6:	4442      	add	r2, r8
 80088e8:	4631      	mov	r1, r6
 80088ea:	4628      	mov	r0, r5
 80088ec:	47b8      	blx	r7
 80088ee:	3001      	adds	r0, #1
 80088f0:	d1c1      	bne.n	8008876 <_printf_float+0x342>
 80088f2:	e680      	b.n	80085f6 <_printf_float+0xc2>
 80088f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088f6:	2a01      	cmp	r2, #1
 80088f8:	dc01      	bgt.n	80088fe <_printf_float+0x3ca>
 80088fa:	07db      	lsls	r3, r3, #31
 80088fc:	d538      	bpl.n	8008970 <_printf_float+0x43c>
 80088fe:	2301      	movs	r3, #1
 8008900:	4642      	mov	r2, r8
 8008902:	4631      	mov	r1, r6
 8008904:	4628      	mov	r0, r5
 8008906:	47b8      	blx	r7
 8008908:	3001      	adds	r0, #1
 800890a:	f43f ae74 	beq.w	80085f6 <_printf_float+0xc2>
 800890e:	ee18 3a10 	vmov	r3, s16
 8008912:	4652      	mov	r2, sl
 8008914:	4631      	mov	r1, r6
 8008916:	4628      	mov	r0, r5
 8008918:	47b8      	blx	r7
 800891a:	3001      	adds	r0, #1
 800891c:	f43f ae6b 	beq.w	80085f6 <_printf_float+0xc2>
 8008920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008924:	2200      	movs	r2, #0
 8008926:	2300      	movs	r3, #0
 8008928:	f7f8 f8de 	bl	8000ae8 <__aeabi_dcmpeq>
 800892c:	b9d8      	cbnz	r0, 8008966 <_printf_float+0x432>
 800892e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008930:	f108 0201 	add.w	r2, r8, #1
 8008934:	3b01      	subs	r3, #1
 8008936:	4631      	mov	r1, r6
 8008938:	4628      	mov	r0, r5
 800893a:	47b8      	blx	r7
 800893c:	3001      	adds	r0, #1
 800893e:	d10e      	bne.n	800895e <_printf_float+0x42a>
 8008940:	e659      	b.n	80085f6 <_printf_float+0xc2>
 8008942:	2301      	movs	r3, #1
 8008944:	4652      	mov	r2, sl
 8008946:	4631      	mov	r1, r6
 8008948:	4628      	mov	r0, r5
 800894a:	47b8      	blx	r7
 800894c:	3001      	adds	r0, #1
 800894e:	f43f ae52 	beq.w	80085f6 <_printf_float+0xc2>
 8008952:	f108 0801 	add.w	r8, r8, #1
 8008956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008958:	3b01      	subs	r3, #1
 800895a:	4543      	cmp	r3, r8
 800895c:	dcf1      	bgt.n	8008942 <_printf_float+0x40e>
 800895e:	464b      	mov	r3, r9
 8008960:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008964:	e6dc      	b.n	8008720 <_printf_float+0x1ec>
 8008966:	f04f 0800 	mov.w	r8, #0
 800896a:	f104 0a1a 	add.w	sl, r4, #26
 800896e:	e7f2      	b.n	8008956 <_printf_float+0x422>
 8008970:	2301      	movs	r3, #1
 8008972:	4642      	mov	r2, r8
 8008974:	e7df      	b.n	8008936 <_printf_float+0x402>
 8008976:	2301      	movs	r3, #1
 8008978:	464a      	mov	r2, r9
 800897a:	4631      	mov	r1, r6
 800897c:	4628      	mov	r0, r5
 800897e:	47b8      	blx	r7
 8008980:	3001      	adds	r0, #1
 8008982:	f43f ae38 	beq.w	80085f6 <_printf_float+0xc2>
 8008986:	f108 0801 	add.w	r8, r8, #1
 800898a:	68e3      	ldr	r3, [r4, #12]
 800898c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800898e:	1a5b      	subs	r3, r3, r1
 8008990:	4543      	cmp	r3, r8
 8008992:	dcf0      	bgt.n	8008976 <_printf_float+0x442>
 8008994:	e6fa      	b.n	800878c <_printf_float+0x258>
 8008996:	f04f 0800 	mov.w	r8, #0
 800899a:	f104 0919 	add.w	r9, r4, #25
 800899e:	e7f4      	b.n	800898a <_printf_float+0x456>

080089a0 <_printf_common>:
 80089a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a4:	4616      	mov	r6, r2
 80089a6:	4699      	mov	r9, r3
 80089a8:	688a      	ldr	r2, [r1, #8]
 80089aa:	690b      	ldr	r3, [r1, #16]
 80089ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089b0:	4293      	cmp	r3, r2
 80089b2:	bfb8      	it	lt
 80089b4:	4613      	movlt	r3, r2
 80089b6:	6033      	str	r3, [r6, #0]
 80089b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089bc:	4607      	mov	r7, r0
 80089be:	460c      	mov	r4, r1
 80089c0:	b10a      	cbz	r2, 80089c6 <_printf_common+0x26>
 80089c2:	3301      	adds	r3, #1
 80089c4:	6033      	str	r3, [r6, #0]
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	0699      	lsls	r1, r3, #26
 80089ca:	bf42      	ittt	mi
 80089cc:	6833      	ldrmi	r3, [r6, #0]
 80089ce:	3302      	addmi	r3, #2
 80089d0:	6033      	strmi	r3, [r6, #0]
 80089d2:	6825      	ldr	r5, [r4, #0]
 80089d4:	f015 0506 	ands.w	r5, r5, #6
 80089d8:	d106      	bne.n	80089e8 <_printf_common+0x48>
 80089da:	f104 0a19 	add.w	sl, r4, #25
 80089de:	68e3      	ldr	r3, [r4, #12]
 80089e0:	6832      	ldr	r2, [r6, #0]
 80089e2:	1a9b      	subs	r3, r3, r2
 80089e4:	42ab      	cmp	r3, r5
 80089e6:	dc26      	bgt.n	8008a36 <_printf_common+0x96>
 80089e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089ec:	1e13      	subs	r3, r2, #0
 80089ee:	6822      	ldr	r2, [r4, #0]
 80089f0:	bf18      	it	ne
 80089f2:	2301      	movne	r3, #1
 80089f4:	0692      	lsls	r2, r2, #26
 80089f6:	d42b      	bmi.n	8008a50 <_printf_common+0xb0>
 80089f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089fc:	4649      	mov	r1, r9
 80089fe:	4638      	mov	r0, r7
 8008a00:	47c0      	blx	r8
 8008a02:	3001      	adds	r0, #1
 8008a04:	d01e      	beq.n	8008a44 <_printf_common+0xa4>
 8008a06:	6823      	ldr	r3, [r4, #0]
 8008a08:	68e5      	ldr	r5, [r4, #12]
 8008a0a:	6832      	ldr	r2, [r6, #0]
 8008a0c:	f003 0306 	and.w	r3, r3, #6
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	bf08      	it	eq
 8008a14:	1aad      	subeq	r5, r5, r2
 8008a16:	68a3      	ldr	r3, [r4, #8]
 8008a18:	6922      	ldr	r2, [r4, #16]
 8008a1a:	bf0c      	ite	eq
 8008a1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a20:	2500      	movne	r5, #0
 8008a22:	4293      	cmp	r3, r2
 8008a24:	bfc4      	itt	gt
 8008a26:	1a9b      	subgt	r3, r3, r2
 8008a28:	18ed      	addgt	r5, r5, r3
 8008a2a:	2600      	movs	r6, #0
 8008a2c:	341a      	adds	r4, #26
 8008a2e:	42b5      	cmp	r5, r6
 8008a30:	d11a      	bne.n	8008a68 <_printf_common+0xc8>
 8008a32:	2000      	movs	r0, #0
 8008a34:	e008      	b.n	8008a48 <_printf_common+0xa8>
 8008a36:	2301      	movs	r3, #1
 8008a38:	4652      	mov	r2, sl
 8008a3a:	4649      	mov	r1, r9
 8008a3c:	4638      	mov	r0, r7
 8008a3e:	47c0      	blx	r8
 8008a40:	3001      	adds	r0, #1
 8008a42:	d103      	bne.n	8008a4c <_printf_common+0xac>
 8008a44:	f04f 30ff 	mov.w	r0, #4294967295
 8008a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a4c:	3501      	adds	r5, #1
 8008a4e:	e7c6      	b.n	80089de <_printf_common+0x3e>
 8008a50:	18e1      	adds	r1, r4, r3
 8008a52:	1c5a      	adds	r2, r3, #1
 8008a54:	2030      	movs	r0, #48	; 0x30
 8008a56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a5a:	4422      	add	r2, r4
 8008a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a64:	3302      	adds	r3, #2
 8008a66:	e7c7      	b.n	80089f8 <_printf_common+0x58>
 8008a68:	2301      	movs	r3, #1
 8008a6a:	4622      	mov	r2, r4
 8008a6c:	4649      	mov	r1, r9
 8008a6e:	4638      	mov	r0, r7
 8008a70:	47c0      	blx	r8
 8008a72:	3001      	adds	r0, #1
 8008a74:	d0e6      	beq.n	8008a44 <_printf_common+0xa4>
 8008a76:	3601      	adds	r6, #1
 8008a78:	e7d9      	b.n	8008a2e <_printf_common+0x8e>
	...

08008a7c <_printf_i>:
 8008a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a80:	7e0f      	ldrb	r7, [r1, #24]
 8008a82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a84:	2f78      	cmp	r7, #120	; 0x78
 8008a86:	4691      	mov	r9, r2
 8008a88:	4680      	mov	r8, r0
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	469a      	mov	sl, r3
 8008a8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a92:	d807      	bhi.n	8008aa4 <_printf_i+0x28>
 8008a94:	2f62      	cmp	r7, #98	; 0x62
 8008a96:	d80a      	bhi.n	8008aae <_printf_i+0x32>
 8008a98:	2f00      	cmp	r7, #0
 8008a9a:	f000 80d8 	beq.w	8008c4e <_printf_i+0x1d2>
 8008a9e:	2f58      	cmp	r7, #88	; 0x58
 8008aa0:	f000 80a3 	beq.w	8008bea <_printf_i+0x16e>
 8008aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008aa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008aac:	e03a      	b.n	8008b24 <_printf_i+0xa8>
 8008aae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ab2:	2b15      	cmp	r3, #21
 8008ab4:	d8f6      	bhi.n	8008aa4 <_printf_i+0x28>
 8008ab6:	a101      	add	r1, pc, #4	; (adr r1, 8008abc <_printf_i+0x40>)
 8008ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008abc:	08008b15 	.word	0x08008b15
 8008ac0:	08008b29 	.word	0x08008b29
 8008ac4:	08008aa5 	.word	0x08008aa5
 8008ac8:	08008aa5 	.word	0x08008aa5
 8008acc:	08008aa5 	.word	0x08008aa5
 8008ad0:	08008aa5 	.word	0x08008aa5
 8008ad4:	08008b29 	.word	0x08008b29
 8008ad8:	08008aa5 	.word	0x08008aa5
 8008adc:	08008aa5 	.word	0x08008aa5
 8008ae0:	08008aa5 	.word	0x08008aa5
 8008ae4:	08008aa5 	.word	0x08008aa5
 8008ae8:	08008c35 	.word	0x08008c35
 8008aec:	08008b59 	.word	0x08008b59
 8008af0:	08008c17 	.word	0x08008c17
 8008af4:	08008aa5 	.word	0x08008aa5
 8008af8:	08008aa5 	.word	0x08008aa5
 8008afc:	08008c57 	.word	0x08008c57
 8008b00:	08008aa5 	.word	0x08008aa5
 8008b04:	08008b59 	.word	0x08008b59
 8008b08:	08008aa5 	.word	0x08008aa5
 8008b0c:	08008aa5 	.word	0x08008aa5
 8008b10:	08008c1f 	.word	0x08008c1f
 8008b14:	682b      	ldr	r3, [r5, #0]
 8008b16:	1d1a      	adds	r2, r3, #4
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	602a      	str	r2, [r5, #0]
 8008b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b24:	2301      	movs	r3, #1
 8008b26:	e0a3      	b.n	8008c70 <_printf_i+0x1f4>
 8008b28:	6820      	ldr	r0, [r4, #0]
 8008b2a:	6829      	ldr	r1, [r5, #0]
 8008b2c:	0606      	lsls	r6, r0, #24
 8008b2e:	f101 0304 	add.w	r3, r1, #4
 8008b32:	d50a      	bpl.n	8008b4a <_printf_i+0xce>
 8008b34:	680e      	ldr	r6, [r1, #0]
 8008b36:	602b      	str	r3, [r5, #0]
 8008b38:	2e00      	cmp	r6, #0
 8008b3a:	da03      	bge.n	8008b44 <_printf_i+0xc8>
 8008b3c:	232d      	movs	r3, #45	; 0x2d
 8008b3e:	4276      	negs	r6, r6
 8008b40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b44:	485e      	ldr	r0, [pc, #376]	; (8008cc0 <_printf_i+0x244>)
 8008b46:	230a      	movs	r3, #10
 8008b48:	e019      	b.n	8008b7e <_printf_i+0x102>
 8008b4a:	680e      	ldr	r6, [r1, #0]
 8008b4c:	602b      	str	r3, [r5, #0]
 8008b4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b52:	bf18      	it	ne
 8008b54:	b236      	sxthne	r6, r6
 8008b56:	e7ef      	b.n	8008b38 <_printf_i+0xbc>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	6820      	ldr	r0, [r4, #0]
 8008b5c:	1d19      	adds	r1, r3, #4
 8008b5e:	6029      	str	r1, [r5, #0]
 8008b60:	0601      	lsls	r1, r0, #24
 8008b62:	d501      	bpl.n	8008b68 <_printf_i+0xec>
 8008b64:	681e      	ldr	r6, [r3, #0]
 8008b66:	e002      	b.n	8008b6e <_printf_i+0xf2>
 8008b68:	0646      	lsls	r6, r0, #25
 8008b6a:	d5fb      	bpl.n	8008b64 <_printf_i+0xe8>
 8008b6c:	881e      	ldrh	r6, [r3, #0]
 8008b6e:	4854      	ldr	r0, [pc, #336]	; (8008cc0 <_printf_i+0x244>)
 8008b70:	2f6f      	cmp	r7, #111	; 0x6f
 8008b72:	bf0c      	ite	eq
 8008b74:	2308      	moveq	r3, #8
 8008b76:	230a      	movne	r3, #10
 8008b78:	2100      	movs	r1, #0
 8008b7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b7e:	6865      	ldr	r5, [r4, #4]
 8008b80:	60a5      	str	r5, [r4, #8]
 8008b82:	2d00      	cmp	r5, #0
 8008b84:	bfa2      	ittt	ge
 8008b86:	6821      	ldrge	r1, [r4, #0]
 8008b88:	f021 0104 	bicge.w	r1, r1, #4
 8008b8c:	6021      	strge	r1, [r4, #0]
 8008b8e:	b90e      	cbnz	r6, 8008b94 <_printf_i+0x118>
 8008b90:	2d00      	cmp	r5, #0
 8008b92:	d04d      	beq.n	8008c30 <_printf_i+0x1b4>
 8008b94:	4615      	mov	r5, r2
 8008b96:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b9a:	fb03 6711 	mls	r7, r3, r1, r6
 8008b9e:	5dc7      	ldrb	r7, [r0, r7]
 8008ba0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ba4:	4637      	mov	r7, r6
 8008ba6:	42bb      	cmp	r3, r7
 8008ba8:	460e      	mov	r6, r1
 8008baa:	d9f4      	bls.n	8008b96 <_printf_i+0x11a>
 8008bac:	2b08      	cmp	r3, #8
 8008bae:	d10b      	bne.n	8008bc8 <_printf_i+0x14c>
 8008bb0:	6823      	ldr	r3, [r4, #0]
 8008bb2:	07de      	lsls	r6, r3, #31
 8008bb4:	d508      	bpl.n	8008bc8 <_printf_i+0x14c>
 8008bb6:	6923      	ldr	r3, [r4, #16]
 8008bb8:	6861      	ldr	r1, [r4, #4]
 8008bba:	4299      	cmp	r1, r3
 8008bbc:	bfde      	ittt	le
 8008bbe:	2330      	movle	r3, #48	; 0x30
 8008bc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008bc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bc8:	1b52      	subs	r2, r2, r5
 8008bca:	6122      	str	r2, [r4, #16]
 8008bcc:	f8cd a000 	str.w	sl, [sp]
 8008bd0:	464b      	mov	r3, r9
 8008bd2:	aa03      	add	r2, sp, #12
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	4640      	mov	r0, r8
 8008bd8:	f7ff fee2 	bl	80089a0 <_printf_common>
 8008bdc:	3001      	adds	r0, #1
 8008bde:	d14c      	bne.n	8008c7a <_printf_i+0x1fe>
 8008be0:	f04f 30ff 	mov.w	r0, #4294967295
 8008be4:	b004      	add	sp, #16
 8008be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bea:	4835      	ldr	r0, [pc, #212]	; (8008cc0 <_printf_i+0x244>)
 8008bec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008bf0:	6829      	ldr	r1, [r5, #0]
 8008bf2:	6823      	ldr	r3, [r4, #0]
 8008bf4:	f851 6b04 	ldr.w	r6, [r1], #4
 8008bf8:	6029      	str	r1, [r5, #0]
 8008bfa:	061d      	lsls	r5, r3, #24
 8008bfc:	d514      	bpl.n	8008c28 <_printf_i+0x1ac>
 8008bfe:	07df      	lsls	r7, r3, #31
 8008c00:	bf44      	itt	mi
 8008c02:	f043 0320 	orrmi.w	r3, r3, #32
 8008c06:	6023      	strmi	r3, [r4, #0]
 8008c08:	b91e      	cbnz	r6, 8008c12 <_printf_i+0x196>
 8008c0a:	6823      	ldr	r3, [r4, #0]
 8008c0c:	f023 0320 	bic.w	r3, r3, #32
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	2310      	movs	r3, #16
 8008c14:	e7b0      	b.n	8008b78 <_printf_i+0xfc>
 8008c16:	6823      	ldr	r3, [r4, #0]
 8008c18:	f043 0320 	orr.w	r3, r3, #32
 8008c1c:	6023      	str	r3, [r4, #0]
 8008c1e:	2378      	movs	r3, #120	; 0x78
 8008c20:	4828      	ldr	r0, [pc, #160]	; (8008cc4 <_printf_i+0x248>)
 8008c22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c26:	e7e3      	b.n	8008bf0 <_printf_i+0x174>
 8008c28:	0659      	lsls	r1, r3, #25
 8008c2a:	bf48      	it	mi
 8008c2c:	b2b6      	uxthmi	r6, r6
 8008c2e:	e7e6      	b.n	8008bfe <_printf_i+0x182>
 8008c30:	4615      	mov	r5, r2
 8008c32:	e7bb      	b.n	8008bac <_printf_i+0x130>
 8008c34:	682b      	ldr	r3, [r5, #0]
 8008c36:	6826      	ldr	r6, [r4, #0]
 8008c38:	6961      	ldr	r1, [r4, #20]
 8008c3a:	1d18      	adds	r0, r3, #4
 8008c3c:	6028      	str	r0, [r5, #0]
 8008c3e:	0635      	lsls	r5, r6, #24
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	d501      	bpl.n	8008c48 <_printf_i+0x1cc>
 8008c44:	6019      	str	r1, [r3, #0]
 8008c46:	e002      	b.n	8008c4e <_printf_i+0x1d2>
 8008c48:	0670      	lsls	r0, r6, #25
 8008c4a:	d5fb      	bpl.n	8008c44 <_printf_i+0x1c8>
 8008c4c:	8019      	strh	r1, [r3, #0]
 8008c4e:	2300      	movs	r3, #0
 8008c50:	6123      	str	r3, [r4, #16]
 8008c52:	4615      	mov	r5, r2
 8008c54:	e7ba      	b.n	8008bcc <_printf_i+0x150>
 8008c56:	682b      	ldr	r3, [r5, #0]
 8008c58:	1d1a      	adds	r2, r3, #4
 8008c5a:	602a      	str	r2, [r5, #0]
 8008c5c:	681d      	ldr	r5, [r3, #0]
 8008c5e:	6862      	ldr	r2, [r4, #4]
 8008c60:	2100      	movs	r1, #0
 8008c62:	4628      	mov	r0, r5
 8008c64:	f7f7 facc 	bl	8000200 <memchr>
 8008c68:	b108      	cbz	r0, 8008c6e <_printf_i+0x1f2>
 8008c6a:	1b40      	subs	r0, r0, r5
 8008c6c:	6060      	str	r0, [r4, #4]
 8008c6e:	6863      	ldr	r3, [r4, #4]
 8008c70:	6123      	str	r3, [r4, #16]
 8008c72:	2300      	movs	r3, #0
 8008c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c78:	e7a8      	b.n	8008bcc <_printf_i+0x150>
 8008c7a:	6923      	ldr	r3, [r4, #16]
 8008c7c:	462a      	mov	r2, r5
 8008c7e:	4649      	mov	r1, r9
 8008c80:	4640      	mov	r0, r8
 8008c82:	47d0      	blx	sl
 8008c84:	3001      	adds	r0, #1
 8008c86:	d0ab      	beq.n	8008be0 <_printf_i+0x164>
 8008c88:	6823      	ldr	r3, [r4, #0]
 8008c8a:	079b      	lsls	r3, r3, #30
 8008c8c:	d413      	bmi.n	8008cb6 <_printf_i+0x23a>
 8008c8e:	68e0      	ldr	r0, [r4, #12]
 8008c90:	9b03      	ldr	r3, [sp, #12]
 8008c92:	4298      	cmp	r0, r3
 8008c94:	bfb8      	it	lt
 8008c96:	4618      	movlt	r0, r3
 8008c98:	e7a4      	b.n	8008be4 <_printf_i+0x168>
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	4632      	mov	r2, r6
 8008c9e:	4649      	mov	r1, r9
 8008ca0:	4640      	mov	r0, r8
 8008ca2:	47d0      	blx	sl
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	d09b      	beq.n	8008be0 <_printf_i+0x164>
 8008ca8:	3501      	adds	r5, #1
 8008caa:	68e3      	ldr	r3, [r4, #12]
 8008cac:	9903      	ldr	r1, [sp, #12]
 8008cae:	1a5b      	subs	r3, r3, r1
 8008cb0:	42ab      	cmp	r3, r5
 8008cb2:	dcf2      	bgt.n	8008c9a <_printf_i+0x21e>
 8008cb4:	e7eb      	b.n	8008c8e <_printf_i+0x212>
 8008cb6:	2500      	movs	r5, #0
 8008cb8:	f104 0619 	add.w	r6, r4, #25
 8008cbc:	e7f5      	b.n	8008caa <_printf_i+0x22e>
 8008cbe:	bf00      	nop
 8008cc0:	0800daac 	.word	0x0800daac
 8008cc4:	0800dabd 	.word	0x0800dabd

08008cc8 <_scanf_float>:
 8008cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ccc:	b087      	sub	sp, #28
 8008cce:	4617      	mov	r7, r2
 8008cd0:	9303      	str	r3, [sp, #12]
 8008cd2:	688b      	ldr	r3, [r1, #8]
 8008cd4:	1e5a      	subs	r2, r3, #1
 8008cd6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008cda:	bf83      	ittte	hi
 8008cdc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008ce0:	195b      	addhi	r3, r3, r5
 8008ce2:	9302      	strhi	r3, [sp, #8]
 8008ce4:	2300      	movls	r3, #0
 8008ce6:	bf86      	itte	hi
 8008ce8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008cec:	608b      	strhi	r3, [r1, #8]
 8008cee:	9302      	strls	r3, [sp, #8]
 8008cf0:	680b      	ldr	r3, [r1, #0]
 8008cf2:	468b      	mov	fp, r1
 8008cf4:	2500      	movs	r5, #0
 8008cf6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008cfa:	f84b 3b1c 	str.w	r3, [fp], #28
 8008cfe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008d02:	4680      	mov	r8, r0
 8008d04:	460c      	mov	r4, r1
 8008d06:	465e      	mov	r6, fp
 8008d08:	46aa      	mov	sl, r5
 8008d0a:	46a9      	mov	r9, r5
 8008d0c:	9501      	str	r5, [sp, #4]
 8008d0e:	68a2      	ldr	r2, [r4, #8]
 8008d10:	b152      	cbz	r2, 8008d28 <_scanf_float+0x60>
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	781b      	ldrb	r3, [r3, #0]
 8008d16:	2b4e      	cmp	r3, #78	; 0x4e
 8008d18:	d864      	bhi.n	8008de4 <_scanf_float+0x11c>
 8008d1a:	2b40      	cmp	r3, #64	; 0x40
 8008d1c:	d83c      	bhi.n	8008d98 <_scanf_float+0xd0>
 8008d1e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008d22:	b2c8      	uxtb	r0, r1
 8008d24:	280e      	cmp	r0, #14
 8008d26:	d93a      	bls.n	8008d9e <_scanf_float+0xd6>
 8008d28:	f1b9 0f00 	cmp.w	r9, #0
 8008d2c:	d003      	beq.n	8008d36 <_scanf_float+0x6e>
 8008d2e:	6823      	ldr	r3, [r4, #0]
 8008d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d34:	6023      	str	r3, [r4, #0]
 8008d36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d3a:	f1ba 0f01 	cmp.w	sl, #1
 8008d3e:	f200 8113 	bhi.w	8008f68 <_scanf_float+0x2a0>
 8008d42:	455e      	cmp	r6, fp
 8008d44:	f200 8105 	bhi.w	8008f52 <_scanf_float+0x28a>
 8008d48:	2501      	movs	r5, #1
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	b007      	add	sp, #28
 8008d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d52:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008d56:	2a0d      	cmp	r2, #13
 8008d58:	d8e6      	bhi.n	8008d28 <_scanf_float+0x60>
 8008d5a:	a101      	add	r1, pc, #4	; (adr r1, 8008d60 <_scanf_float+0x98>)
 8008d5c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008d60:	08008e9f 	.word	0x08008e9f
 8008d64:	08008d29 	.word	0x08008d29
 8008d68:	08008d29 	.word	0x08008d29
 8008d6c:	08008d29 	.word	0x08008d29
 8008d70:	08008eff 	.word	0x08008eff
 8008d74:	08008ed7 	.word	0x08008ed7
 8008d78:	08008d29 	.word	0x08008d29
 8008d7c:	08008d29 	.word	0x08008d29
 8008d80:	08008ead 	.word	0x08008ead
 8008d84:	08008d29 	.word	0x08008d29
 8008d88:	08008d29 	.word	0x08008d29
 8008d8c:	08008d29 	.word	0x08008d29
 8008d90:	08008d29 	.word	0x08008d29
 8008d94:	08008e65 	.word	0x08008e65
 8008d98:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008d9c:	e7db      	b.n	8008d56 <_scanf_float+0x8e>
 8008d9e:	290e      	cmp	r1, #14
 8008da0:	d8c2      	bhi.n	8008d28 <_scanf_float+0x60>
 8008da2:	a001      	add	r0, pc, #4	; (adr r0, 8008da8 <_scanf_float+0xe0>)
 8008da4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008da8:	08008e57 	.word	0x08008e57
 8008dac:	08008d29 	.word	0x08008d29
 8008db0:	08008e57 	.word	0x08008e57
 8008db4:	08008eeb 	.word	0x08008eeb
 8008db8:	08008d29 	.word	0x08008d29
 8008dbc:	08008e05 	.word	0x08008e05
 8008dc0:	08008e41 	.word	0x08008e41
 8008dc4:	08008e41 	.word	0x08008e41
 8008dc8:	08008e41 	.word	0x08008e41
 8008dcc:	08008e41 	.word	0x08008e41
 8008dd0:	08008e41 	.word	0x08008e41
 8008dd4:	08008e41 	.word	0x08008e41
 8008dd8:	08008e41 	.word	0x08008e41
 8008ddc:	08008e41 	.word	0x08008e41
 8008de0:	08008e41 	.word	0x08008e41
 8008de4:	2b6e      	cmp	r3, #110	; 0x6e
 8008de6:	d809      	bhi.n	8008dfc <_scanf_float+0x134>
 8008de8:	2b60      	cmp	r3, #96	; 0x60
 8008dea:	d8b2      	bhi.n	8008d52 <_scanf_float+0x8a>
 8008dec:	2b54      	cmp	r3, #84	; 0x54
 8008dee:	d077      	beq.n	8008ee0 <_scanf_float+0x218>
 8008df0:	2b59      	cmp	r3, #89	; 0x59
 8008df2:	d199      	bne.n	8008d28 <_scanf_float+0x60>
 8008df4:	2d07      	cmp	r5, #7
 8008df6:	d197      	bne.n	8008d28 <_scanf_float+0x60>
 8008df8:	2508      	movs	r5, #8
 8008dfa:	e029      	b.n	8008e50 <_scanf_float+0x188>
 8008dfc:	2b74      	cmp	r3, #116	; 0x74
 8008dfe:	d06f      	beq.n	8008ee0 <_scanf_float+0x218>
 8008e00:	2b79      	cmp	r3, #121	; 0x79
 8008e02:	e7f6      	b.n	8008df2 <_scanf_float+0x12a>
 8008e04:	6821      	ldr	r1, [r4, #0]
 8008e06:	05c8      	lsls	r0, r1, #23
 8008e08:	d51a      	bpl.n	8008e40 <_scanf_float+0x178>
 8008e0a:	9b02      	ldr	r3, [sp, #8]
 8008e0c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008e10:	6021      	str	r1, [r4, #0]
 8008e12:	f109 0901 	add.w	r9, r9, #1
 8008e16:	b11b      	cbz	r3, 8008e20 <_scanf_float+0x158>
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	3201      	adds	r2, #1
 8008e1c:	9302      	str	r3, [sp, #8]
 8008e1e:	60a2      	str	r2, [r4, #8]
 8008e20:	68a3      	ldr	r3, [r4, #8]
 8008e22:	3b01      	subs	r3, #1
 8008e24:	60a3      	str	r3, [r4, #8]
 8008e26:	6923      	ldr	r3, [r4, #16]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	6123      	str	r3, [r4, #16]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	607b      	str	r3, [r7, #4]
 8008e34:	f340 8084 	ble.w	8008f40 <_scanf_float+0x278>
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	603b      	str	r3, [r7, #0]
 8008e3e:	e766      	b.n	8008d0e <_scanf_float+0x46>
 8008e40:	eb1a 0f05 	cmn.w	sl, r5
 8008e44:	f47f af70 	bne.w	8008d28 <_scanf_float+0x60>
 8008e48:	6822      	ldr	r2, [r4, #0]
 8008e4a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008e4e:	6022      	str	r2, [r4, #0]
 8008e50:	f806 3b01 	strb.w	r3, [r6], #1
 8008e54:	e7e4      	b.n	8008e20 <_scanf_float+0x158>
 8008e56:	6822      	ldr	r2, [r4, #0]
 8008e58:	0610      	lsls	r0, r2, #24
 8008e5a:	f57f af65 	bpl.w	8008d28 <_scanf_float+0x60>
 8008e5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e62:	e7f4      	b.n	8008e4e <_scanf_float+0x186>
 8008e64:	f1ba 0f00 	cmp.w	sl, #0
 8008e68:	d10e      	bne.n	8008e88 <_scanf_float+0x1c0>
 8008e6a:	f1b9 0f00 	cmp.w	r9, #0
 8008e6e:	d10e      	bne.n	8008e8e <_scanf_float+0x1c6>
 8008e70:	6822      	ldr	r2, [r4, #0]
 8008e72:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e76:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e7a:	d108      	bne.n	8008e8e <_scanf_float+0x1c6>
 8008e7c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e80:	6022      	str	r2, [r4, #0]
 8008e82:	f04f 0a01 	mov.w	sl, #1
 8008e86:	e7e3      	b.n	8008e50 <_scanf_float+0x188>
 8008e88:	f1ba 0f02 	cmp.w	sl, #2
 8008e8c:	d055      	beq.n	8008f3a <_scanf_float+0x272>
 8008e8e:	2d01      	cmp	r5, #1
 8008e90:	d002      	beq.n	8008e98 <_scanf_float+0x1d0>
 8008e92:	2d04      	cmp	r5, #4
 8008e94:	f47f af48 	bne.w	8008d28 <_scanf_float+0x60>
 8008e98:	3501      	adds	r5, #1
 8008e9a:	b2ed      	uxtb	r5, r5
 8008e9c:	e7d8      	b.n	8008e50 <_scanf_float+0x188>
 8008e9e:	f1ba 0f01 	cmp.w	sl, #1
 8008ea2:	f47f af41 	bne.w	8008d28 <_scanf_float+0x60>
 8008ea6:	f04f 0a02 	mov.w	sl, #2
 8008eaa:	e7d1      	b.n	8008e50 <_scanf_float+0x188>
 8008eac:	b97d      	cbnz	r5, 8008ece <_scanf_float+0x206>
 8008eae:	f1b9 0f00 	cmp.w	r9, #0
 8008eb2:	f47f af3c 	bne.w	8008d2e <_scanf_float+0x66>
 8008eb6:	6822      	ldr	r2, [r4, #0]
 8008eb8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008ebc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008ec0:	f47f af39 	bne.w	8008d36 <_scanf_float+0x6e>
 8008ec4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008ec8:	6022      	str	r2, [r4, #0]
 8008eca:	2501      	movs	r5, #1
 8008ecc:	e7c0      	b.n	8008e50 <_scanf_float+0x188>
 8008ece:	2d03      	cmp	r5, #3
 8008ed0:	d0e2      	beq.n	8008e98 <_scanf_float+0x1d0>
 8008ed2:	2d05      	cmp	r5, #5
 8008ed4:	e7de      	b.n	8008e94 <_scanf_float+0x1cc>
 8008ed6:	2d02      	cmp	r5, #2
 8008ed8:	f47f af26 	bne.w	8008d28 <_scanf_float+0x60>
 8008edc:	2503      	movs	r5, #3
 8008ede:	e7b7      	b.n	8008e50 <_scanf_float+0x188>
 8008ee0:	2d06      	cmp	r5, #6
 8008ee2:	f47f af21 	bne.w	8008d28 <_scanf_float+0x60>
 8008ee6:	2507      	movs	r5, #7
 8008ee8:	e7b2      	b.n	8008e50 <_scanf_float+0x188>
 8008eea:	6822      	ldr	r2, [r4, #0]
 8008eec:	0591      	lsls	r1, r2, #22
 8008eee:	f57f af1b 	bpl.w	8008d28 <_scanf_float+0x60>
 8008ef2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008ef6:	6022      	str	r2, [r4, #0]
 8008ef8:	f8cd 9004 	str.w	r9, [sp, #4]
 8008efc:	e7a8      	b.n	8008e50 <_scanf_float+0x188>
 8008efe:	6822      	ldr	r2, [r4, #0]
 8008f00:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008f04:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008f08:	d006      	beq.n	8008f18 <_scanf_float+0x250>
 8008f0a:	0550      	lsls	r0, r2, #21
 8008f0c:	f57f af0c 	bpl.w	8008d28 <_scanf_float+0x60>
 8008f10:	f1b9 0f00 	cmp.w	r9, #0
 8008f14:	f43f af0f 	beq.w	8008d36 <_scanf_float+0x6e>
 8008f18:	0591      	lsls	r1, r2, #22
 8008f1a:	bf58      	it	pl
 8008f1c:	9901      	ldrpl	r1, [sp, #4]
 8008f1e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008f22:	bf58      	it	pl
 8008f24:	eba9 0101 	subpl.w	r1, r9, r1
 8008f28:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008f2c:	bf58      	it	pl
 8008f2e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008f32:	6022      	str	r2, [r4, #0]
 8008f34:	f04f 0900 	mov.w	r9, #0
 8008f38:	e78a      	b.n	8008e50 <_scanf_float+0x188>
 8008f3a:	f04f 0a03 	mov.w	sl, #3
 8008f3e:	e787      	b.n	8008e50 <_scanf_float+0x188>
 8008f40:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008f44:	4639      	mov	r1, r7
 8008f46:	4640      	mov	r0, r8
 8008f48:	4798      	blx	r3
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	f43f aedf 	beq.w	8008d0e <_scanf_float+0x46>
 8008f50:	e6ea      	b.n	8008d28 <_scanf_float+0x60>
 8008f52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f5a:	463a      	mov	r2, r7
 8008f5c:	4640      	mov	r0, r8
 8008f5e:	4798      	blx	r3
 8008f60:	6923      	ldr	r3, [r4, #16]
 8008f62:	3b01      	subs	r3, #1
 8008f64:	6123      	str	r3, [r4, #16]
 8008f66:	e6ec      	b.n	8008d42 <_scanf_float+0x7a>
 8008f68:	1e6b      	subs	r3, r5, #1
 8008f6a:	2b06      	cmp	r3, #6
 8008f6c:	d825      	bhi.n	8008fba <_scanf_float+0x2f2>
 8008f6e:	2d02      	cmp	r5, #2
 8008f70:	d836      	bhi.n	8008fe0 <_scanf_float+0x318>
 8008f72:	455e      	cmp	r6, fp
 8008f74:	f67f aee8 	bls.w	8008d48 <_scanf_float+0x80>
 8008f78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f7c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f80:	463a      	mov	r2, r7
 8008f82:	4640      	mov	r0, r8
 8008f84:	4798      	blx	r3
 8008f86:	6923      	ldr	r3, [r4, #16]
 8008f88:	3b01      	subs	r3, #1
 8008f8a:	6123      	str	r3, [r4, #16]
 8008f8c:	e7f1      	b.n	8008f72 <_scanf_float+0x2aa>
 8008f8e:	9802      	ldr	r0, [sp, #8]
 8008f90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f94:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008f98:	9002      	str	r0, [sp, #8]
 8008f9a:	463a      	mov	r2, r7
 8008f9c:	4640      	mov	r0, r8
 8008f9e:	4798      	blx	r3
 8008fa0:	6923      	ldr	r3, [r4, #16]
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	6123      	str	r3, [r4, #16]
 8008fa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008faa:	fa5f fa8a 	uxtb.w	sl, sl
 8008fae:	f1ba 0f02 	cmp.w	sl, #2
 8008fb2:	d1ec      	bne.n	8008f8e <_scanf_float+0x2c6>
 8008fb4:	3d03      	subs	r5, #3
 8008fb6:	b2ed      	uxtb	r5, r5
 8008fb8:	1b76      	subs	r6, r6, r5
 8008fba:	6823      	ldr	r3, [r4, #0]
 8008fbc:	05da      	lsls	r2, r3, #23
 8008fbe:	d52f      	bpl.n	8009020 <_scanf_float+0x358>
 8008fc0:	055b      	lsls	r3, r3, #21
 8008fc2:	d510      	bpl.n	8008fe6 <_scanf_float+0x31e>
 8008fc4:	455e      	cmp	r6, fp
 8008fc6:	f67f aebf 	bls.w	8008d48 <_scanf_float+0x80>
 8008fca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008fd2:	463a      	mov	r2, r7
 8008fd4:	4640      	mov	r0, r8
 8008fd6:	4798      	blx	r3
 8008fd8:	6923      	ldr	r3, [r4, #16]
 8008fda:	3b01      	subs	r3, #1
 8008fdc:	6123      	str	r3, [r4, #16]
 8008fde:	e7f1      	b.n	8008fc4 <_scanf_float+0x2fc>
 8008fe0:	46aa      	mov	sl, r5
 8008fe2:	9602      	str	r6, [sp, #8]
 8008fe4:	e7df      	b.n	8008fa6 <_scanf_float+0x2de>
 8008fe6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008fea:	6923      	ldr	r3, [r4, #16]
 8008fec:	2965      	cmp	r1, #101	; 0x65
 8008fee:	f103 33ff 	add.w	r3, r3, #4294967295
 8008ff2:	f106 35ff 	add.w	r5, r6, #4294967295
 8008ff6:	6123      	str	r3, [r4, #16]
 8008ff8:	d00c      	beq.n	8009014 <_scanf_float+0x34c>
 8008ffa:	2945      	cmp	r1, #69	; 0x45
 8008ffc:	d00a      	beq.n	8009014 <_scanf_float+0x34c>
 8008ffe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009002:	463a      	mov	r2, r7
 8009004:	4640      	mov	r0, r8
 8009006:	4798      	blx	r3
 8009008:	6923      	ldr	r3, [r4, #16]
 800900a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800900e:	3b01      	subs	r3, #1
 8009010:	1eb5      	subs	r5, r6, #2
 8009012:	6123      	str	r3, [r4, #16]
 8009014:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009018:	463a      	mov	r2, r7
 800901a:	4640      	mov	r0, r8
 800901c:	4798      	blx	r3
 800901e:	462e      	mov	r6, r5
 8009020:	6825      	ldr	r5, [r4, #0]
 8009022:	f015 0510 	ands.w	r5, r5, #16
 8009026:	d159      	bne.n	80090dc <_scanf_float+0x414>
 8009028:	7035      	strb	r5, [r6, #0]
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009034:	d11b      	bne.n	800906e <_scanf_float+0x3a6>
 8009036:	9b01      	ldr	r3, [sp, #4]
 8009038:	454b      	cmp	r3, r9
 800903a:	eba3 0209 	sub.w	r2, r3, r9
 800903e:	d123      	bne.n	8009088 <_scanf_float+0x3c0>
 8009040:	2200      	movs	r2, #0
 8009042:	4659      	mov	r1, fp
 8009044:	4640      	mov	r0, r8
 8009046:	f001 f9e5 	bl	800a414 <_strtod_r>
 800904a:	6822      	ldr	r2, [r4, #0]
 800904c:	9b03      	ldr	r3, [sp, #12]
 800904e:	f012 0f02 	tst.w	r2, #2
 8009052:	ec57 6b10 	vmov	r6, r7, d0
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	d021      	beq.n	800909e <_scanf_float+0x3d6>
 800905a:	9903      	ldr	r1, [sp, #12]
 800905c:	1d1a      	adds	r2, r3, #4
 800905e:	600a      	str	r2, [r1, #0]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	e9c3 6700 	strd	r6, r7, [r3]
 8009066:	68e3      	ldr	r3, [r4, #12]
 8009068:	3301      	adds	r3, #1
 800906a:	60e3      	str	r3, [r4, #12]
 800906c:	e66d      	b.n	8008d4a <_scanf_float+0x82>
 800906e:	9b04      	ldr	r3, [sp, #16]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d0e5      	beq.n	8009040 <_scanf_float+0x378>
 8009074:	9905      	ldr	r1, [sp, #20]
 8009076:	230a      	movs	r3, #10
 8009078:	462a      	mov	r2, r5
 800907a:	3101      	adds	r1, #1
 800907c:	4640      	mov	r0, r8
 800907e:	f001 fa51 	bl	800a524 <_strtol_r>
 8009082:	9b04      	ldr	r3, [sp, #16]
 8009084:	9e05      	ldr	r6, [sp, #20]
 8009086:	1ac2      	subs	r2, r0, r3
 8009088:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800908c:	429e      	cmp	r6, r3
 800908e:	bf28      	it	cs
 8009090:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009094:	4912      	ldr	r1, [pc, #72]	; (80090e0 <_scanf_float+0x418>)
 8009096:	4630      	mov	r0, r6
 8009098:	f000 f922 	bl	80092e0 <siprintf>
 800909c:	e7d0      	b.n	8009040 <_scanf_float+0x378>
 800909e:	9903      	ldr	r1, [sp, #12]
 80090a0:	f012 0f04 	tst.w	r2, #4
 80090a4:	f103 0204 	add.w	r2, r3, #4
 80090a8:	600a      	str	r2, [r1, #0]
 80090aa:	d1d9      	bne.n	8009060 <_scanf_float+0x398>
 80090ac:	f8d3 8000 	ldr.w	r8, [r3]
 80090b0:	ee10 2a10 	vmov	r2, s0
 80090b4:	ee10 0a10 	vmov	r0, s0
 80090b8:	463b      	mov	r3, r7
 80090ba:	4639      	mov	r1, r7
 80090bc:	f7f7 fd46 	bl	8000b4c <__aeabi_dcmpun>
 80090c0:	b128      	cbz	r0, 80090ce <_scanf_float+0x406>
 80090c2:	4808      	ldr	r0, [pc, #32]	; (80090e4 <_scanf_float+0x41c>)
 80090c4:	f000 f8c2 	bl	800924c <nanf>
 80090c8:	ed88 0a00 	vstr	s0, [r8]
 80090cc:	e7cb      	b.n	8009066 <_scanf_float+0x39e>
 80090ce:	4630      	mov	r0, r6
 80090d0:	4639      	mov	r1, r7
 80090d2:	f7f7 fd99 	bl	8000c08 <__aeabi_d2f>
 80090d6:	f8c8 0000 	str.w	r0, [r8]
 80090da:	e7c4      	b.n	8009066 <_scanf_float+0x39e>
 80090dc:	2500      	movs	r5, #0
 80090de:	e634      	b.n	8008d4a <_scanf_float+0x82>
 80090e0:	0800dace 	.word	0x0800dace
 80090e4:	0800e5f3 	.word	0x0800e5f3

080090e8 <_perror_r>:
 80090e8:	6983      	ldr	r3, [r0, #24]
 80090ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090ec:	68c4      	ldr	r4, [r0, #12]
 80090ee:	4605      	mov	r5, r0
 80090f0:	460e      	mov	r6, r1
 80090f2:	b90b      	cbnz	r3, 80090f8 <_perror_r+0x10>
 80090f4:	f002 fa2e 	bl	800b554 <__sinit>
 80090f8:	4b43      	ldr	r3, [pc, #268]	; (8009208 <_perror_r+0x120>)
 80090fa:	429c      	cmp	r4, r3
 80090fc:	d132      	bne.n	8009164 <_perror_r+0x7c>
 80090fe:	686c      	ldr	r4, [r5, #4]
 8009100:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009102:	07d8      	lsls	r0, r3, #31
 8009104:	d405      	bmi.n	8009112 <_perror_r+0x2a>
 8009106:	89a3      	ldrh	r3, [r4, #12]
 8009108:	0599      	lsls	r1, r3, #22
 800910a:	d402      	bmi.n	8009112 <_perror_r+0x2a>
 800910c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800910e:	f002 fe32 	bl	800bd76 <__retarget_lock_acquire_recursive>
 8009112:	4621      	mov	r1, r4
 8009114:	4628      	mov	r0, r5
 8009116:	f002 f94b 	bl	800b3b0 <_fflush_r>
 800911a:	bb6e      	cbnz	r6, 8009178 <_perror_r+0x90>
 800911c:	6829      	ldr	r1, [r5, #0]
 800911e:	ab01      	add	r3, sp, #4
 8009120:	2201      	movs	r2, #1
 8009122:	4628      	mov	r0, r5
 8009124:	f000 f96e 	bl	8009404 <_strerror_r>
 8009128:	4607      	mov	r7, r0
 800912a:	2800      	cmp	r0, #0
 800912c:	d14f      	bne.n	80091ce <_perror_r+0xe6>
 800912e:	4837      	ldr	r0, [pc, #220]	; (800920c <_perror_r+0x124>)
 8009130:	4f36      	ldr	r7, [pc, #216]	; (800920c <_perror_r+0x124>)
 8009132:	f7f7 f857 	bl	80001e4 <strlen>
 8009136:	4606      	mov	r6, r0
 8009138:	b156      	cbz	r6, 8009150 <_perror_r+0x68>
 800913a:	4620      	mov	r0, r4
 800913c:	f002 f974 	bl	800b428 <fileno>
 8009140:	4633      	mov	r3, r6
 8009142:	4601      	mov	r1, r0
 8009144:	463a      	mov	r2, r7
 8009146:	4628      	mov	r0, r5
 8009148:	f001 fa10 	bl	800a56c <_write_r>
 800914c:	2800      	cmp	r0, #0
 800914e:	da51      	bge.n	80091f4 <_perror_r+0x10c>
 8009150:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009154:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009156:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800915a:	07d2      	lsls	r2, r2, #31
 800915c:	81a3      	strh	r3, [r4, #12]
 800915e:	d54c      	bpl.n	80091fa <_perror_r+0x112>
 8009160:	b003      	add	sp, #12
 8009162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009164:	4b2a      	ldr	r3, [pc, #168]	; (8009210 <_perror_r+0x128>)
 8009166:	429c      	cmp	r4, r3
 8009168:	d101      	bne.n	800916e <_perror_r+0x86>
 800916a:	68ac      	ldr	r4, [r5, #8]
 800916c:	e7c8      	b.n	8009100 <_perror_r+0x18>
 800916e:	4b29      	ldr	r3, [pc, #164]	; (8009214 <_perror_r+0x12c>)
 8009170:	429c      	cmp	r4, r3
 8009172:	bf08      	it	eq
 8009174:	68ec      	ldreq	r4, [r5, #12]
 8009176:	e7c3      	b.n	8009100 <_perror_r+0x18>
 8009178:	7833      	ldrb	r3, [r6, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d0ce      	beq.n	800911c <_perror_r+0x34>
 800917e:	4630      	mov	r0, r6
 8009180:	f7f7 f830 	bl	80001e4 <strlen>
 8009184:	4607      	mov	r7, r0
 8009186:	b157      	cbz	r7, 800919e <_perror_r+0xb6>
 8009188:	4620      	mov	r0, r4
 800918a:	f002 f94d 	bl	800b428 <fileno>
 800918e:	463b      	mov	r3, r7
 8009190:	4601      	mov	r1, r0
 8009192:	4632      	mov	r2, r6
 8009194:	4628      	mov	r0, r5
 8009196:	f001 f9e9 	bl	800a56c <_write_r>
 800919a:	2800      	cmp	r0, #0
 800919c:	da14      	bge.n	80091c8 <_perror_r+0xe0>
 800919e:	481e      	ldr	r0, [pc, #120]	; (8009218 <_perror_r+0x130>)
 80091a0:	4f1d      	ldr	r7, [pc, #116]	; (8009218 <_perror_r+0x130>)
 80091a2:	f7f7 f81f 	bl	80001e4 <strlen>
 80091a6:	4606      	mov	r6, r0
 80091a8:	2e00      	cmp	r6, #0
 80091aa:	d0b7      	beq.n	800911c <_perror_r+0x34>
 80091ac:	4620      	mov	r0, r4
 80091ae:	f002 f93b 	bl	800b428 <fileno>
 80091b2:	4633      	mov	r3, r6
 80091b4:	4601      	mov	r1, r0
 80091b6:	463a      	mov	r2, r7
 80091b8:	4628      	mov	r0, r5
 80091ba:	f001 f9d7 	bl	800a56c <_write_r>
 80091be:	2800      	cmp	r0, #0
 80091c0:	dbac      	blt.n	800911c <_perror_r+0x34>
 80091c2:	1a36      	subs	r6, r6, r0
 80091c4:	4407      	add	r7, r0
 80091c6:	e7ef      	b.n	80091a8 <_perror_r+0xc0>
 80091c8:	1a3f      	subs	r7, r7, r0
 80091ca:	4406      	add	r6, r0
 80091cc:	e7db      	b.n	8009186 <_perror_r+0x9e>
 80091ce:	f7f7 f809 	bl	80001e4 <strlen>
 80091d2:	4606      	mov	r6, r0
 80091d4:	2e00      	cmp	r6, #0
 80091d6:	d0aa      	beq.n	800912e <_perror_r+0x46>
 80091d8:	4620      	mov	r0, r4
 80091da:	f002 f925 	bl	800b428 <fileno>
 80091de:	4633      	mov	r3, r6
 80091e0:	4601      	mov	r1, r0
 80091e2:	463a      	mov	r2, r7
 80091e4:	4628      	mov	r0, r5
 80091e6:	f001 f9c1 	bl	800a56c <_write_r>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	db9f      	blt.n	800912e <_perror_r+0x46>
 80091ee:	1a36      	subs	r6, r6, r0
 80091f0:	4407      	add	r7, r0
 80091f2:	e7ef      	b.n	80091d4 <_perror_r+0xec>
 80091f4:	1a36      	subs	r6, r6, r0
 80091f6:	4407      	add	r7, r0
 80091f8:	e79e      	b.n	8009138 <_perror_r+0x50>
 80091fa:	059b      	lsls	r3, r3, #22
 80091fc:	d4b0      	bmi.n	8009160 <_perror_r+0x78>
 80091fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009200:	f002 fdba 	bl	800bd78 <__retarget_lock_release_recursive>
 8009204:	e7ac      	b.n	8009160 <_perror_r+0x78>
 8009206:	bf00      	nop
 8009208:	0800e374 	.word	0x0800e374
 800920c:	0800e5f2 	.word	0x0800e5f2
 8009210:	0800e394 	.word	0x0800e394
 8009214:	0800e354 	.word	0x0800e354
 8009218:	0800e5c2 	.word	0x0800e5c2

0800921c <perror>:
 800921c:	4b02      	ldr	r3, [pc, #8]	; (8009228 <perror+0xc>)
 800921e:	4601      	mov	r1, r0
 8009220:	6818      	ldr	r0, [r3, #0]
 8009222:	f7ff bf61 	b.w	80090e8 <_perror_r>
 8009226:	bf00      	nop
 8009228:	2000002c 	.word	0x2000002c

0800922c <_sbrk_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4d06      	ldr	r5, [pc, #24]	; (8009248 <_sbrk_r+0x1c>)
 8009230:	2300      	movs	r3, #0
 8009232:	4604      	mov	r4, r0
 8009234:	4608      	mov	r0, r1
 8009236:	602b      	str	r3, [r5, #0]
 8009238:	f7f8 fdc2 	bl	8001dc0 <_sbrk>
 800923c:	1c43      	adds	r3, r0, #1
 800923e:	d102      	bne.n	8009246 <_sbrk_r+0x1a>
 8009240:	682b      	ldr	r3, [r5, #0]
 8009242:	b103      	cbz	r3, 8009246 <_sbrk_r+0x1a>
 8009244:	6023      	str	r3, [r4, #0]
 8009246:	bd38      	pop	{r3, r4, r5, pc}
 8009248:	2000080c 	.word	0x2000080c

0800924c <nanf>:
 800924c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009254 <nanf+0x8>
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	7fc00000 	.word	0x7fc00000

08009258 <_raise_r>:
 8009258:	291f      	cmp	r1, #31
 800925a:	b538      	push	{r3, r4, r5, lr}
 800925c:	4604      	mov	r4, r0
 800925e:	460d      	mov	r5, r1
 8009260:	d904      	bls.n	800926c <_raise_r+0x14>
 8009262:	2316      	movs	r3, #22
 8009264:	6003      	str	r3, [r0, #0]
 8009266:	f04f 30ff 	mov.w	r0, #4294967295
 800926a:	bd38      	pop	{r3, r4, r5, pc}
 800926c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800926e:	b112      	cbz	r2, 8009276 <_raise_r+0x1e>
 8009270:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009274:	b94b      	cbnz	r3, 800928a <_raise_r+0x32>
 8009276:	4620      	mov	r0, r4
 8009278:	f000 f830 	bl	80092dc <_getpid_r>
 800927c:	462a      	mov	r2, r5
 800927e:	4601      	mov	r1, r0
 8009280:	4620      	mov	r0, r4
 8009282:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009286:	f000 b817 	b.w	80092b8 <_kill_r>
 800928a:	2b01      	cmp	r3, #1
 800928c:	d00a      	beq.n	80092a4 <_raise_r+0x4c>
 800928e:	1c59      	adds	r1, r3, #1
 8009290:	d103      	bne.n	800929a <_raise_r+0x42>
 8009292:	2316      	movs	r3, #22
 8009294:	6003      	str	r3, [r0, #0]
 8009296:	2001      	movs	r0, #1
 8009298:	e7e7      	b.n	800926a <_raise_r+0x12>
 800929a:	2400      	movs	r4, #0
 800929c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80092a0:	4628      	mov	r0, r5
 80092a2:	4798      	blx	r3
 80092a4:	2000      	movs	r0, #0
 80092a6:	e7e0      	b.n	800926a <_raise_r+0x12>

080092a8 <raise>:
 80092a8:	4b02      	ldr	r3, [pc, #8]	; (80092b4 <raise+0xc>)
 80092aa:	4601      	mov	r1, r0
 80092ac:	6818      	ldr	r0, [r3, #0]
 80092ae:	f7ff bfd3 	b.w	8009258 <_raise_r>
 80092b2:	bf00      	nop
 80092b4:	2000002c 	.word	0x2000002c

080092b8 <_kill_r>:
 80092b8:	b538      	push	{r3, r4, r5, lr}
 80092ba:	4d07      	ldr	r5, [pc, #28]	; (80092d8 <_kill_r+0x20>)
 80092bc:	2300      	movs	r3, #0
 80092be:	4604      	mov	r4, r0
 80092c0:	4608      	mov	r0, r1
 80092c2:	4611      	mov	r1, r2
 80092c4:	602b      	str	r3, [r5, #0]
 80092c6:	f7f8 fcf3 	bl	8001cb0 <_kill>
 80092ca:	1c43      	adds	r3, r0, #1
 80092cc:	d102      	bne.n	80092d4 <_kill_r+0x1c>
 80092ce:	682b      	ldr	r3, [r5, #0]
 80092d0:	b103      	cbz	r3, 80092d4 <_kill_r+0x1c>
 80092d2:	6023      	str	r3, [r4, #0]
 80092d4:	bd38      	pop	{r3, r4, r5, pc}
 80092d6:	bf00      	nop
 80092d8:	2000080c 	.word	0x2000080c

080092dc <_getpid_r>:
 80092dc:	f7f8 bce0 	b.w	8001ca0 <_getpid>

080092e0 <siprintf>:
 80092e0:	b40e      	push	{r1, r2, r3}
 80092e2:	b500      	push	{lr}
 80092e4:	b09c      	sub	sp, #112	; 0x70
 80092e6:	ab1d      	add	r3, sp, #116	; 0x74
 80092e8:	9002      	str	r0, [sp, #8]
 80092ea:	9006      	str	r0, [sp, #24]
 80092ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80092f0:	4809      	ldr	r0, [pc, #36]	; (8009318 <siprintf+0x38>)
 80092f2:	9107      	str	r1, [sp, #28]
 80092f4:	9104      	str	r1, [sp, #16]
 80092f6:	4909      	ldr	r1, [pc, #36]	; (800931c <siprintf+0x3c>)
 80092f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80092fc:	9105      	str	r1, [sp, #20]
 80092fe:	6800      	ldr	r0, [r0, #0]
 8009300:	9301      	str	r3, [sp, #4]
 8009302:	a902      	add	r1, sp, #8
 8009304:	f003 faaa 	bl	800c85c <_svfiprintf_r>
 8009308:	9b02      	ldr	r3, [sp, #8]
 800930a:	2200      	movs	r2, #0
 800930c:	701a      	strb	r2, [r3, #0]
 800930e:	b01c      	add	sp, #112	; 0x70
 8009310:	f85d eb04 	ldr.w	lr, [sp], #4
 8009314:	b003      	add	sp, #12
 8009316:	4770      	bx	lr
 8009318:	2000002c 	.word	0x2000002c
 800931c:	ffff0208 	.word	0xffff0208

08009320 <siscanf>:
 8009320:	b40e      	push	{r1, r2, r3}
 8009322:	b510      	push	{r4, lr}
 8009324:	b09f      	sub	sp, #124	; 0x7c
 8009326:	ac21      	add	r4, sp, #132	; 0x84
 8009328:	f44f 7101 	mov.w	r1, #516	; 0x204
 800932c:	f854 2b04 	ldr.w	r2, [r4], #4
 8009330:	9201      	str	r2, [sp, #4]
 8009332:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009336:	9004      	str	r0, [sp, #16]
 8009338:	9008      	str	r0, [sp, #32]
 800933a:	f7f6 ff53 	bl	80001e4 <strlen>
 800933e:	4b0c      	ldr	r3, [pc, #48]	; (8009370 <siscanf+0x50>)
 8009340:	9005      	str	r0, [sp, #20]
 8009342:	9009      	str	r0, [sp, #36]	; 0x24
 8009344:	930d      	str	r3, [sp, #52]	; 0x34
 8009346:	480b      	ldr	r0, [pc, #44]	; (8009374 <siscanf+0x54>)
 8009348:	9a01      	ldr	r2, [sp, #4]
 800934a:	6800      	ldr	r0, [r0, #0]
 800934c:	9403      	str	r4, [sp, #12]
 800934e:	2300      	movs	r3, #0
 8009350:	9311      	str	r3, [sp, #68]	; 0x44
 8009352:	9316      	str	r3, [sp, #88]	; 0x58
 8009354:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009358:	f8ad 301e 	strh.w	r3, [sp, #30]
 800935c:	a904      	add	r1, sp, #16
 800935e:	4623      	mov	r3, r4
 8009360:	f003 fbd6 	bl	800cb10 <__ssvfiscanf_r>
 8009364:	b01f      	add	sp, #124	; 0x7c
 8009366:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800936a:	b003      	add	sp, #12
 800936c:	4770      	bx	lr
 800936e:	bf00      	nop
 8009370:	0800939b 	.word	0x0800939b
 8009374:	2000002c 	.word	0x2000002c

08009378 <__sread>:
 8009378:	b510      	push	{r4, lr}
 800937a:	460c      	mov	r4, r1
 800937c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009380:	f003 fe90 	bl	800d0a4 <_read_r>
 8009384:	2800      	cmp	r0, #0
 8009386:	bfab      	itete	ge
 8009388:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800938a:	89a3      	ldrhlt	r3, [r4, #12]
 800938c:	181b      	addge	r3, r3, r0
 800938e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009392:	bfac      	ite	ge
 8009394:	6563      	strge	r3, [r4, #84]	; 0x54
 8009396:	81a3      	strhlt	r3, [r4, #12]
 8009398:	bd10      	pop	{r4, pc}

0800939a <__seofread>:
 800939a:	2000      	movs	r0, #0
 800939c:	4770      	bx	lr

0800939e <__swrite>:
 800939e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093a2:	461f      	mov	r7, r3
 80093a4:	898b      	ldrh	r3, [r1, #12]
 80093a6:	05db      	lsls	r3, r3, #23
 80093a8:	4605      	mov	r5, r0
 80093aa:	460c      	mov	r4, r1
 80093ac:	4616      	mov	r6, r2
 80093ae:	d505      	bpl.n	80093bc <__swrite+0x1e>
 80093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b4:	2302      	movs	r3, #2
 80093b6:	2200      	movs	r2, #0
 80093b8:	f002 fce0 	bl	800bd7c <_lseek_r>
 80093bc:	89a3      	ldrh	r3, [r4, #12]
 80093be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093c6:	81a3      	strh	r3, [r4, #12]
 80093c8:	4632      	mov	r2, r6
 80093ca:	463b      	mov	r3, r7
 80093cc:	4628      	mov	r0, r5
 80093ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093d2:	f001 b8cb 	b.w	800a56c <_write_r>

080093d6 <__sseek>:
 80093d6:	b510      	push	{r4, lr}
 80093d8:	460c      	mov	r4, r1
 80093da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093de:	f002 fccd 	bl	800bd7c <_lseek_r>
 80093e2:	1c43      	adds	r3, r0, #1
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	bf15      	itete	ne
 80093e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80093ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093f2:	81a3      	strheq	r3, [r4, #12]
 80093f4:	bf18      	it	ne
 80093f6:	81a3      	strhne	r3, [r4, #12]
 80093f8:	bd10      	pop	{r4, pc}

080093fa <__sclose>:
 80093fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093fe:	f001 b8c7 	b.w	800a590 <_close_r>
	...

08009404 <_strerror_r>:
 8009404:	b510      	push	{r4, lr}
 8009406:	4604      	mov	r4, r0
 8009408:	4608      	mov	r0, r1
 800940a:	4611      	mov	r1, r2
 800940c:	288e      	cmp	r0, #142	; 0x8e
 800940e:	f200 8130 	bhi.w	8009672 <_strerror_r+0x26e>
 8009412:	e8df f010 	tbh	[pc, r0, lsl #1]
 8009416:	0139      	.short	0x0139
 8009418:	0092008f 	.word	0x0092008f
 800941c:	00960094 	.word	0x00960094
 8009420:	009a0098 	.word	0x009a0098
 8009424:	009e009c 	.word	0x009e009c
 8009428:	00a400a2 	.word	0x00a400a2
 800942c:	00aa00a8 	.word	0x00aa00a8
 8009430:	00ae00ac 	.word	0x00ae00ac
 8009434:	00b0012e 	.word	0x00b0012e
 8009438:	00b400b2 	.word	0x00b400b2
 800943c:	00b800b6 	.word	0x00b800b6
 8009440:	00c000be 	.word	0x00c000be
 8009444:	00c800c6 	.word	0x00c800c6
 8009448:	00cc00ca 	.word	0x00cc00ca
 800944c:	00d200ce 	.word	0x00d200ce
 8009450:	00d800d6 	.word	0x00d800d6
 8009454:	00dc00da 	.word	0x00dc00da
 8009458:	00e000de 	.word	0x00e000de
 800945c:	00e400e2 	.word	0x00e400e2
 8009460:	012e012e 	.word	0x012e012e
 8009464:	012e012e 	.word	0x012e012e
 8009468:	012e012e 	.word	0x012e012e
 800946c:	012e012e 	.word	0x012e012e
 8009470:	00ec00e8 	.word	0x00ec00e8
 8009474:	012e012e 	.word	0x012e012e
 8009478:	012e012e 	.word	0x012e012e
 800947c:	012e012e 	.word	0x012e012e
 8009480:	012e012e 	.word	0x012e012e
 8009484:	012e012e 	.word	0x012e012e
 8009488:	012e012e 	.word	0x012e012e
 800948c:	00ee012e 	.word	0x00ee012e
 8009490:	00f00108 	.word	0x00f00108
 8009494:	012e00f2 	.word	0x012e00f2
 8009498:	012e012e 	.word	0x012e012e
 800949c:	012e00f4 	.word	0x012e00f4
 80094a0:	012e012e 	.word	0x012e012e
 80094a4:	012e00f6 	.word	0x012e00f6
 80094a8:	00fa012e 	.word	0x00fa012e
 80094ac:	012e012e 	.word	0x012e012e
 80094b0:	012e00fc 	.word	0x012e00fc
 80094b4:	012e012e 	.word	0x012e012e
 80094b8:	012e012e 	.word	0x012e012e
 80094bc:	012e012e 	.word	0x012e012e
 80094c0:	012e012e 	.word	0x012e012e
 80094c4:	00fe012e 	.word	0x00fe012e
 80094c8:	0100012e 	.word	0x0100012e
 80094cc:	01040102 	.word	0x01040102
 80094d0:	012e012e 	.word	0x012e012e
 80094d4:	012e0126 	.word	0x012e0126
 80094d8:	012e012e 	.word	0x012e012e
 80094dc:	012e012e 	.word	0x012e012e
 80094e0:	012e012e 	.word	0x012e012e
 80094e4:	0114012e 	.word	0x0114012e
 80094e8:	010a0106 	.word	0x010a0106
 80094ec:	010e010c 	.word	0x010e010c
 80094f0:	012e0110 	.word	0x012e0110
 80094f4:	01160112 	.word	0x01160112
 80094f8:	00ea011a 	.word	0x00ea011a
 80094fc:	012c00c2 	.word	0x012c00c2
 8009500:	00d000ba 	.word	0x00d000ba
 8009504:	00a000bc 	.word	0x00a000bc
 8009508:	012a00a6 	.word	0x012a00a6
 800950c:	012e00f8 	.word	0x012e00f8
 8009510:	00c40118 	.word	0x00c40118
 8009514:	011c011e 	.word	0x011c011e
 8009518:	012e012e 	.word	0x012e012e
 800951c:	012e012e 	.word	0x012e012e
 8009520:	00d4012e 	.word	0x00d4012e
 8009524:	012e012e 	.word	0x012e012e
 8009528:	00e6012e 	.word	0x00e6012e
 800952c:	01200128 	.word	0x01200128
 8009530:	01240122 	.word	0x01240122
 8009534:	4b55      	ldr	r3, [pc, #340]	; (800968c <_strerror_r+0x288>)
 8009536:	4618      	mov	r0, r3
 8009538:	bd10      	pop	{r4, pc}
 800953a:	4b55      	ldr	r3, [pc, #340]	; (8009690 <_strerror_r+0x28c>)
 800953c:	e7fb      	b.n	8009536 <_strerror_r+0x132>
 800953e:	4b55      	ldr	r3, [pc, #340]	; (8009694 <_strerror_r+0x290>)
 8009540:	e7f9      	b.n	8009536 <_strerror_r+0x132>
 8009542:	4b55      	ldr	r3, [pc, #340]	; (8009698 <_strerror_r+0x294>)
 8009544:	e7f7      	b.n	8009536 <_strerror_r+0x132>
 8009546:	4b55      	ldr	r3, [pc, #340]	; (800969c <_strerror_r+0x298>)
 8009548:	e7f5      	b.n	8009536 <_strerror_r+0x132>
 800954a:	4b55      	ldr	r3, [pc, #340]	; (80096a0 <_strerror_r+0x29c>)
 800954c:	e7f3      	b.n	8009536 <_strerror_r+0x132>
 800954e:	4b55      	ldr	r3, [pc, #340]	; (80096a4 <_strerror_r+0x2a0>)
 8009550:	e7f1      	b.n	8009536 <_strerror_r+0x132>
 8009552:	4b55      	ldr	r3, [pc, #340]	; (80096a8 <_strerror_r+0x2a4>)
 8009554:	e7ef      	b.n	8009536 <_strerror_r+0x132>
 8009556:	4b55      	ldr	r3, [pc, #340]	; (80096ac <_strerror_r+0x2a8>)
 8009558:	e7ed      	b.n	8009536 <_strerror_r+0x132>
 800955a:	4b55      	ldr	r3, [pc, #340]	; (80096b0 <_strerror_r+0x2ac>)
 800955c:	e7eb      	b.n	8009536 <_strerror_r+0x132>
 800955e:	4b55      	ldr	r3, [pc, #340]	; (80096b4 <_strerror_r+0x2b0>)
 8009560:	e7e9      	b.n	8009536 <_strerror_r+0x132>
 8009562:	4b55      	ldr	r3, [pc, #340]	; (80096b8 <_strerror_r+0x2b4>)
 8009564:	e7e7      	b.n	8009536 <_strerror_r+0x132>
 8009566:	4b55      	ldr	r3, [pc, #340]	; (80096bc <_strerror_r+0x2b8>)
 8009568:	e7e5      	b.n	8009536 <_strerror_r+0x132>
 800956a:	4b55      	ldr	r3, [pc, #340]	; (80096c0 <_strerror_r+0x2bc>)
 800956c:	e7e3      	b.n	8009536 <_strerror_r+0x132>
 800956e:	4b55      	ldr	r3, [pc, #340]	; (80096c4 <_strerror_r+0x2c0>)
 8009570:	e7e1      	b.n	8009536 <_strerror_r+0x132>
 8009572:	4b55      	ldr	r3, [pc, #340]	; (80096c8 <_strerror_r+0x2c4>)
 8009574:	e7df      	b.n	8009536 <_strerror_r+0x132>
 8009576:	4b55      	ldr	r3, [pc, #340]	; (80096cc <_strerror_r+0x2c8>)
 8009578:	e7dd      	b.n	8009536 <_strerror_r+0x132>
 800957a:	4b55      	ldr	r3, [pc, #340]	; (80096d0 <_strerror_r+0x2cc>)
 800957c:	e7db      	b.n	8009536 <_strerror_r+0x132>
 800957e:	4b55      	ldr	r3, [pc, #340]	; (80096d4 <_strerror_r+0x2d0>)
 8009580:	e7d9      	b.n	8009536 <_strerror_r+0x132>
 8009582:	4b55      	ldr	r3, [pc, #340]	; (80096d8 <_strerror_r+0x2d4>)
 8009584:	e7d7      	b.n	8009536 <_strerror_r+0x132>
 8009586:	4b55      	ldr	r3, [pc, #340]	; (80096dc <_strerror_r+0x2d8>)
 8009588:	e7d5      	b.n	8009536 <_strerror_r+0x132>
 800958a:	4b55      	ldr	r3, [pc, #340]	; (80096e0 <_strerror_r+0x2dc>)
 800958c:	e7d3      	b.n	8009536 <_strerror_r+0x132>
 800958e:	4b55      	ldr	r3, [pc, #340]	; (80096e4 <_strerror_r+0x2e0>)
 8009590:	e7d1      	b.n	8009536 <_strerror_r+0x132>
 8009592:	4b55      	ldr	r3, [pc, #340]	; (80096e8 <_strerror_r+0x2e4>)
 8009594:	e7cf      	b.n	8009536 <_strerror_r+0x132>
 8009596:	4b55      	ldr	r3, [pc, #340]	; (80096ec <_strerror_r+0x2e8>)
 8009598:	e7cd      	b.n	8009536 <_strerror_r+0x132>
 800959a:	4b55      	ldr	r3, [pc, #340]	; (80096f0 <_strerror_r+0x2ec>)
 800959c:	e7cb      	b.n	8009536 <_strerror_r+0x132>
 800959e:	4b55      	ldr	r3, [pc, #340]	; (80096f4 <_strerror_r+0x2f0>)
 80095a0:	e7c9      	b.n	8009536 <_strerror_r+0x132>
 80095a2:	4b55      	ldr	r3, [pc, #340]	; (80096f8 <_strerror_r+0x2f4>)
 80095a4:	e7c7      	b.n	8009536 <_strerror_r+0x132>
 80095a6:	4b55      	ldr	r3, [pc, #340]	; (80096fc <_strerror_r+0x2f8>)
 80095a8:	e7c5      	b.n	8009536 <_strerror_r+0x132>
 80095aa:	4b55      	ldr	r3, [pc, #340]	; (8009700 <_strerror_r+0x2fc>)
 80095ac:	e7c3      	b.n	8009536 <_strerror_r+0x132>
 80095ae:	4b55      	ldr	r3, [pc, #340]	; (8009704 <_strerror_r+0x300>)
 80095b0:	e7c1      	b.n	8009536 <_strerror_r+0x132>
 80095b2:	4b55      	ldr	r3, [pc, #340]	; (8009708 <_strerror_r+0x304>)
 80095b4:	e7bf      	b.n	8009536 <_strerror_r+0x132>
 80095b6:	4b55      	ldr	r3, [pc, #340]	; (800970c <_strerror_r+0x308>)
 80095b8:	e7bd      	b.n	8009536 <_strerror_r+0x132>
 80095ba:	4b55      	ldr	r3, [pc, #340]	; (8009710 <_strerror_r+0x30c>)
 80095bc:	e7bb      	b.n	8009536 <_strerror_r+0x132>
 80095be:	4b55      	ldr	r3, [pc, #340]	; (8009714 <_strerror_r+0x310>)
 80095c0:	e7b9      	b.n	8009536 <_strerror_r+0x132>
 80095c2:	4b55      	ldr	r3, [pc, #340]	; (8009718 <_strerror_r+0x314>)
 80095c4:	e7b7      	b.n	8009536 <_strerror_r+0x132>
 80095c6:	4b55      	ldr	r3, [pc, #340]	; (800971c <_strerror_r+0x318>)
 80095c8:	e7b5      	b.n	8009536 <_strerror_r+0x132>
 80095ca:	4b55      	ldr	r3, [pc, #340]	; (8009720 <_strerror_r+0x31c>)
 80095cc:	e7b3      	b.n	8009536 <_strerror_r+0x132>
 80095ce:	4b55      	ldr	r3, [pc, #340]	; (8009724 <_strerror_r+0x320>)
 80095d0:	e7b1      	b.n	8009536 <_strerror_r+0x132>
 80095d2:	4b55      	ldr	r3, [pc, #340]	; (8009728 <_strerror_r+0x324>)
 80095d4:	e7af      	b.n	8009536 <_strerror_r+0x132>
 80095d6:	4b55      	ldr	r3, [pc, #340]	; (800972c <_strerror_r+0x328>)
 80095d8:	e7ad      	b.n	8009536 <_strerror_r+0x132>
 80095da:	4b55      	ldr	r3, [pc, #340]	; (8009730 <_strerror_r+0x32c>)
 80095dc:	e7ab      	b.n	8009536 <_strerror_r+0x132>
 80095de:	4b55      	ldr	r3, [pc, #340]	; (8009734 <_strerror_r+0x330>)
 80095e0:	e7a9      	b.n	8009536 <_strerror_r+0x132>
 80095e2:	4b55      	ldr	r3, [pc, #340]	; (8009738 <_strerror_r+0x334>)
 80095e4:	e7a7      	b.n	8009536 <_strerror_r+0x132>
 80095e6:	4b55      	ldr	r3, [pc, #340]	; (800973c <_strerror_r+0x338>)
 80095e8:	e7a5      	b.n	8009536 <_strerror_r+0x132>
 80095ea:	4b55      	ldr	r3, [pc, #340]	; (8009740 <_strerror_r+0x33c>)
 80095ec:	e7a3      	b.n	8009536 <_strerror_r+0x132>
 80095ee:	4b55      	ldr	r3, [pc, #340]	; (8009744 <_strerror_r+0x340>)
 80095f0:	e7a1      	b.n	8009536 <_strerror_r+0x132>
 80095f2:	4b55      	ldr	r3, [pc, #340]	; (8009748 <_strerror_r+0x344>)
 80095f4:	e79f      	b.n	8009536 <_strerror_r+0x132>
 80095f6:	4b55      	ldr	r3, [pc, #340]	; (800974c <_strerror_r+0x348>)
 80095f8:	e79d      	b.n	8009536 <_strerror_r+0x132>
 80095fa:	4b55      	ldr	r3, [pc, #340]	; (8009750 <_strerror_r+0x34c>)
 80095fc:	e79b      	b.n	8009536 <_strerror_r+0x132>
 80095fe:	4b55      	ldr	r3, [pc, #340]	; (8009754 <_strerror_r+0x350>)
 8009600:	e799      	b.n	8009536 <_strerror_r+0x132>
 8009602:	4b55      	ldr	r3, [pc, #340]	; (8009758 <_strerror_r+0x354>)
 8009604:	e797      	b.n	8009536 <_strerror_r+0x132>
 8009606:	4b55      	ldr	r3, [pc, #340]	; (800975c <_strerror_r+0x358>)
 8009608:	e795      	b.n	8009536 <_strerror_r+0x132>
 800960a:	4b55      	ldr	r3, [pc, #340]	; (8009760 <_strerror_r+0x35c>)
 800960c:	e793      	b.n	8009536 <_strerror_r+0x132>
 800960e:	4b55      	ldr	r3, [pc, #340]	; (8009764 <_strerror_r+0x360>)
 8009610:	e791      	b.n	8009536 <_strerror_r+0x132>
 8009612:	4b55      	ldr	r3, [pc, #340]	; (8009768 <_strerror_r+0x364>)
 8009614:	e78f      	b.n	8009536 <_strerror_r+0x132>
 8009616:	4b55      	ldr	r3, [pc, #340]	; (800976c <_strerror_r+0x368>)
 8009618:	e78d      	b.n	8009536 <_strerror_r+0x132>
 800961a:	4b55      	ldr	r3, [pc, #340]	; (8009770 <_strerror_r+0x36c>)
 800961c:	e78b      	b.n	8009536 <_strerror_r+0x132>
 800961e:	4b55      	ldr	r3, [pc, #340]	; (8009774 <_strerror_r+0x370>)
 8009620:	e789      	b.n	8009536 <_strerror_r+0x132>
 8009622:	4b55      	ldr	r3, [pc, #340]	; (8009778 <_strerror_r+0x374>)
 8009624:	e787      	b.n	8009536 <_strerror_r+0x132>
 8009626:	4b55      	ldr	r3, [pc, #340]	; (800977c <_strerror_r+0x378>)
 8009628:	e785      	b.n	8009536 <_strerror_r+0x132>
 800962a:	4b55      	ldr	r3, [pc, #340]	; (8009780 <_strerror_r+0x37c>)
 800962c:	e783      	b.n	8009536 <_strerror_r+0x132>
 800962e:	4b55      	ldr	r3, [pc, #340]	; (8009784 <_strerror_r+0x380>)
 8009630:	e781      	b.n	8009536 <_strerror_r+0x132>
 8009632:	4b55      	ldr	r3, [pc, #340]	; (8009788 <_strerror_r+0x384>)
 8009634:	e77f      	b.n	8009536 <_strerror_r+0x132>
 8009636:	4b55      	ldr	r3, [pc, #340]	; (800978c <_strerror_r+0x388>)
 8009638:	e77d      	b.n	8009536 <_strerror_r+0x132>
 800963a:	4b55      	ldr	r3, [pc, #340]	; (8009790 <_strerror_r+0x38c>)
 800963c:	e77b      	b.n	8009536 <_strerror_r+0x132>
 800963e:	4b55      	ldr	r3, [pc, #340]	; (8009794 <_strerror_r+0x390>)
 8009640:	e779      	b.n	8009536 <_strerror_r+0x132>
 8009642:	4b55      	ldr	r3, [pc, #340]	; (8009798 <_strerror_r+0x394>)
 8009644:	e777      	b.n	8009536 <_strerror_r+0x132>
 8009646:	4b55      	ldr	r3, [pc, #340]	; (800979c <_strerror_r+0x398>)
 8009648:	e775      	b.n	8009536 <_strerror_r+0x132>
 800964a:	4b55      	ldr	r3, [pc, #340]	; (80097a0 <_strerror_r+0x39c>)
 800964c:	e773      	b.n	8009536 <_strerror_r+0x132>
 800964e:	4b55      	ldr	r3, [pc, #340]	; (80097a4 <_strerror_r+0x3a0>)
 8009650:	e771      	b.n	8009536 <_strerror_r+0x132>
 8009652:	4b55      	ldr	r3, [pc, #340]	; (80097a8 <_strerror_r+0x3a4>)
 8009654:	e76f      	b.n	8009536 <_strerror_r+0x132>
 8009656:	4b55      	ldr	r3, [pc, #340]	; (80097ac <_strerror_r+0x3a8>)
 8009658:	e76d      	b.n	8009536 <_strerror_r+0x132>
 800965a:	4b55      	ldr	r3, [pc, #340]	; (80097b0 <_strerror_r+0x3ac>)
 800965c:	e76b      	b.n	8009536 <_strerror_r+0x132>
 800965e:	4b55      	ldr	r3, [pc, #340]	; (80097b4 <_strerror_r+0x3b0>)
 8009660:	e769      	b.n	8009536 <_strerror_r+0x132>
 8009662:	4b55      	ldr	r3, [pc, #340]	; (80097b8 <_strerror_r+0x3b4>)
 8009664:	e767      	b.n	8009536 <_strerror_r+0x132>
 8009666:	4b55      	ldr	r3, [pc, #340]	; (80097bc <_strerror_r+0x3b8>)
 8009668:	e765      	b.n	8009536 <_strerror_r+0x132>
 800966a:	4b55      	ldr	r3, [pc, #340]	; (80097c0 <_strerror_r+0x3bc>)
 800966c:	e763      	b.n	8009536 <_strerror_r+0x132>
 800966e:	4b55      	ldr	r3, [pc, #340]	; (80097c4 <_strerror_r+0x3c0>)
 8009670:	e761      	b.n	8009536 <_strerror_r+0x132>
 8009672:	2b00      	cmp	r3, #0
 8009674:	bf14      	ite	ne
 8009676:	461a      	movne	r2, r3
 8009678:	4622      	moveq	r2, r4
 800967a:	f000 ff55 	bl	800a528 <_user_strerror>
 800967e:	4b52      	ldr	r3, [pc, #328]	; (80097c8 <_strerror_r+0x3c4>)
 8009680:	2800      	cmp	r0, #0
 8009682:	bf18      	it	ne
 8009684:	4603      	movne	r3, r0
 8009686:	e756      	b.n	8009536 <_strerror_r+0x132>
 8009688:	4b50      	ldr	r3, [pc, #320]	; (80097cc <_strerror_r+0x3c8>)
 800968a:	e754      	b.n	8009536 <_strerror_r+0x132>
 800968c:	0800dad3 	.word	0x0800dad3
 8009690:	0800dadd 	.word	0x0800dadd
 8009694:	0800daf7 	.word	0x0800daf7
 8009698:	0800db07 	.word	0x0800db07
 800969c:	0800db1f 	.word	0x0800db1f
 80096a0:	0800db29 	.word	0x0800db29
 80096a4:	0800db43 	.word	0x0800db43
 80096a8:	0800db55 	.word	0x0800db55
 80096ac:	0800db67 	.word	0x0800db67
 80096b0:	0800db80 	.word	0x0800db80
 80096b4:	0800db90 	.word	0x0800db90
 80096b8:	0800db9c 	.word	0x0800db9c
 80096bc:	0800dbb9 	.word	0x0800dbb9
 80096c0:	0800dbcb 	.word	0x0800dbcb
 80096c4:	0800dbdc 	.word	0x0800dbdc
 80096c8:	0800dbee 	.word	0x0800dbee
 80096cc:	0800dbfa 	.word	0x0800dbfa
 80096d0:	0800dc12 	.word	0x0800dc12
 80096d4:	0800dc1e 	.word	0x0800dc1e
 80096d8:	0800dc30 	.word	0x0800dc30
 80096dc:	0800dc3f 	.word	0x0800dc3f
 80096e0:	0800dc4f 	.word	0x0800dc4f
 80096e4:	0800dc5c 	.word	0x0800dc5c
 80096e8:	0800dc7b 	.word	0x0800dc7b
 80096ec:	0800dc8a 	.word	0x0800dc8a
 80096f0:	0800dc9b 	.word	0x0800dc9b
 80096f4:	0800dcbf 	.word	0x0800dcbf
 80096f8:	0800dcdd 	.word	0x0800dcdd
 80096fc:	0800dcfb 	.word	0x0800dcfb
 8009700:	0800dd1b 	.word	0x0800dd1b
 8009704:	0800dd32 	.word	0x0800dd32
 8009708:	0800dd41 	.word	0x0800dd41
 800970c:	0800dd50 	.word	0x0800dd50
 8009710:	0800dd64 	.word	0x0800dd64
 8009714:	0800dd7c 	.word	0x0800dd7c
 8009718:	0800dd8a 	.word	0x0800dd8a
 800971c:	0800dd97 	.word	0x0800dd97
 8009720:	0800ddad 	.word	0x0800ddad
 8009724:	0800ddbc 	.word	0x0800ddbc
 8009728:	0800ddc8 	.word	0x0800ddc8
 800972c:	0800ddf7 	.word	0x0800ddf7
 8009730:	0800de08 	.word	0x0800de08
 8009734:	0800de23 	.word	0x0800de23
 8009738:	0800de36 	.word	0x0800de36
 800973c:	0800de4c 	.word	0x0800de4c
 8009740:	0800de55 	.word	0x0800de55
 8009744:	0800de6c 	.word	0x0800de6c
 8009748:	0800de74 	.word	0x0800de74
 800974c:	0800de81 	.word	0x0800de81
 8009750:	0800de96 	.word	0x0800de96
 8009754:	0800deaa 	.word	0x0800deaa
 8009758:	0800dec2 	.word	0x0800dec2
 800975c:	0800ded1 	.word	0x0800ded1
 8009760:	0800dee2 	.word	0x0800dee2
 8009764:	0800def5 	.word	0x0800def5
 8009768:	0800df01 	.word	0x0800df01
 800976c:	0800df1a 	.word	0x0800df1a
 8009770:	0800df2e 	.word	0x0800df2e
 8009774:	0800df49 	.word	0x0800df49
 8009778:	0800df61 	.word	0x0800df61
 800977c:	0800df7b 	.word	0x0800df7b
 8009780:	0800df83 	.word	0x0800df83
 8009784:	0800dfb3 	.word	0x0800dfb3
 8009788:	0800dfd2 	.word	0x0800dfd2
 800978c:	0800dff1 	.word	0x0800dff1
 8009790:	0800e008 	.word	0x0800e008
 8009794:	0800e01b 	.word	0x0800e01b
 8009798:	0800e034 	.word	0x0800e034
 800979c:	0800e04b 	.word	0x0800e04b
 80097a0:	0800e061 	.word	0x0800e061
 80097a4:	0800e082 	.word	0x0800e082
 80097a8:	0800e09a 	.word	0x0800e09a
 80097ac:	0800e0b6 	.word	0x0800e0b6
 80097b0:	0800e0c9 	.word	0x0800e0c9
 80097b4:	0800e0df 	.word	0x0800e0df
 80097b8:	0800e0f3 	.word	0x0800e0f3
 80097bc:	0800e115 	.word	0x0800e115
 80097c0:	0800e13b 	.word	0x0800e13b
 80097c4:	0800e14c 	.word	0x0800e14c
 80097c8:	0800e5f3 	.word	0x0800e5f3
 80097cc:	0800e161 	.word	0x0800e161

080097d0 <sulp>:
 80097d0:	b570      	push	{r4, r5, r6, lr}
 80097d2:	4604      	mov	r4, r0
 80097d4:	460d      	mov	r5, r1
 80097d6:	ec45 4b10 	vmov	d0, r4, r5
 80097da:	4616      	mov	r6, r2
 80097dc:	f002 fe7e 	bl	800c4dc <__ulp>
 80097e0:	ec51 0b10 	vmov	r0, r1, d0
 80097e4:	b17e      	cbz	r6, 8009806 <sulp+0x36>
 80097e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80097ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	dd09      	ble.n	8009806 <sulp+0x36>
 80097f2:	051b      	lsls	r3, r3, #20
 80097f4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80097f8:	2400      	movs	r4, #0
 80097fa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80097fe:	4622      	mov	r2, r4
 8009800:	462b      	mov	r3, r5
 8009802:	f7f6 ff09 	bl	8000618 <__aeabi_dmul>
 8009806:	bd70      	pop	{r4, r5, r6, pc}

08009808 <_strtod_l>:
 8009808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800980c:	ed2d 8b02 	vpush	{d8}
 8009810:	b09d      	sub	sp, #116	; 0x74
 8009812:	461f      	mov	r7, r3
 8009814:	2300      	movs	r3, #0
 8009816:	9318      	str	r3, [sp, #96]	; 0x60
 8009818:	4ba2      	ldr	r3, [pc, #648]	; (8009aa4 <_strtod_l+0x29c>)
 800981a:	9213      	str	r2, [sp, #76]	; 0x4c
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	9305      	str	r3, [sp, #20]
 8009820:	4604      	mov	r4, r0
 8009822:	4618      	mov	r0, r3
 8009824:	4688      	mov	r8, r1
 8009826:	f7f6 fcdd 	bl	80001e4 <strlen>
 800982a:	f04f 0a00 	mov.w	sl, #0
 800982e:	4605      	mov	r5, r0
 8009830:	f04f 0b00 	mov.w	fp, #0
 8009834:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009838:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800983a:	781a      	ldrb	r2, [r3, #0]
 800983c:	2a2b      	cmp	r2, #43	; 0x2b
 800983e:	d04e      	beq.n	80098de <_strtod_l+0xd6>
 8009840:	d83b      	bhi.n	80098ba <_strtod_l+0xb2>
 8009842:	2a0d      	cmp	r2, #13
 8009844:	d834      	bhi.n	80098b0 <_strtod_l+0xa8>
 8009846:	2a08      	cmp	r2, #8
 8009848:	d834      	bhi.n	80098b4 <_strtod_l+0xac>
 800984a:	2a00      	cmp	r2, #0
 800984c:	d03e      	beq.n	80098cc <_strtod_l+0xc4>
 800984e:	2300      	movs	r3, #0
 8009850:	930a      	str	r3, [sp, #40]	; 0x28
 8009852:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009854:	7833      	ldrb	r3, [r6, #0]
 8009856:	2b30      	cmp	r3, #48	; 0x30
 8009858:	f040 80b0 	bne.w	80099bc <_strtod_l+0x1b4>
 800985c:	7873      	ldrb	r3, [r6, #1]
 800985e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009862:	2b58      	cmp	r3, #88	; 0x58
 8009864:	d168      	bne.n	8009938 <_strtod_l+0x130>
 8009866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009868:	9301      	str	r3, [sp, #4]
 800986a:	ab18      	add	r3, sp, #96	; 0x60
 800986c:	9702      	str	r7, [sp, #8]
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	4a8d      	ldr	r2, [pc, #564]	; (8009aa8 <_strtod_l+0x2a0>)
 8009872:	ab19      	add	r3, sp, #100	; 0x64
 8009874:	a917      	add	r1, sp, #92	; 0x5c
 8009876:	4620      	mov	r0, r4
 8009878:	f001 ff70 	bl	800b75c <__gethex>
 800987c:	f010 0707 	ands.w	r7, r0, #7
 8009880:	4605      	mov	r5, r0
 8009882:	d005      	beq.n	8009890 <_strtod_l+0x88>
 8009884:	2f06      	cmp	r7, #6
 8009886:	d12c      	bne.n	80098e2 <_strtod_l+0xda>
 8009888:	3601      	adds	r6, #1
 800988a:	2300      	movs	r3, #0
 800988c:	9617      	str	r6, [sp, #92]	; 0x5c
 800988e:	930a      	str	r3, [sp, #40]	; 0x28
 8009890:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009892:	2b00      	cmp	r3, #0
 8009894:	f040 8590 	bne.w	800a3b8 <_strtod_l+0xbb0>
 8009898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800989a:	b1eb      	cbz	r3, 80098d8 <_strtod_l+0xd0>
 800989c:	4652      	mov	r2, sl
 800989e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80098a2:	ec43 2b10 	vmov	d0, r2, r3
 80098a6:	b01d      	add	sp, #116	; 0x74
 80098a8:	ecbd 8b02 	vpop	{d8}
 80098ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098b0:	2a20      	cmp	r2, #32
 80098b2:	d1cc      	bne.n	800984e <_strtod_l+0x46>
 80098b4:	3301      	adds	r3, #1
 80098b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80098b8:	e7be      	b.n	8009838 <_strtod_l+0x30>
 80098ba:	2a2d      	cmp	r2, #45	; 0x2d
 80098bc:	d1c7      	bne.n	800984e <_strtod_l+0x46>
 80098be:	2201      	movs	r2, #1
 80098c0:	920a      	str	r2, [sp, #40]	; 0x28
 80098c2:	1c5a      	adds	r2, r3, #1
 80098c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80098c6:	785b      	ldrb	r3, [r3, #1]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1c2      	bne.n	8009852 <_strtod_l+0x4a>
 80098cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f040 856e 	bne.w	800a3b4 <_strtod_l+0xbac>
 80098d8:	4652      	mov	r2, sl
 80098da:	465b      	mov	r3, fp
 80098dc:	e7e1      	b.n	80098a2 <_strtod_l+0x9a>
 80098de:	2200      	movs	r2, #0
 80098e0:	e7ee      	b.n	80098c0 <_strtod_l+0xb8>
 80098e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80098e4:	b13a      	cbz	r2, 80098f6 <_strtod_l+0xee>
 80098e6:	2135      	movs	r1, #53	; 0x35
 80098e8:	a81a      	add	r0, sp, #104	; 0x68
 80098ea:	f002 ff02 	bl	800c6f2 <__copybits>
 80098ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80098f0:	4620      	mov	r0, r4
 80098f2:	f002 fac1 	bl	800be78 <_Bfree>
 80098f6:	3f01      	subs	r7, #1
 80098f8:	2f04      	cmp	r7, #4
 80098fa:	d806      	bhi.n	800990a <_strtod_l+0x102>
 80098fc:	e8df f007 	tbb	[pc, r7]
 8009900:	1714030a 	.word	0x1714030a
 8009904:	0a          	.byte	0x0a
 8009905:	00          	.byte	0x00
 8009906:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800990a:	0728      	lsls	r0, r5, #28
 800990c:	d5c0      	bpl.n	8009890 <_strtod_l+0x88>
 800990e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009912:	e7bd      	b.n	8009890 <_strtod_l+0x88>
 8009914:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009918:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800991a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800991e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009922:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009926:	e7f0      	b.n	800990a <_strtod_l+0x102>
 8009928:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009aac <_strtod_l+0x2a4>
 800992c:	e7ed      	b.n	800990a <_strtod_l+0x102>
 800992e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009932:	f04f 3aff 	mov.w	sl, #4294967295
 8009936:	e7e8      	b.n	800990a <_strtod_l+0x102>
 8009938:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800993a:	1c5a      	adds	r2, r3, #1
 800993c:	9217      	str	r2, [sp, #92]	; 0x5c
 800993e:	785b      	ldrb	r3, [r3, #1]
 8009940:	2b30      	cmp	r3, #48	; 0x30
 8009942:	d0f9      	beq.n	8009938 <_strtod_l+0x130>
 8009944:	2b00      	cmp	r3, #0
 8009946:	d0a3      	beq.n	8009890 <_strtod_l+0x88>
 8009948:	2301      	movs	r3, #1
 800994a:	f04f 0900 	mov.w	r9, #0
 800994e:	9304      	str	r3, [sp, #16]
 8009950:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009952:	9308      	str	r3, [sp, #32]
 8009954:	f8cd 901c 	str.w	r9, [sp, #28]
 8009958:	464f      	mov	r7, r9
 800995a:	220a      	movs	r2, #10
 800995c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800995e:	7806      	ldrb	r6, [r0, #0]
 8009960:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009964:	b2d9      	uxtb	r1, r3
 8009966:	2909      	cmp	r1, #9
 8009968:	d92a      	bls.n	80099c0 <_strtod_l+0x1b8>
 800996a:	9905      	ldr	r1, [sp, #20]
 800996c:	462a      	mov	r2, r5
 800996e:	f003 fbeb 	bl	800d148 <strncmp>
 8009972:	b398      	cbz	r0, 80099dc <_strtod_l+0x1d4>
 8009974:	2000      	movs	r0, #0
 8009976:	4632      	mov	r2, r6
 8009978:	463d      	mov	r5, r7
 800997a:	9005      	str	r0, [sp, #20]
 800997c:	4603      	mov	r3, r0
 800997e:	2a65      	cmp	r2, #101	; 0x65
 8009980:	d001      	beq.n	8009986 <_strtod_l+0x17e>
 8009982:	2a45      	cmp	r2, #69	; 0x45
 8009984:	d118      	bne.n	80099b8 <_strtod_l+0x1b0>
 8009986:	b91d      	cbnz	r5, 8009990 <_strtod_l+0x188>
 8009988:	9a04      	ldr	r2, [sp, #16]
 800998a:	4302      	orrs	r2, r0
 800998c:	d09e      	beq.n	80098cc <_strtod_l+0xc4>
 800998e:	2500      	movs	r5, #0
 8009990:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009994:	f108 0201 	add.w	r2, r8, #1
 8009998:	9217      	str	r2, [sp, #92]	; 0x5c
 800999a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800999e:	2a2b      	cmp	r2, #43	; 0x2b
 80099a0:	d075      	beq.n	8009a8e <_strtod_l+0x286>
 80099a2:	2a2d      	cmp	r2, #45	; 0x2d
 80099a4:	d07b      	beq.n	8009a9e <_strtod_l+0x296>
 80099a6:	f04f 0c00 	mov.w	ip, #0
 80099aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80099ae:	2909      	cmp	r1, #9
 80099b0:	f240 8082 	bls.w	8009ab8 <_strtod_l+0x2b0>
 80099b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80099b8:	2600      	movs	r6, #0
 80099ba:	e09d      	b.n	8009af8 <_strtod_l+0x2f0>
 80099bc:	2300      	movs	r3, #0
 80099be:	e7c4      	b.n	800994a <_strtod_l+0x142>
 80099c0:	2f08      	cmp	r7, #8
 80099c2:	bfd8      	it	le
 80099c4:	9907      	ldrle	r1, [sp, #28]
 80099c6:	f100 0001 	add.w	r0, r0, #1
 80099ca:	bfda      	itte	le
 80099cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80099d0:	9307      	strle	r3, [sp, #28]
 80099d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80099d6:	3701      	adds	r7, #1
 80099d8:	9017      	str	r0, [sp, #92]	; 0x5c
 80099da:	e7bf      	b.n	800995c <_strtod_l+0x154>
 80099dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099de:	195a      	adds	r2, r3, r5
 80099e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80099e2:	5d5a      	ldrb	r2, [r3, r5]
 80099e4:	2f00      	cmp	r7, #0
 80099e6:	d037      	beq.n	8009a58 <_strtod_l+0x250>
 80099e8:	9005      	str	r0, [sp, #20]
 80099ea:	463d      	mov	r5, r7
 80099ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80099f0:	2b09      	cmp	r3, #9
 80099f2:	d912      	bls.n	8009a1a <_strtod_l+0x212>
 80099f4:	2301      	movs	r3, #1
 80099f6:	e7c2      	b.n	800997e <_strtod_l+0x176>
 80099f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099fa:	1c5a      	adds	r2, r3, #1
 80099fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80099fe:	785a      	ldrb	r2, [r3, #1]
 8009a00:	3001      	adds	r0, #1
 8009a02:	2a30      	cmp	r2, #48	; 0x30
 8009a04:	d0f8      	beq.n	80099f8 <_strtod_l+0x1f0>
 8009a06:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009a0a:	2b08      	cmp	r3, #8
 8009a0c:	f200 84d9 	bhi.w	800a3c2 <_strtod_l+0xbba>
 8009a10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a12:	9005      	str	r0, [sp, #20]
 8009a14:	2000      	movs	r0, #0
 8009a16:	9308      	str	r3, [sp, #32]
 8009a18:	4605      	mov	r5, r0
 8009a1a:	3a30      	subs	r2, #48	; 0x30
 8009a1c:	f100 0301 	add.w	r3, r0, #1
 8009a20:	d014      	beq.n	8009a4c <_strtod_l+0x244>
 8009a22:	9905      	ldr	r1, [sp, #20]
 8009a24:	4419      	add	r1, r3
 8009a26:	9105      	str	r1, [sp, #20]
 8009a28:	462b      	mov	r3, r5
 8009a2a:	eb00 0e05 	add.w	lr, r0, r5
 8009a2e:	210a      	movs	r1, #10
 8009a30:	4573      	cmp	r3, lr
 8009a32:	d113      	bne.n	8009a5c <_strtod_l+0x254>
 8009a34:	182b      	adds	r3, r5, r0
 8009a36:	2b08      	cmp	r3, #8
 8009a38:	f105 0501 	add.w	r5, r5, #1
 8009a3c:	4405      	add	r5, r0
 8009a3e:	dc1c      	bgt.n	8009a7a <_strtod_l+0x272>
 8009a40:	9907      	ldr	r1, [sp, #28]
 8009a42:	230a      	movs	r3, #10
 8009a44:	fb03 2301 	mla	r3, r3, r1, r2
 8009a48:	9307      	str	r3, [sp, #28]
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a4e:	1c51      	adds	r1, r2, #1
 8009a50:	9117      	str	r1, [sp, #92]	; 0x5c
 8009a52:	7852      	ldrb	r2, [r2, #1]
 8009a54:	4618      	mov	r0, r3
 8009a56:	e7c9      	b.n	80099ec <_strtod_l+0x1e4>
 8009a58:	4638      	mov	r0, r7
 8009a5a:	e7d2      	b.n	8009a02 <_strtod_l+0x1fa>
 8009a5c:	2b08      	cmp	r3, #8
 8009a5e:	dc04      	bgt.n	8009a6a <_strtod_l+0x262>
 8009a60:	9e07      	ldr	r6, [sp, #28]
 8009a62:	434e      	muls	r6, r1
 8009a64:	9607      	str	r6, [sp, #28]
 8009a66:	3301      	adds	r3, #1
 8009a68:	e7e2      	b.n	8009a30 <_strtod_l+0x228>
 8009a6a:	f103 0c01 	add.w	ip, r3, #1
 8009a6e:	f1bc 0f10 	cmp.w	ip, #16
 8009a72:	bfd8      	it	le
 8009a74:	fb01 f909 	mulle.w	r9, r1, r9
 8009a78:	e7f5      	b.n	8009a66 <_strtod_l+0x25e>
 8009a7a:	2d10      	cmp	r5, #16
 8009a7c:	bfdc      	itt	le
 8009a7e:	230a      	movle	r3, #10
 8009a80:	fb03 2909 	mlale	r9, r3, r9, r2
 8009a84:	e7e1      	b.n	8009a4a <_strtod_l+0x242>
 8009a86:	2300      	movs	r3, #0
 8009a88:	9305      	str	r3, [sp, #20]
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	e77c      	b.n	8009988 <_strtod_l+0x180>
 8009a8e:	f04f 0c00 	mov.w	ip, #0
 8009a92:	f108 0202 	add.w	r2, r8, #2
 8009a96:	9217      	str	r2, [sp, #92]	; 0x5c
 8009a98:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009a9c:	e785      	b.n	80099aa <_strtod_l+0x1a2>
 8009a9e:	f04f 0c01 	mov.w	ip, #1
 8009aa2:	e7f6      	b.n	8009a92 <_strtod_l+0x28a>
 8009aa4:	0800e41c 	.word	0x0800e41c
 8009aa8:	0800e16c 	.word	0x0800e16c
 8009aac:	7ff00000 	.word	0x7ff00000
 8009ab0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009ab2:	1c51      	adds	r1, r2, #1
 8009ab4:	9117      	str	r1, [sp, #92]	; 0x5c
 8009ab6:	7852      	ldrb	r2, [r2, #1]
 8009ab8:	2a30      	cmp	r2, #48	; 0x30
 8009aba:	d0f9      	beq.n	8009ab0 <_strtod_l+0x2a8>
 8009abc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009ac0:	2908      	cmp	r1, #8
 8009ac2:	f63f af79 	bhi.w	80099b8 <_strtod_l+0x1b0>
 8009ac6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009aca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009acc:	9206      	str	r2, [sp, #24]
 8009ace:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009ad0:	1c51      	adds	r1, r2, #1
 8009ad2:	9117      	str	r1, [sp, #92]	; 0x5c
 8009ad4:	7852      	ldrb	r2, [r2, #1]
 8009ad6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009ada:	2e09      	cmp	r6, #9
 8009adc:	d937      	bls.n	8009b4e <_strtod_l+0x346>
 8009ade:	9e06      	ldr	r6, [sp, #24]
 8009ae0:	1b89      	subs	r1, r1, r6
 8009ae2:	2908      	cmp	r1, #8
 8009ae4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009ae8:	dc02      	bgt.n	8009af0 <_strtod_l+0x2e8>
 8009aea:	4576      	cmp	r6, lr
 8009aec:	bfa8      	it	ge
 8009aee:	4676      	movge	r6, lr
 8009af0:	f1bc 0f00 	cmp.w	ip, #0
 8009af4:	d000      	beq.n	8009af8 <_strtod_l+0x2f0>
 8009af6:	4276      	negs	r6, r6
 8009af8:	2d00      	cmp	r5, #0
 8009afa:	d14d      	bne.n	8009b98 <_strtod_l+0x390>
 8009afc:	9904      	ldr	r1, [sp, #16]
 8009afe:	4301      	orrs	r1, r0
 8009b00:	f47f aec6 	bne.w	8009890 <_strtod_l+0x88>
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	f47f aee1 	bne.w	80098cc <_strtod_l+0xc4>
 8009b0a:	2a69      	cmp	r2, #105	; 0x69
 8009b0c:	d027      	beq.n	8009b5e <_strtod_l+0x356>
 8009b0e:	dc24      	bgt.n	8009b5a <_strtod_l+0x352>
 8009b10:	2a49      	cmp	r2, #73	; 0x49
 8009b12:	d024      	beq.n	8009b5e <_strtod_l+0x356>
 8009b14:	2a4e      	cmp	r2, #78	; 0x4e
 8009b16:	f47f aed9 	bne.w	80098cc <_strtod_l+0xc4>
 8009b1a:	499f      	ldr	r1, [pc, #636]	; (8009d98 <_strtod_l+0x590>)
 8009b1c:	a817      	add	r0, sp, #92	; 0x5c
 8009b1e:	f002 f875 	bl	800bc0c <__match>
 8009b22:	2800      	cmp	r0, #0
 8009b24:	f43f aed2 	beq.w	80098cc <_strtod_l+0xc4>
 8009b28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	2b28      	cmp	r3, #40	; 0x28
 8009b2e:	d12d      	bne.n	8009b8c <_strtod_l+0x384>
 8009b30:	499a      	ldr	r1, [pc, #616]	; (8009d9c <_strtod_l+0x594>)
 8009b32:	aa1a      	add	r2, sp, #104	; 0x68
 8009b34:	a817      	add	r0, sp, #92	; 0x5c
 8009b36:	f002 f87d 	bl	800bc34 <__hexnan>
 8009b3a:	2805      	cmp	r0, #5
 8009b3c:	d126      	bne.n	8009b8c <_strtod_l+0x384>
 8009b3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b40:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009b44:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009b48:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009b4c:	e6a0      	b.n	8009890 <_strtod_l+0x88>
 8009b4e:	210a      	movs	r1, #10
 8009b50:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009b54:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009b58:	e7b9      	b.n	8009ace <_strtod_l+0x2c6>
 8009b5a:	2a6e      	cmp	r2, #110	; 0x6e
 8009b5c:	e7db      	b.n	8009b16 <_strtod_l+0x30e>
 8009b5e:	4990      	ldr	r1, [pc, #576]	; (8009da0 <_strtod_l+0x598>)
 8009b60:	a817      	add	r0, sp, #92	; 0x5c
 8009b62:	f002 f853 	bl	800bc0c <__match>
 8009b66:	2800      	cmp	r0, #0
 8009b68:	f43f aeb0 	beq.w	80098cc <_strtod_l+0xc4>
 8009b6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b6e:	498d      	ldr	r1, [pc, #564]	; (8009da4 <_strtod_l+0x59c>)
 8009b70:	3b01      	subs	r3, #1
 8009b72:	a817      	add	r0, sp, #92	; 0x5c
 8009b74:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b76:	f002 f849 	bl	800bc0c <__match>
 8009b7a:	b910      	cbnz	r0, 8009b82 <_strtod_l+0x37a>
 8009b7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b7e:	3301      	adds	r3, #1
 8009b80:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b82:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009db4 <_strtod_l+0x5ac>
 8009b86:	f04f 0a00 	mov.w	sl, #0
 8009b8a:	e681      	b.n	8009890 <_strtod_l+0x88>
 8009b8c:	4886      	ldr	r0, [pc, #536]	; (8009da8 <_strtod_l+0x5a0>)
 8009b8e:	f003 fa9b 	bl	800d0c8 <nan>
 8009b92:	ec5b ab10 	vmov	sl, fp, d0
 8009b96:	e67b      	b.n	8009890 <_strtod_l+0x88>
 8009b98:	9b05      	ldr	r3, [sp, #20]
 8009b9a:	9807      	ldr	r0, [sp, #28]
 8009b9c:	1af3      	subs	r3, r6, r3
 8009b9e:	2f00      	cmp	r7, #0
 8009ba0:	bf08      	it	eq
 8009ba2:	462f      	moveq	r7, r5
 8009ba4:	2d10      	cmp	r5, #16
 8009ba6:	9306      	str	r3, [sp, #24]
 8009ba8:	46a8      	mov	r8, r5
 8009baa:	bfa8      	it	ge
 8009bac:	f04f 0810 	movge.w	r8, #16
 8009bb0:	f7f6 fcb8 	bl	8000524 <__aeabi_ui2d>
 8009bb4:	2d09      	cmp	r5, #9
 8009bb6:	4682      	mov	sl, r0
 8009bb8:	468b      	mov	fp, r1
 8009bba:	dd13      	ble.n	8009be4 <_strtod_l+0x3dc>
 8009bbc:	4b7b      	ldr	r3, [pc, #492]	; (8009dac <_strtod_l+0x5a4>)
 8009bbe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009bc2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009bc6:	f7f6 fd27 	bl	8000618 <__aeabi_dmul>
 8009bca:	4682      	mov	sl, r0
 8009bcc:	4648      	mov	r0, r9
 8009bce:	468b      	mov	fp, r1
 8009bd0:	f7f6 fca8 	bl	8000524 <__aeabi_ui2d>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	4650      	mov	r0, sl
 8009bda:	4659      	mov	r1, fp
 8009bdc:	f7f6 fb66 	bl	80002ac <__adddf3>
 8009be0:	4682      	mov	sl, r0
 8009be2:	468b      	mov	fp, r1
 8009be4:	2d0f      	cmp	r5, #15
 8009be6:	dc38      	bgt.n	8009c5a <_strtod_l+0x452>
 8009be8:	9b06      	ldr	r3, [sp, #24]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	f43f ae50 	beq.w	8009890 <_strtod_l+0x88>
 8009bf0:	dd24      	ble.n	8009c3c <_strtod_l+0x434>
 8009bf2:	2b16      	cmp	r3, #22
 8009bf4:	dc0b      	bgt.n	8009c0e <_strtod_l+0x406>
 8009bf6:	496d      	ldr	r1, [pc, #436]	; (8009dac <_strtod_l+0x5a4>)
 8009bf8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009bfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c00:	4652      	mov	r2, sl
 8009c02:	465b      	mov	r3, fp
 8009c04:	f7f6 fd08 	bl	8000618 <__aeabi_dmul>
 8009c08:	4682      	mov	sl, r0
 8009c0a:	468b      	mov	fp, r1
 8009c0c:	e640      	b.n	8009890 <_strtod_l+0x88>
 8009c0e:	9a06      	ldr	r2, [sp, #24]
 8009c10:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009c14:	4293      	cmp	r3, r2
 8009c16:	db20      	blt.n	8009c5a <_strtod_l+0x452>
 8009c18:	4c64      	ldr	r4, [pc, #400]	; (8009dac <_strtod_l+0x5a4>)
 8009c1a:	f1c5 050f 	rsb	r5, r5, #15
 8009c1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009c22:	4652      	mov	r2, sl
 8009c24:	465b      	mov	r3, fp
 8009c26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c2a:	f7f6 fcf5 	bl	8000618 <__aeabi_dmul>
 8009c2e:	9b06      	ldr	r3, [sp, #24]
 8009c30:	1b5d      	subs	r5, r3, r5
 8009c32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009c36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009c3a:	e7e3      	b.n	8009c04 <_strtod_l+0x3fc>
 8009c3c:	9b06      	ldr	r3, [sp, #24]
 8009c3e:	3316      	adds	r3, #22
 8009c40:	db0b      	blt.n	8009c5a <_strtod_l+0x452>
 8009c42:	9b05      	ldr	r3, [sp, #20]
 8009c44:	1b9e      	subs	r6, r3, r6
 8009c46:	4b59      	ldr	r3, [pc, #356]	; (8009dac <_strtod_l+0x5a4>)
 8009c48:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009c4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c50:	4650      	mov	r0, sl
 8009c52:	4659      	mov	r1, fp
 8009c54:	f7f6 fe0a 	bl	800086c <__aeabi_ddiv>
 8009c58:	e7d6      	b.n	8009c08 <_strtod_l+0x400>
 8009c5a:	9b06      	ldr	r3, [sp, #24]
 8009c5c:	eba5 0808 	sub.w	r8, r5, r8
 8009c60:	4498      	add	r8, r3
 8009c62:	f1b8 0f00 	cmp.w	r8, #0
 8009c66:	dd74      	ble.n	8009d52 <_strtod_l+0x54a>
 8009c68:	f018 030f 	ands.w	r3, r8, #15
 8009c6c:	d00a      	beq.n	8009c84 <_strtod_l+0x47c>
 8009c6e:	494f      	ldr	r1, [pc, #316]	; (8009dac <_strtod_l+0x5a4>)
 8009c70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c74:	4652      	mov	r2, sl
 8009c76:	465b      	mov	r3, fp
 8009c78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c7c:	f7f6 fccc 	bl	8000618 <__aeabi_dmul>
 8009c80:	4682      	mov	sl, r0
 8009c82:	468b      	mov	fp, r1
 8009c84:	f038 080f 	bics.w	r8, r8, #15
 8009c88:	d04f      	beq.n	8009d2a <_strtod_l+0x522>
 8009c8a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009c8e:	dd22      	ble.n	8009cd6 <_strtod_l+0x4ce>
 8009c90:	2500      	movs	r5, #0
 8009c92:	462e      	mov	r6, r5
 8009c94:	9507      	str	r5, [sp, #28]
 8009c96:	9505      	str	r5, [sp, #20]
 8009c98:	2322      	movs	r3, #34	; 0x22
 8009c9a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009db4 <_strtod_l+0x5ac>
 8009c9e:	6023      	str	r3, [r4, #0]
 8009ca0:	f04f 0a00 	mov.w	sl, #0
 8009ca4:	9b07      	ldr	r3, [sp, #28]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	f43f adf2 	beq.w	8009890 <_strtod_l+0x88>
 8009cac:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f002 f8e2 	bl	800be78 <_Bfree>
 8009cb4:	9905      	ldr	r1, [sp, #20]
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f002 f8de 	bl	800be78 <_Bfree>
 8009cbc:	4631      	mov	r1, r6
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f002 f8da 	bl	800be78 <_Bfree>
 8009cc4:	9907      	ldr	r1, [sp, #28]
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	f002 f8d6 	bl	800be78 <_Bfree>
 8009ccc:	4629      	mov	r1, r5
 8009cce:	4620      	mov	r0, r4
 8009cd0:	f002 f8d2 	bl	800be78 <_Bfree>
 8009cd4:	e5dc      	b.n	8009890 <_strtod_l+0x88>
 8009cd6:	4b36      	ldr	r3, [pc, #216]	; (8009db0 <_strtod_l+0x5a8>)
 8009cd8:	9304      	str	r3, [sp, #16]
 8009cda:	2300      	movs	r3, #0
 8009cdc:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009ce0:	4650      	mov	r0, sl
 8009ce2:	4659      	mov	r1, fp
 8009ce4:	4699      	mov	r9, r3
 8009ce6:	f1b8 0f01 	cmp.w	r8, #1
 8009cea:	dc21      	bgt.n	8009d30 <_strtod_l+0x528>
 8009cec:	b10b      	cbz	r3, 8009cf2 <_strtod_l+0x4ea>
 8009cee:	4682      	mov	sl, r0
 8009cf0:	468b      	mov	fp, r1
 8009cf2:	4b2f      	ldr	r3, [pc, #188]	; (8009db0 <_strtod_l+0x5a8>)
 8009cf4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009cf8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009cfc:	4652      	mov	r2, sl
 8009cfe:	465b      	mov	r3, fp
 8009d00:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009d04:	f7f6 fc88 	bl	8000618 <__aeabi_dmul>
 8009d08:	4b2a      	ldr	r3, [pc, #168]	; (8009db4 <_strtod_l+0x5ac>)
 8009d0a:	460a      	mov	r2, r1
 8009d0c:	400b      	ands	r3, r1
 8009d0e:	492a      	ldr	r1, [pc, #168]	; (8009db8 <_strtod_l+0x5b0>)
 8009d10:	428b      	cmp	r3, r1
 8009d12:	4682      	mov	sl, r0
 8009d14:	d8bc      	bhi.n	8009c90 <_strtod_l+0x488>
 8009d16:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009d1a:	428b      	cmp	r3, r1
 8009d1c:	bf86      	itte	hi
 8009d1e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009dbc <_strtod_l+0x5b4>
 8009d22:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d26:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	9304      	str	r3, [sp, #16]
 8009d2e:	e084      	b.n	8009e3a <_strtod_l+0x632>
 8009d30:	f018 0f01 	tst.w	r8, #1
 8009d34:	d005      	beq.n	8009d42 <_strtod_l+0x53a>
 8009d36:	9b04      	ldr	r3, [sp, #16]
 8009d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3c:	f7f6 fc6c 	bl	8000618 <__aeabi_dmul>
 8009d40:	2301      	movs	r3, #1
 8009d42:	9a04      	ldr	r2, [sp, #16]
 8009d44:	3208      	adds	r2, #8
 8009d46:	f109 0901 	add.w	r9, r9, #1
 8009d4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009d4e:	9204      	str	r2, [sp, #16]
 8009d50:	e7c9      	b.n	8009ce6 <_strtod_l+0x4de>
 8009d52:	d0ea      	beq.n	8009d2a <_strtod_l+0x522>
 8009d54:	f1c8 0800 	rsb	r8, r8, #0
 8009d58:	f018 020f 	ands.w	r2, r8, #15
 8009d5c:	d00a      	beq.n	8009d74 <_strtod_l+0x56c>
 8009d5e:	4b13      	ldr	r3, [pc, #76]	; (8009dac <_strtod_l+0x5a4>)
 8009d60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d64:	4650      	mov	r0, sl
 8009d66:	4659      	mov	r1, fp
 8009d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d6c:	f7f6 fd7e 	bl	800086c <__aeabi_ddiv>
 8009d70:	4682      	mov	sl, r0
 8009d72:	468b      	mov	fp, r1
 8009d74:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009d78:	d0d7      	beq.n	8009d2a <_strtod_l+0x522>
 8009d7a:	f1b8 0f1f 	cmp.w	r8, #31
 8009d7e:	dd1f      	ble.n	8009dc0 <_strtod_l+0x5b8>
 8009d80:	2500      	movs	r5, #0
 8009d82:	462e      	mov	r6, r5
 8009d84:	9507      	str	r5, [sp, #28]
 8009d86:	9505      	str	r5, [sp, #20]
 8009d88:	2322      	movs	r3, #34	; 0x22
 8009d8a:	f04f 0a00 	mov.w	sl, #0
 8009d8e:	f04f 0b00 	mov.w	fp, #0
 8009d92:	6023      	str	r3, [r4, #0]
 8009d94:	e786      	b.n	8009ca4 <_strtod_l+0x49c>
 8009d96:	bf00      	nop
 8009d98:	0800daa9 	.word	0x0800daa9
 8009d9c:	0800e180 	.word	0x0800e180
 8009da0:	0800daa1 	.word	0x0800daa1
 8009da4:	0800e2c4 	.word	0x0800e2c4
 8009da8:	0800e5f3 	.word	0x0800e5f3
 8009dac:	0800e4b8 	.word	0x0800e4b8
 8009db0:	0800e490 	.word	0x0800e490
 8009db4:	7ff00000 	.word	0x7ff00000
 8009db8:	7ca00000 	.word	0x7ca00000
 8009dbc:	7fefffff 	.word	0x7fefffff
 8009dc0:	f018 0310 	ands.w	r3, r8, #16
 8009dc4:	bf18      	it	ne
 8009dc6:	236a      	movne	r3, #106	; 0x6a
 8009dc8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a178 <_strtod_l+0x970>
 8009dcc:	9304      	str	r3, [sp, #16]
 8009dce:	4650      	mov	r0, sl
 8009dd0:	4659      	mov	r1, fp
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	f018 0f01 	tst.w	r8, #1
 8009dd8:	d004      	beq.n	8009de4 <_strtod_l+0x5dc>
 8009dda:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009dde:	f7f6 fc1b 	bl	8000618 <__aeabi_dmul>
 8009de2:	2301      	movs	r3, #1
 8009de4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009de8:	f109 0908 	add.w	r9, r9, #8
 8009dec:	d1f2      	bne.n	8009dd4 <_strtod_l+0x5cc>
 8009dee:	b10b      	cbz	r3, 8009df4 <_strtod_l+0x5ec>
 8009df0:	4682      	mov	sl, r0
 8009df2:	468b      	mov	fp, r1
 8009df4:	9b04      	ldr	r3, [sp, #16]
 8009df6:	b1c3      	cbz	r3, 8009e2a <_strtod_l+0x622>
 8009df8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009dfc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	4659      	mov	r1, fp
 8009e04:	dd11      	ble.n	8009e2a <_strtod_l+0x622>
 8009e06:	2b1f      	cmp	r3, #31
 8009e08:	f340 8124 	ble.w	800a054 <_strtod_l+0x84c>
 8009e0c:	2b34      	cmp	r3, #52	; 0x34
 8009e0e:	bfde      	ittt	le
 8009e10:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009e14:	f04f 33ff 	movle.w	r3, #4294967295
 8009e18:	fa03 f202 	lslle.w	r2, r3, r2
 8009e1c:	f04f 0a00 	mov.w	sl, #0
 8009e20:	bfcc      	ite	gt
 8009e22:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009e26:	ea02 0b01 	andle.w	fp, r2, r1
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	4650      	mov	r0, sl
 8009e30:	4659      	mov	r1, fp
 8009e32:	f7f6 fe59 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e36:	2800      	cmp	r0, #0
 8009e38:	d1a2      	bne.n	8009d80 <_strtod_l+0x578>
 8009e3a:	9b07      	ldr	r3, [sp, #28]
 8009e3c:	9300      	str	r3, [sp, #0]
 8009e3e:	9908      	ldr	r1, [sp, #32]
 8009e40:	462b      	mov	r3, r5
 8009e42:	463a      	mov	r2, r7
 8009e44:	4620      	mov	r0, r4
 8009e46:	f002 f87f 	bl	800bf48 <__s2b>
 8009e4a:	9007      	str	r0, [sp, #28]
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	f43f af1f 	beq.w	8009c90 <_strtod_l+0x488>
 8009e52:	9b05      	ldr	r3, [sp, #20]
 8009e54:	1b9e      	subs	r6, r3, r6
 8009e56:	9b06      	ldr	r3, [sp, #24]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	bfb4      	ite	lt
 8009e5c:	4633      	movlt	r3, r6
 8009e5e:	2300      	movge	r3, #0
 8009e60:	930c      	str	r3, [sp, #48]	; 0x30
 8009e62:	9b06      	ldr	r3, [sp, #24]
 8009e64:	2500      	movs	r5, #0
 8009e66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009e6a:	9312      	str	r3, [sp, #72]	; 0x48
 8009e6c:	462e      	mov	r6, r5
 8009e6e:	9b07      	ldr	r3, [sp, #28]
 8009e70:	4620      	mov	r0, r4
 8009e72:	6859      	ldr	r1, [r3, #4]
 8009e74:	f001 ffc0 	bl	800bdf8 <_Balloc>
 8009e78:	9005      	str	r0, [sp, #20]
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	f43f af0c 	beq.w	8009c98 <_strtod_l+0x490>
 8009e80:	9b07      	ldr	r3, [sp, #28]
 8009e82:	691a      	ldr	r2, [r3, #16]
 8009e84:	3202      	adds	r2, #2
 8009e86:	f103 010c 	add.w	r1, r3, #12
 8009e8a:	0092      	lsls	r2, r2, #2
 8009e8c:	300c      	adds	r0, #12
 8009e8e:	f001 ff99 	bl	800bdc4 <memcpy>
 8009e92:	ec4b ab10 	vmov	d0, sl, fp
 8009e96:	aa1a      	add	r2, sp, #104	; 0x68
 8009e98:	a919      	add	r1, sp, #100	; 0x64
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f002 fb9a 	bl	800c5d4 <__d2b>
 8009ea0:	ec4b ab18 	vmov	d8, sl, fp
 8009ea4:	9018      	str	r0, [sp, #96]	; 0x60
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	f43f aef6 	beq.w	8009c98 <_strtod_l+0x490>
 8009eac:	2101      	movs	r1, #1
 8009eae:	4620      	mov	r0, r4
 8009eb0:	f002 f8e4 	bl	800c07c <__i2b>
 8009eb4:	4606      	mov	r6, r0
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	f43f aeee 	beq.w	8009c98 <_strtod_l+0x490>
 8009ebc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009ebe:	9904      	ldr	r1, [sp, #16]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	bfab      	itete	ge
 8009ec4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009ec6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009ec8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009eca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009ece:	bfac      	ite	ge
 8009ed0:	eb03 0902 	addge.w	r9, r3, r2
 8009ed4:	1ad7      	sublt	r7, r2, r3
 8009ed6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009ed8:	eba3 0801 	sub.w	r8, r3, r1
 8009edc:	4490      	add	r8, r2
 8009ede:	4ba1      	ldr	r3, [pc, #644]	; (800a164 <_strtod_l+0x95c>)
 8009ee0:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ee4:	4598      	cmp	r8, r3
 8009ee6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009eea:	f280 80c7 	bge.w	800a07c <_strtod_l+0x874>
 8009eee:	eba3 0308 	sub.w	r3, r3, r8
 8009ef2:	2b1f      	cmp	r3, #31
 8009ef4:	eba2 0203 	sub.w	r2, r2, r3
 8009ef8:	f04f 0101 	mov.w	r1, #1
 8009efc:	f300 80b1 	bgt.w	800a062 <_strtod_l+0x85a>
 8009f00:	fa01 f303 	lsl.w	r3, r1, r3
 8009f04:	930d      	str	r3, [sp, #52]	; 0x34
 8009f06:	2300      	movs	r3, #0
 8009f08:	9308      	str	r3, [sp, #32]
 8009f0a:	eb09 0802 	add.w	r8, r9, r2
 8009f0e:	9b04      	ldr	r3, [sp, #16]
 8009f10:	45c1      	cmp	r9, r8
 8009f12:	4417      	add	r7, r2
 8009f14:	441f      	add	r7, r3
 8009f16:	464b      	mov	r3, r9
 8009f18:	bfa8      	it	ge
 8009f1a:	4643      	movge	r3, r8
 8009f1c:	42bb      	cmp	r3, r7
 8009f1e:	bfa8      	it	ge
 8009f20:	463b      	movge	r3, r7
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	bfc2      	ittt	gt
 8009f26:	eba8 0803 	subgt.w	r8, r8, r3
 8009f2a:	1aff      	subgt	r7, r7, r3
 8009f2c:	eba9 0903 	subgt.w	r9, r9, r3
 8009f30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	dd17      	ble.n	8009f66 <_strtod_l+0x75e>
 8009f36:	4631      	mov	r1, r6
 8009f38:	461a      	mov	r2, r3
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f002 f95e 	bl	800c1fc <__pow5mult>
 8009f40:	4606      	mov	r6, r0
 8009f42:	2800      	cmp	r0, #0
 8009f44:	f43f aea8 	beq.w	8009c98 <_strtod_l+0x490>
 8009f48:	4601      	mov	r1, r0
 8009f4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	f002 f8ab 	bl	800c0a8 <__multiply>
 8009f52:	900b      	str	r0, [sp, #44]	; 0x2c
 8009f54:	2800      	cmp	r0, #0
 8009f56:	f43f ae9f 	beq.w	8009c98 <_strtod_l+0x490>
 8009f5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f001 ff8b 	bl	800be78 <_Bfree>
 8009f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f64:	9318      	str	r3, [sp, #96]	; 0x60
 8009f66:	f1b8 0f00 	cmp.w	r8, #0
 8009f6a:	f300 808c 	bgt.w	800a086 <_strtod_l+0x87e>
 8009f6e:	9b06      	ldr	r3, [sp, #24]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	dd08      	ble.n	8009f86 <_strtod_l+0x77e>
 8009f74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f76:	9905      	ldr	r1, [sp, #20]
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f002 f93f 	bl	800c1fc <__pow5mult>
 8009f7e:	9005      	str	r0, [sp, #20]
 8009f80:	2800      	cmp	r0, #0
 8009f82:	f43f ae89 	beq.w	8009c98 <_strtod_l+0x490>
 8009f86:	2f00      	cmp	r7, #0
 8009f88:	dd08      	ble.n	8009f9c <_strtod_l+0x794>
 8009f8a:	9905      	ldr	r1, [sp, #20]
 8009f8c:	463a      	mov	r2, r7
 8009f8e:	4620      	mov	r0, r4
 8009f90:	f002 f98e 	bl	800c2b0 <__lshift>
 8009f94:	9005      	str	r0, [sp, #20]
 8009f96:	2800      	cmp	r0, #0
 8009f98:	f43f ae7e 	beq.w	8009c98 <_strtod_l+0x490>
 8009f9c:	f1b9 0f00 	cmp.w	r9, #0
 8009fa0:	dd08      	ble.n	8009fb4 <_strtod_l+0x7ac>
 8009fa2:	4631      	mov	r1, r6
 8009fa4:	464a      	mov	r2, r9
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	f002 f982 	bl	800c2b0 <__lshift>
 8009fac:	4606      	mov	r6, r0
 8009fae:	2800      	cmp	r0, #0
 8009fb0:	f43f ae72 	beq.w	8009c98 <_strtod_l+0x490>
 8009fb4:	9a05      	ldr	r2, [sp, #20]
 8009fb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fb8:	4620      	mov	r0, r4
 8009fba:	f002 fa05 	bl	800c3c8 <__mdiff>
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	2800      	cmp	r0, #0
 8009fc2:	f43f ae69 	beq.w	8009c98 <_strtod_l+0x490>
 8009fc6:	68c3      	ldr	r3, [r0, #12]
 8009fc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fca:	2300      	movs	r3, #0
 8009fcc:	60c3      	str	r3, [r0, #12]
 8009fce:	4631      	mov	r1, r6
 8009fd0:	f002 f9de 	bl	800c390 <__mcmp>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	da60      	bge.n	800a09a <_strtod_l+0x892>
 8009fd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fda:	ea53 030a 	orrs.w	r3, r3, sl
 8009fde:	f040 8082 	bne.w	800a0e6 <_strtod_l+0x8de>
 8009fe2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d17d      	bne.n	800a0e6 <_strtod_l+0x8de>
 8009fea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009fee:	0d1b      	lsrs	r3, r3, #20
 8009ff0:	051b      	lsls	r3, r3, #20
 8009ff2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009ff6:	d976      	bls.n	800a0e6 <_strtod_l+0x8de>
 8009ff8:	696b      	ldr	r3, [r5, #20]
 8009ffa:	b913      	cbnz	r3, 800a002 <_strtod_l+0x7fa>
 8009ffc:	692b      	ldr	r3, [r5, #16]
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	dd71      	ble.n	800a0e6 <_strtod_l+0x8de>
 800a002:	4629      	mov	r1, r5
 800a004:	2201      	movs	r2, #1
 800a006:	4620      	mov	r0, r4
 800a008:	f002 f952 	bl	800c2b0 <__lshift>
 800a00c:	4631      	mov	r1, r6
 800a00e:	4605      	mov	r5, r0
 800a010:	f002 f9be 	bl	800c390 <__mcmp>
 800a014:	2800      	cmp	r0, #0
 800a016:	dd66      	ble.n	800a0e6 <_strtod_l+0x8de>
 800a018:	9904      	ldr	r1, [sp, #16]
 800a01a:	4a53      	ldr	r2, [pc, #332]	; (800a168 <_strtod_l+0x960>)
 800a01c:	465b      	mov	r3, fp
 800a01e:	2900      	cmp	r1, #0
 800a020:	f000 8081 	beq.w	800a126 <_strtod_l+0x91e>
 800a024:	ea02 010b 	and.w	r1, r2, fp
 800a028:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a02c:	dc7b      	bgt.n	800a126 <_strtod_l+0x91e>
 800a02e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a032:	f77f aea9 	ble.w	8009d88 <_strtod_l+0x580>
 800a036:	4b4d      	ldr	r3, [pc, #308]	; (800a16c <_strtod_l+0x964>)
 800a038:	4650      	mov	r0, sl
 800a03a:	4659      	mov	r1, fp
 800a03c:	2200      	movs	r2, #0
 800a03e:	f7f6 faeb 	bl	8000618 <__aeabi_dmul>
 800a042:	460b      	mov	r3, r1
 800a044:	4303      	orrs	r3, r0
 800a046:	bf08      	it	eq
 800a048:	2322      	moveq	r3, #34	; 0x22
 800a04a:	4682      	mov	sl, r0
 800a04c:	468b      	mov	fp, r1
 800a04e:	bf08      	it	eq
 800a050:	6023      	streq	r3, [r4, #0]
 800a052:	e62b      	b.n	8009cac <_strtod_l+0x4a4>
 800a054:	f04f 32ff 	mov.w	r2, #4294967295
 800a058:	fa02 f303 	lsl.w	r3, r2, r3
 800a05c:	ea03 0a0a 	and.w	sl, r3, sl
 800a060:	e6e3      	b.n	8009e2a <_strtod_l+0x622>
 800a062:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a066:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a06a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a06e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a072:	fa01 f308 	lsl.w	r3, r1, r8
 800a076:	9308      	str	r3, [sp, #32]
 800a078:	910d      	str	r1, [sp, #52]	; 0x34
 800a07a:	e746      	b.n	8009f0a <_strtod_l+0x702>
 800a07c:	2300      	movs	r3, #0
 800a07e:	9308      	str	r3, [sp, #32]
 800a080:	2301      	movs	r3, #1
 800a082:	930d      	str	r3, [sp, #52]	; 0x34
 800a084:	e741      	b.n	8009f0a <_strtod_l+0x702>
 800a086:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a088:	4642      	mov	r2, r8
 800a08a:	4620      	mov	r0, r4
 800a08c:	f002 f910 	bl	800c2b0 <__lshift>
 800a090:	9018      	str	r0, [sp, #96]	; 0x60
 800a092:	2800      	cmp	r0, #0
 800a094:	f47f af6b 	bne.w	8009f6e <_strtod_l+0x766>
 800a098:	e5fe      	b.n	8009c98 <_strtod_l+0x490>
 800a09a:	465f      	mov	r7, fp
 800a09c:	d16e      	bne.n	800a17c <_strtod_l+0x974>
 800a09e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a0a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0a4:	b342      	cbz	r2, 800a0f8 <_strtod_l+0x8f0>
 800a0a6:	4a32      	ldr	r2, [pc, #200]	; (800a170 <_strtod_l+0x968>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d128      	bne.n	800a0fe <_strtod_l+0x8f6>
 800a0ac:	9b04      	ldr	r3, [sp, #16]
 800a0ae:	4651      	mov	r1, sl
 800a0b0:	b1eb      	cbz	r3, 800a0ee <_strtod_l+0x8e6>
 800a0b2:	4b2d      	ldr	r3, [pc, #180]	; (800a168 <_strtod_l+0x960>)
 800a0b4:	403b      	ands	r3, r7
 800a0b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a0ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a0be:	d819      	bhi.n	800a0f4 <_strtod_l+0x8ec>
 800a0c0:	0d1b      	lsrs	r3, r3, #20
 800a0c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a0c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ca:	4299      	cmp	r1, r3
 800a0cc:	d117      	bne.n	800a0fe <_strtod_l+0x8f6>
 800a0ce:	4b29      	ldr	r3, [pc, #164]	; (800a174 <_strtod_l+0x96c>)
 800a0d0:	429f      	cmp	r7, r3
 800a0d2:	d102      	bne.n	800a0da <_strtod_l+0x8d2>
 800a0d4:	3101      	adds	r1, #1
 800a0d6:	f43f addf 	beq.w	8009c98 <_strtod_l+0x490>
 800a0da:	4b23      	ldr	r3, [pc, #140]	; (800a168 <_strtod_l+0x960>)
 800a0dc:	403b      	ands	r3, r7
 800a0de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a0e2:	f04f 0a00 	mov.w	sl, #0
 800a0e6:	9b04      	ldr	r3, [sp, #16]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1a4      	bne.n	800a036 <_strtod_l+0x82e>
 800a0ec:	e5de      	b.n	8009cac <_strtod_l+0x4a4>
 800a0ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a0f2:	e7ea      	b.n	800a0ca <_strtod_l+0x8c2>
 800a0f4:	4613      	mov	r3, r2
 800a0f6:	e7e8      	b.n	800a0ca <_strtod_l+0x8c2>
 800a0f8:	ea53 030a 	orrs.w	r3, r3, sl
 800a0fc:	d08c      	beq.n	800a018 <_strtod_l+0x810>
 800a0fe:	9b08      	ldr	r3, [sp, #32]
 800a100:	b1db      	cbz	r3, 800a13a <_strtod_l+0x932>
 800a102:	423b      	tst	r3, r7
 800a104:	d0ef      	beq.n	800a0e6 <_strtod_l+0x8de>
 800a106:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a108:	9a04      	ldr	r2, [sp, #16]
 800a10a:	4650      	mov	r0, sl
 800a10c:	4659      	mov	r1, fp
 800a10e:	b1c3      	cbz	r3, 800a142 <_strtod_l+0x93a>
 800a110:	f7ff fb5e 	bl	80097d0 <sulp>
 800a114:	4602      	mov	r2, r0
 800a116:	460b      	mov	r3, r1
 800a118:	ec51 0b18 	vmov	r0, r1, d8
 800a11c:	f7f6 f8c6 	bl	80002ac <__adddf3>
 800a120:	4682      	mov	sl, r0
 800a122:	468b      	mov	fp, r1
 800a124:	e7df      	b.n	800a0e6 <_strtod_l+0x8de>
 800a126:	4013      	ands	r3, r2
 800a128:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a12c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a130:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a134:	f04f 3aff 	mov.w	sl, #4294967295
 800a138:	e7d5      	b.n	800a0e6 <_strtod_l+0x8de>
 800a13a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a13c:	ea13 0f0a 	tst.w	r3, sl
 800a140:	e7e0      	b.n	800a104 <_strtod_l+0x8fc>
 800a142:	f7ff fb45 	bl	80097d0 <sulp>
 800a146:	4602      	mov	r2, r0
 800a148:	460b      	mov	r3, r1
 800a14a:	ec51 0b18 	vmov	r0, r1, d8
 800a14e:	f7f6 f8ab 	bl	80002a8 <__aeabi_dsub>
 800a152:	2200      	movs	r2, #0
 800a154:	2300      	movs	r3, #0
 800a156:	4682      	mov	sl, r0
 800a158:	468b      	mov	fp, r1
 800a15a:	f7f6 fcc5 	bl	8000ae8 <__aeabi_dcmpeq>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d0c1      	beq.n	800a0e6 <_strtod_l+0x8de>
 800a162:	e611      	b.n	8009d88 <_strtod_l+0x580>
 800a164:	fffffc02 	.word	0xfffffc02
 800a168:	7ff00000 	.word	0x7ff00000
 800a16c:	39500000 	.word	0x39500000
 800a170:	000fffff 	.word	0x000fffff
 800a174:	7fefffff 	.word	0x7fefffff
 800a178:	0800e198 	.word	0x0800e198
 800a17c:	4631      	mov	r1, r6
 800a17e:	4628      	mov	r0, r5
 800a180:	f002 fa84 	bl	800c68c <__ratio>
 800a184:	ec59 8b10 	vmov	r8, r9, d0
 800a188:	ee10 0a10 	vmov	r0, s0
 800a18c:	2200      	movs	r2, #0
 800a18e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a192:	4649      	mov	r1, r9
 800a194:	f7f6 fcbc 	bl	8000b10 <__aeabi_dcmple>
 800a198:	2800      	cmp	r0, #0
 800a19a:	d07a      	beq.n	800a292 <_strtod_l+0xa8a>
 800a19c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d04a      	beq.n	800a238 <_strtod_l+0xa30>
 800a1a2:	4b95      	ldr	r3, [pc, #596]	; (800a3f8 <_strtod_l+0xbf0>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a1aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a3f8 <_strtod_l+0xbf0>
 800a1ae:	f04f 0800 	mov.w	r8, #0
 800a1b2:	4b92      	ldr	r3, [pc, #584]	; (800a3fc <_strtod_l+0xbf4>)
 800a1b4:	403b      	ands	r3, r7
 800a1b6:	930d      	str	r3, [sp, #52]	; 0x34
 800a1b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1ba:	4b91      	ldr	r3, [pc, #580]	; (800a400 <_strtod_l+0xbf8>)
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	f040 80b0 	bne.w	800a322 <_strtod_l+0xb1a>
 800a1c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a1c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a1ca:	ec4b ab10 	vmov	d0, sl, fp
 800a1ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a1d2:	f002 f983 	bl	800c4dc <__ulp>
 800a1d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a1da:	ec53 2b10 	vmov	r2, r3, d0
 800a1de:	f7f6 fa1b 	bl	8000618 <__aeabi_dmul>
 800a1e2:	4652      	mov	r2, sl
 800a1e4:	465b      	mov	r3, fp
 800a1e6:	f7f6 f861 	bl	80002ac <__adddf3>
 800a1ea:	460b      	mov	r3, r1
 800a1ec:	4983      	ldr	r1, [pc, #524]	; (800a3fc <_strtod_l+0xbf4>)
 800a1ee:	4a85      	ldr	r2, [pc, #532]	; (800a404 <_strtod_l+0xbfc>)
 800a1f0:	4019      	ands	r1, r3
 800a1f2:	4291      	cmp	r1, r2
 800a1f4:	4682      	mov	sl, r0
 800a1f6:	d960      	bls.n	800a2ba <_strtod_l+0xab2>
 800a1f8:	ee18 3a90 	vmov	r3, s17
 800a1fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a200:	4293      	cmp	r3, r2
 800a202:	d104      	bne.n	800a20e <_strtod_l+0xa06>
 800a204:	ee18 3a10 	vmov	r3, s16
 800a208:	3301      	adds	r3, #1
 800a20a:	f43f ad45 	beq.w	8009c98 <_strtod_l+0x490>
 800a20e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a410 <_strtod_l+0xc08>
 800a212:	f04f 3aff 	mov.w	sl, #4294967295
 800a216:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a218:	4620      	mov	r0, r4
 800a21a:	f001 fe2d 	bl	800be78 <_Bfree>
 800a21e:	9905      	ldr	r1, [sp, #20]
 800a220:	4620      	mov	r0, r4
 800a222:	f001 fe29 	bl	800be78 <_Bfree>
 800a226:	4631      	mov	r1, r6
 800a228:	4620      	mov	r0, r4
 800a22a:	f001 fe25 	bl	800be78 <_Bfree>
 800a22e:	4629      	mov	r1, r5
 800a230:	4620      	mov	r0, r4
 800a232:	f001 fe21 	bl	800be78 <_Bfree>
 800a236:	e61a      	b.n	8009e6e <_strtod_l+0x666>
 800a238:	f1ba 0f00 	cmp.w	sl, #0
 800a23c:	d11b      	bne.n	800a276 <_strtod_l+0xa6e>
 800a23e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a242:	b9f3      	cbnz	r3, 800a282 <_strtod_l+0xa7a>
 800a244:	4b6c      	ldr	r3, [pc, #432]	; (800a3f8 <_strtod_l+0xbf0>)
 800a246:	2200      	movs	r2, #0
 800a248:	4640      	mov	r0, r8
 800a24a:	4649      	mov	r1, r9
 800a24c:	f7f6 fc56 	bl	8000afc <__aeabi_dcmplt>
 800a250:	b9d0      	cbnz	r0, 800a288 <_strtod_l+0xa80>
 800a252:	4640      	mov	r0, r8
 800a254:	4649      	mov	r1, r9
 800a256:	4b6c      	ldr	r3, [pc, #432]	; (800a408 <_strtod_l+0xc00>)
 800a258:	2200      	movs	r2, #0
 800a25a:	f7f6 f9dd 	bl	8000618 <__aeabi_dmul>
 800a25e:	4680      	mov	r8, r0
 800a260:	4689      	mov	r9, r1
 800a262:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a266:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a26a:	9315      	str	r3, [sp, #84]	; 0x54
 800a26c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a270:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a274:	e79d      	b.n	800a1b2 <_strtod_l+0x9aa>
 800a276:	f1ba 0f01 	cmp.w	sl, #1
 800a27a:	d102      	bne.n	800a282 <_strtod_l+0xa7a>
 800a27c:	2f00      	cmp	r7, #0
 800a27e:	f43f ad83 	beq.w	8009d88 <_strtod_l+0x580>
 800a282:	4b62      	ldr	r3, [pc, #392]	; (800a40c <_strtod_l+0xc04>)
 800a284:	2200      	movs	r2, #0
 800a286:	e78e      	b.n	800a1a6 <_strtod_l+0x99e>
 800a288:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a408 <_strtod_l+0xc00>
 800a28c:	f04f 0800 	mov.w	r8, #0
 800a290:	e7e7      	b.n	800a262 <_strtod_l+0xa5a>
 800a292:	4b5d      	ldr	r3, [pc, #372]	; (800a408 <_strtod_l+0xc00>)
 800a294:	4640      	mov	r0, r8
 800a296:	4649      	mov	r1, r9
 800a298:	2200      	movs	r2, #0
 800a29a:	f7f6 f9bd 	bl	8000618 <__aeabi_dmul>
 800a29e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2a0:	4680      	mov	r8, r0
 800a2a2:	4689      	mov	r9, r1
 800a2a4:	b933      	cbnz	r3, 800a2b4 <_strtod_l+0xaac>
 800a2a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a2aa:	900e      	str	r0, [sp, #56]	; 0x38
 800a2ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a2b2:	e7dd      	b.n	800a270 <_strtod_l+0xa68>
 800a2b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a2b8:	e7f9      	b.n	800a2ae <_strtod_l+0xaa6>
 800a2ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a2be:	9b04      	ldr	r3, [sp, #16]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1a8      	bne.n	800a216 <_strtod_l+0xa0e>
 800a2c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a2c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2ca:	0d1b      	lsrs	r3, r3, #20
 800a2cc:	051b      	lsls	r3, r3, #20
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	d1a1      	bne.n	800a216 <_strtod_l+0xa0e>
 800a2d2:	4640      	mov	r0, r8
 800a2d4:	4649      	mov	r1, r9
 800a2d6:	f7f6 fcff 	bl	8000cd8 <__aeabi_d2lz>
 800a2da:	f7f6 f96f 	bl	80005bc <__aeabi_l2d>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	4640      	mov	r0, r8
 800a2e4:	4649      	mov	r1, r9
 800a2e6:	f7f5 ffdf 	bl	80002a8 <__aeabi_dsub>
 800a2ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2f0:	ea43 030a 	orr.w	r3, r3, sl
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	4680      	mov	r8, r0
 800a2f8:	4689      	mov	r9, r1
 800a2fa:	d055      	beq.n	800a3a8 <_strtod_l+0xba0>
 800a2fc:	a336      	add	r3, pc, #216	; (adr r3, 800a3d8 <_strtod_l+0xbd0>)
 800a2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a302:	f7f6 fbfb 	bl	8000afc <__aeabi_dcmplt>
 800a306:	2800      	cmp	r0, #0
 800a308:	f47f acd0 	bne.w	8009cac <_strtod_l+0x4a4>
 800a30c:	a334      	add	r3, pc, #208	; (adr r3, 800a3e0 <_strtod_l+0xbd8>)
 800a30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a312:	4640      	mov	r0, r8
 800a314:	4649      	mov	r1, r9
 800a316:	f7f6 fc0f 	bl	8000b38 <__aeabi_dcmpgt>
 800a31a:	2800      	cmp	r0, #0
 800a31c:	f43f af7b 	beq.w	800a216 <_strtod_l+0xa0e>
 800a320:	e4c4      	b.n	8009cac <_strtod_l+0x4a4>
 800a322:	9b04      	ldr	r3, [sp, #16]
 800a324:	b333      	cbz	r3, 800a374 <_strtod_l+0xb6c>
 800a326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a328:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a32c:	d822      	bhi.n	800a374 <_strtod_l+0xb6c>
 800a32e:	a32e      	add	r3, pc, #184	; (adr r3, 800a3e8 <_strtod_l+0xbe0>)
 800a330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a334:	4640      	mov	r0, r8
 800a336:	4649      	mov	r1, r9
 800a338:	f7f6 fbea 	bl	8000b10 <__aeabi_dcmple>
 800a33c:	b1a0      	cbz	r0, 800a368 <_strtod_l+0xb60>
 800a33e:	4649      	mov	r1, r9
 800a340:	4640      	mov	r0, r8
 800a342:	f7f6 fc41 	bl	8000bc8 <__aeabi_d2uiz>
 800a346:	2801      	cmp	r0, #1
 800a348:	bf38      	it	cc
 800a34a:	2001      	movcc	r0, #1
 800a34c:	f7f6 f8ea 	bl	8000524 <__aeabi_ui2d>
 800a350:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a352:	4680      	mov	r8, r0
 800a354:	4689      	mov	r9, r1
 800a356:	bb23      	cbnz	r3, 800a3a2 <_strtod_l+0xb9a>
 800a358:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a35c:	9010      	str	r0, [sp, #64]	; 0x40
 800a35e:	9311      	str	r3, [sp, #68]	; 0x44
 800a360:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a364:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a36a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a36c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a370:	1a9b      	subs	r3, r3, r2
 800a372:	9309      	str	r3, [sp, #36]	; 0x24
 800a374:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a378:	eeb0 0a48 	vmov.f32	s0, s16
 800a37c:	eef0 0a68 	vmov.f32	s1, s17
 800a380:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a384:	f002 f8aa 	bl	800c4dc <__ulp>
 800a388:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a38c:	ec53 2b10 	vmov	r2, r3, d0
 800a390:	f7f6 f942 	bl	8000618 <__aeabi_dmul>
 800a394:	ec53 2b18 	vmov	r2, r3, d8
 800a398:	f7f5 ff88 	bl	80002ac <__adddf3>
 800a39c:	4682      	mov	sl, r0
 800a39e:	468b      	mov	fp, r1
 800a3a0:	e78d      	b.n	800a2be <_strtod_l+0xab6>
 800a3a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a3a6:	e7db      	b.n	800a360 <_strtod_l+0xb58>
 800a3a8:	a311      	add	r3, pc, #68	; (adr r3, 800a3f0 <_strtod_l+0xbe8>)
 800a3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ae:	f7f6 fba5 	bl	8000afc <__aeabi_dcmplt>
 800a3b2:	e7b2      	b.n	800a31a <_strtod_l+0xb12>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	930a      	str	r3, [sp, #40]	; 0x28
 800a3b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a3ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a3bc:	6013      	str	r3, [r2, #0]
 800a3be:	f7ff ba6b 	b.w	8009898 <_strtod_l+0x90>
 800a3c2:	2a65      	cmp	r2, #101	; 0x65
 800a3c4:	f43f ab5f 	beq.w	8009a86 <_strtod_l+0x27e>
 800a3c8:	2a45      	cmp	r2, #69	; 0x45
 800a3ca:	f43f ab5c 	beq.w	8009a86 <_strtod_l+0x27e>
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	f7ff bb94 	b.w	8009afc <_strtod_l+0x2f4>
 800a3d4:	f3af 8000 	nop.w
 800a3d8:	94a03595 	.word	0x94a03595
 800a3dc:	3fdfffff 	.word	0x3fdfffff
 800a3e0:	35afe535 	.word	0x35afe535
 800a3e4:	3fe00000 	.word	0x3fe00000
 800a3e8:	ffc00000 	.word	0xffc00000
 800a3ec:	41dfffff 	.word	0x41dfffff
 800a3f0:	94a03595 	.word	0x94a03595
 800a3f4:	3fcfffff 	.word	0x3fcfffff
 800a3f8:	3ff00000 	.word	0x3ff00000
 800a3fc:	7ff00000 	.word	0x7ff00000
 800a400:	7fe00000 	.word	0x7fe00000
 800a404:	7c9fffff 	.word	0x7c9fffff
 800a408:	3fe00000 	.word	0x3fe00000
 800a40c:	bff00000 	.word	0xbff00000
 800a410:	7fefffff 	.word	0x7fefffff

0800a414 <_strtod_r>:
 800a414:	4b01      	ldr	r3, [pc, #4]	; (800a41c <_strtod_r+0x8>)
 800a416:	f7ff b9f7 	b.w	8009808 <_strtod_l>
 800a41a:	bf00      	nop
 800a41c:	20000094 	.word	0x20000094

0800a420 <_strtol_l.constprop.0>:
 800a420:	2b01      	cmp	r3, #1
 800a422:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a426:	d001      	beq.n	800a42c <_strtol_l.constprop.0+0xc>
 800a428:	2b24      	cmp	r3, #36	; 0x24
 800a42a:	d906      	bls.n	800a43a <_strtol_l.constprop.0+0x1a>
 800a42c:	f7fd fec8 	bl	80081c0 <__errno>
 800a430:	2316      	movs	r3, #22
 800a432:	6003      	str	r3, [r0, #0]
 800a434:	2000      	movs	r0, #0
 800a436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a43a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a520 <_strtol_l.constprop.0+0x100>
 800a43e:	460d      	mov	r5, r1
 800a440:	462e      	mov	r6, r5
 800a442:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a446:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a44a:	f017 0708 	ands.w	r7, r7, #8
 800a44e:	d1f7      	bne.n	800a440 <_strtol_l.constprop.0+0x20>
 800a450:	2c2d      	cmp	r4, #45	; 0x2d
 800a452:	d132      	bne.n	800a4ba <_strtol_l.constprop.0+0x9a>
 800a454:	782c      	ldrb	r4, [r5, #0]
 800a456:	2701      	movs	r7, #1
 800a458:	1cb5      	adds	r5, r6, #2
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d05b      	beq.n	800a516 <_strtol_l.constprop.0+0xf6>
 800a45e:	2b10      	cmp	r3, #16
 800a460:	d109      	bne.n	800a476 <_strtol_l.constprop.0+0x56>
 800a462:	2c30      	cmp	r4, #48	; 0x30
 800a464:	d107      	bne.n	800a476 <_strtol_l.constprop.0+0x56>
 800a466:	782c      	ldrb	r4, [r5, #0]
 800a468:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a46c:	2c58      	cmp	r4, #88	; 0x58
 800a46e:	d14d      	bne.n	800a50c <_strtol_l.constprop.0+0xec>
 800a470:	786c      	ldrb	r4, [r5, #1]
 800a472:	2310      	movs	r3, #16
 800a474:	3502      	adds	r5, #2
 800a476:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a47a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a47e:	f04f 0c00 	mov.w	ip, #0
 800a482:	fbb8 f9f3 	udiv	r9, r8, r3
 800a486:	4666      	mov	r6, ip
 800a488:	fb03 8a19 	mls	sl, r3, r9, r8
 800a48c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a490:	f1be 0f09 	cmp.w	lr, #9
 800a494:	d816      	bhi.n	800a4c4 <_strtol_l.constprop.0+0xa4>
 800a496:	4674      	mov	r4, lr
 800a498:	42a3      	cmp	r3, r4
 800a49a:	dd24      	ble.n	800a4e6 <_strtol_l.constprop.0+0xc6>
 800a49c:	f1bc 0f00 	cmp.w	ip, #0
 800a4a0:	db1e      	blt.n	800a4e0 <_strtol_l.constprop.0+0xc0>
 800a4a2:	45b1      	cmp	r9, r6
 800a4a4:	d31c      	bcc.n	800a4e0 <_strtol_l.constprop.0+0xc0>
 800a4a6:	d101      	bne.n	800a4ac <_strtol_l.constprop.0+0x8c>
 800a4a8:	45a2      	cmp	sl, r4
 800a4aa:	db19      	blt.n	800a4e0 <_strtol_l.constprop.0+0xc0>
 800a4ac:	fb06 4603 	mla	r6, r6, r3, r4
 800a4b0:	f04f 0c01 	mov.w	ip, #1
 800a4b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4b8:	e7e8      	b.n	800a48c <_strtol_l.constprop.0+0x6c>
 800a4ba:	2c2b      	cmp	r4, #43	; 0x2b
 800a4bc:	bf04      	itt	eq
 800a4be:	782c      	ldrbeq	r4, [r5, #0]
 800a4c0:	1cb5      	addeq	r5, r6, #2
 800a4c2:	e7ca      	b.n	800a45a <_strtol_l.constprop.0+0x3a>
 800a4c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a4c8:	f1be 0f19 	cmp.w	lr, #25
 800a4cc:	d801      	bhi.n	800a4d2 <_strtol_l.constprop.0+0xb2>
 800a4ce:	3c37      	subs	r4, #55	; 0x37
 800a4d0:	e7e2      	b.n	800a498 <_strtol_l.constprop.0+0x78>
 800a4d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a4d6:	f1be 0f19 	cmp.w	lr, #25
 800a4da:	d804      	bhi.n	800a4e6 <_strtol_l.constprop.0+0xc6>
 800a4dc:	3c57      	subs	r4, #87	; 0x57
 800a4de:	e7db      	b.n	800a498 <_strtol_l.constprop.0+0x78>
 800a4e0:	f04f 3cff 	mov.w	ip, #4294967295
 800a4e4:	e7e6      	b.n	800a4b4 <_strtol_l.constprop.0+0x94>
 800a4e6:	f1bc 0f00 	cmp.w	ip, #0
 800a4ea:	da05      	bge.n	800a4f8 <_strtol_l.constprop.0+0xd8>
 800a4ec:	2322      	movs	r3, #34	; 0x22
 800a4ee:	6003      	str	r3, [r0, #0]
 800a4f0:	4646      	mov	r6, r8
 800a4f2:	b942      	cbnz	r2, 800a506 <_strtol_l.constprop.0+0xe6>
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	e79e      	b.n	800a436 <_strtol_l.constprop.0+0x16>
 800a4f8:	b107      	cbz	r7, 800a4fc <_strtol_l.constprop.0+0xdc>
 800a4fa:	4276      	negs	r6, r6
 800a4fc:	2a00      	cmp	r2, #0
 800a4fe:	d0f9      	beq.n	800a4f4 <_strtol_l.constprop.0+0xd4>
 800a500:	f1bc 0f00 	cmp.w	ip, #0
 800a504:	d000      	beq.n	800a508 <_strtol_l.constprop.0+0xe8>
 800a506:	1e69      	subs	r1, r5, #1
 800a508:	6011      	str	r1, [r2, #0]
 800a50a:	e7f3      	b.n	800a4f4 <_strtol_l.constprop.0+0xd4>
 800a50c:	2430      	movs	r4, #48	; 0x30
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d1b1      	bne.n	800a476 <_strtol_l.constprop.0+0x56>
 800a512:	2308      	movs	r3, #8
 800a514:	e7af      	b.n	800a476 <_strtol_l.constprop.0+0x56>
 800a516:	2c30      	cmp	r4, #48	; 0x30
 800a518:	d0a5      	beq.n	800a466 <_strtol_l.constprop.0+0x46>
 800a51a:	230a      	movs	r3, #10
 800a51c:	e7ab      	b.n	800a476 <_strtol_l.constprop.0+0x56>
 800a51e:	bf00      	nop
 800a520:	0800e1c1 	.word	0x0800e1c1

0800a524 <_strtol_r>:
 800a524:	f7ff bf7c 	b.w	800a420 <_strtol_l.constprop.0>

0800a528 <_user_strerror>:
 800a528:	2000      	movs	r0, #0
 800a52a:	4770      	bx	lr

0800a52c <_vsiprintf_r>:
 800a52c:	b500      	push	{lr}
 800a52e:	b09b      	sub	sp, #108	; 0x6c
 800a530:	9100      	str	r1, [sp, #0]
 800a532:	9104      	str	r1, [sp, #16]
 800a534:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a538:	9105      	str	r1, [sp, #20]
 800a53a:	9102      	str	r1, [sp, #8]
 800a53c:	4905      	ldr	r1, [pc, #20]	; (800a554 <_vsiprintf_r+0x28>)
 800a53e:	9103      	str	r1, [sp, #12]
 800a540:	4669      	mov	r1, sp
 800a542:	f002 f98b 	bl	800c85c <_svfiprintf_r>
 800a546:	9b00      	ldr	r3, [sp, #0]
 800a548:	2200      	movs	r2, #0
 800a54a:	701a      	strb	r2, [r3, #0]
 800a54c:	b01b      	add	sp, #108	; 0x6c
 800a54e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a552:	bf00      	nop
 800a554:	ffff0208 	.word	0xffff0208

0800a558 <vsiprintf>:
 800a558:	4613      	mov	r3, r2
 800a55a:	460a      	mov	r2, r1
 800a55c:	4601      	mov	r1, r0
 800a55e:	4802      	ldr	r0, [pc, #8]	; (800a568 <vsiprintf+0x10>)
 800a560:	6800      	ldr	r0, [r0, #0]
 800a562:	f7ff bfe3 	b.w	800a52c <_vsiprintf_r>
 800a566:	bf00      	nop
 800a568:	2000002c 	.word	0x2000002c

0800a56c <_write_r>:
 800a56c:	b538      	push	{r3, r4, r5, lr}
 800a56e:	4d07      	ldr	r5, [pc, #28]	; (800a58c <_write_r+0x20>)
 800a570:	4604      	mov	r4, r0
 800a572:	4608      	mov	r0, r1
 800a574:	4611      	mov	r1, r2
 800a576:	2200      	movs	r2, #0
 800a578:	602a      	str	r2, [r5, #0]
 800a57a:	461a      	mov	r2, r3
 800a57c:	f7f7 fbcf 	bl	8001d1e <_write>
 800a580:	1c43      	adds	r3, r0, #1
 800a582:	d102      	bne.n	800a58a <_write_r+0x1e>
 800a584:	682b      	ldr	r3, [r5, #0]
 800a586:	b103      	cbz	r3, 800a58a <_write_r+0x1e>
 800a588:	6023      	str	r3, [r4, #0]
 800a58a:	bd38      	pop	{r3, r4, r5, pc}
 800a58c:	2000080c 	.word	0x2000080c

0800a590 <_close_r>:
 800a590:	b538      	push	{r3, r4, r5, lr}
 800a592:	4d06      	ldr	r5, [pc, #24]	; (800a5ac <_close_r+0x1c>)
 800a594:	2300      	movs	r3, #0
 800a596:	4604      	mov	r4, r0
 800a598:	4608      	mov	r0, r1
 800a59a:	602b      	str	r3, [r5, #0]
 800a59c:	f7f7 fbdb 	bl	8001d56 <_close>
 800a5a0:	1c43      	adds	r3, r0, #1
 800a5a2:	d102      	bne.n	800a5aa <_close_r+0x1a>
 800a5a4:	682b      	ldr	r3, [r5, #0]
 800a5a6:	b103      	cbz	r3, 800a5aa <_close_r+0x1a>
 800a5a8:	6023      	str	r3, [r4, #0]
 800a5aa:	bd38      	pop	{r3, r4, r5, pc}
 800a5ac:	2000080c 	.word	0x2000080c

0800a5b0 <quorem>:
 800a5b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b4:	6903      	ldr	r3, [r0, #16]
 800a5b6:	690c      	ldr	r4, [r1, #16]
 800a5b8:	42a3      	cmp	r3, r4
 800a5ba:	4607      	mov	r7, r0
 800a5bc:	f2c0 8081 	blt.w	800a6c2 <quorem+0x112>
 800a5c0:	3c01      	subs	r4, #1
 800a5c2:	f101 0814 	add.w	r8, r1, #20
 800a5c6:	f100 0514 	add.w	r5, r0, #20
 800a5ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5ce:	9301      	str	r3, [sp, #4]
 800a5d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a5e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5e8:	d331      	bcc.n	800a64e <quorem+0x9e>
 800a5ea:	f04f 0e00 	mov.w	lr, #0
 800a5ee:	4640      	mov	r0, r8
 800a5f0:	46ac      	mov	ip, r5
 800a5f2:	46f2      	mov	sl, lr
 800a5f4:	f850 2b04 	ldr.w	r2, [r0], #4
 800a5f8:	b293      	uxth	r3, r2
 800a5fa:	fb06 e303 	mla	r3, r6, r3, lr
 800a5fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a602:	b29b      	uxth	r3, r3
 800a604:	ebaa 0303 	sub.w	r3, sl, r3
 800a608:	f8dc a000 	ldr.w	sl, [ip]
 800a60c:	0c12      	lsrs	r2, r2, #16
 800a60e:	fa13 f38a 	uxtah	r3, r3, sl
 800a612:	fb06 e202 	mla	r2, r6, r2, lr
 800a616:	9300      	str	r3, [sp, #0]
 800a618:	9b00      	ldr	r3, [sp, #0]
 800a61a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a61e:	b292      	uxth	r2, r2
 800a620:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a624:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a628:	f8bd 3000 	ldrh.w	r3, [sp]
 800a62c:	4581      	cmp	r9, r0
 800a62e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a632:	f84c 3b04 	str.w	r3, [ip], #4
 800a636:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a63a:	d2db      	bcs.n	800a5f4 <quorem+0x44>
 800a63c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a640:	b92b      	cbnz	r3, 800a64e <quorem+0x9e>
 800a642:	9b01      	ldr	r3, [sp, #4]
 800a644:	3b04      	subs	r3, #4
 800a646:	429d      	cmp	r5, r3
 800a648:	461a      	mov	r2, r3
 800a64a:	d32e      	bcc.n	800a6aa <quorem+0xfa>
 800a64c:	613c      	str	r4, [r7, #16]
 800a64e:	4638      	mov	r0, r7
 800a650:	f001 fe9e 	bl	800c390 <__mcmp>
 800a654:	2800      	cmp	r0, #0
 800a656:	db24      	blt.n	800a6a2 <quorem+0xf2>
 800a658:	3601      	adds	r6, #1
 800a65a:	4628      	mov	r0, r5
 800a65c:	f04f 0c00 	mov.w	ip, #0
 800a660:	f858 2b04 	ldr.w	r2, [r8], #4
 800a664:	f8d0 e000 	ldr.w	lr, [r0]
 800a668:	b293      	uxth	r3, r2
 800a66a:	ebac 0303 	sub.w	r3, ip, r3
 800a66e:	0c12      	lsrs	r2, r2, #16
 800a670:	fa13 f38e 	uxtah	r3, r3, lr
 800a674:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a678:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a67c:	b29b      	uxth	r3, r3
 800a67e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a682:	45c1      	cmp	r9, r8
 800a684:	f840 3b04 	str.w	r3, [r0], #4
 800a688:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a68c:	d2e8      	bcs.n	800a660 <quorem+0xb0>
 800a68e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a692:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a696:	b922      	cbnz	r2, 800a6a2 <quorem+0xf2>
 800a698:	3b04      	subs	r3, #4
 800a69a:	429d      	cmp	r5, r3
 800a69c:	461a      	mov	r2, r3
 800a69e:	d30a      	bcc.n	800a6b6 <quorem+0x106>
 800a6a0:	613c      	str	r4, [r7, #16]
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	b003      	add	sp, #12
 800a6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6aa:	6812      	ldr	r2, [r2, #0]
 800a6ac:	3b04      	subs	r3, #4
 800a6ae:	2a00      	cmp	r2, #0
 800a6b0:	d1cc      	bne.n	800a64c <quorem+0x9c>
 800a6b2:	3c01      	subs	r4, #1
 800a6b4:	e7c7      	b.n	800a646 <quorem+0x96>
 800a6b6:	6812      	ldr	r2, [r2, #0]
 800a6b8:	3b04      	subs	r3, #4
 800a6ba:	2a00      	cmp	r2, #0
 800a6bc:	d1f0      	bne.n	800a6a0 <quorem+0xf0>
 800a6be:	3c01      	subs	r4, #1
 800a6c0:	e7eb      	b.n	800a69a <quorem+0xea>
 800a6c2:	2000      	movs	r0, #0
 800a6c4:	e7ee      	b.n	800a6a4 <quorem+0xf4>
	...

0800a6c8 <_dtoa_r>:
 800a6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6cc:	ed2d 8b04 	vpush	{d8-d9}
 800a6d0:	ec57 6b10 	vmov	r6, r7, d0
 800a6d4:	b093      	sub	sp, #76	; 0x4c
 800a6d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a6d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a6dc:	9106      	str	r1, [sp, #24]
 800a6de:	ee10 aa10 	vmov	sl, s0
 800a6e2:	4604      	mov	r4, r0
 800a6e4:	9209      	str	r2, [sp, #36]	; 0x24
 800a6e6:	930c      	str	r3, [sp, #48]	; 0x30
 800a6e8:	46bb      	mov	fp, r7
 800a6ea:	b975      	cbnz	r5, 800a70a <_dtoa_r+0x42>
 800a6ec:	2010      	movs	r0, #16
 800a6ee:	f7fd fd91 	bl	8008214 <malloc>
 800a6f2:	4602      	mov	r2, r0
 800a6f4:	6260      	str	r0, [r4, #36]	; 0x24
 800a6f6:	b920      	cbnz	r0, 800a702 <_dtoa_r+0x3a>
 800a6f8:	4ba7      	ldr	r3, [pc, #668]	; (800a998 <_dtoa_r+0x2d0>)
 800a6fa:	21ea      	movs	r1, #234	; 0xea
 800a6fc:	48a7      	ldr	r0, [pc, #668]	; (800a99c <_dtoa_r+0x2d4>)
 800a6fe:	f002 fdf3 	bl	800d2e8 <__assert_func>
 800a702:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a706:	6005      	str	r5, [r0, #0]
 800a708:	60c5      	str	r5, [r0, #12]
 800a70a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a70c:	6819      	ldr	r1, [r3, #0]
 800a70e:	b151      	cbz	r1, 800a726 <_dtoa_r+0x5e>
 800a710:	685a      	ldr	r2, [r3, #4]
 800a712:	604a      	str	r2, [r1, #4]
 800a714:	2301      	movs	r3, #1
 800a716:	4093      	lsls	r3, r2
 800a718:	608b      	str	r3, [r1, #8]
 800a71a:	4620      	mov	r0, r4
 800a71c:	f001 fbac 	bl	800be78 <_Bfree>
 800a720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a722:	2200      	movs	r2, #0
 800a724:	601a      	str	r2, [r3, #0]
 800a726:	1e3b      	subs	r3, r7, #0
 800a728:	bfaa      	itet	ge
 800a72a:	2300      	movge	r3, #0
 800a72c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a730:	f8c8 3000 	strge.w	r3, [r8]
 800a734:	4b9a      	ldr	r3, [pc, #616]	; (800a9a0 <_dtoa_r+0x2d8>)
 800a736:	bfbc      	itt	lt
 800a738:	2201      	movlt	r2, #1
 800a73a:	f8c8 2000 	strlt.w	r2, [r8]
 800a73e:	ea33 030b 	bics.w	r3, r3, fp
 800a742:	d11b      	bne.n	800a77c <_dtoa_r+0xb4>
 800a744:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a746:	f242 730f 	movw	r3, #9999	; 0x270f
 800a74a:	6013      	str	r3, [r2, #0]
 800a74c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a750:	4333      	orrs	r3, r6
 800a752:	f000 8592 	beq.w	800b27a <_dtoa_r+0xbb2>
 800a756:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a758:	b963      	cbnz	r3, 800a774 <_dtoa_r+0xac>
 800a75a:	4b92      	ldr	r3, [pc, #584]	; (800a9a4 <_dtoa_r+0x2dc>)
 800a75c:	e022      	b.n	800a7a4 <_dtoa_r+0xdc>
 800a75e:	4b92      	ldr	r3, [pc, #584]	; (800a9a8 <_dtoa_r+0x2e0>)
 800a760:	9301      	str	r3, [sp, #4]
 800a762:	3308      	adds	r3, #8
 800a764:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a766:	6013      	str	r3, [r2, #0]
 800a768:	9801      	ldr	r0, [sp, #4]
 800a76a:	b013      	add	sp, #76	; 0x4c
 800a76c:	ecbd 8b04 	vpop	{d8-d9}
 800a770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a774:	4b8b      	ldr	r3, [pc, #556]	; (800a9a4 <_dtoa_r+0x2dc>)
 800a776:	9301      	str	r3, [sp, #4]
 800a778:	3303      	adds	r3, #3
 800a77a:	e7f3      	b.n	800a764 <_dtoa_r+0x9c>
 800a77c:	2200      	movs	r2, #0
 800a77e:	2300      	movs	r3, #0
 800a780:	4650      	mov	r0, sl
 800a782:	4659      	mov	r1, fp
 800a784:	f7f6 f9b0 	bl	8000ae8 <__aeabi_dcmpeq>
 800a788:	ec4b ab19 	vmov	d9, sl, fp
 800a78c:	4680      	mov	r8, r0
 800a78e:	b158      	cbz	r0, 800a7a8 <_dtoa_r+0xe0>
 800a790:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a792:	2301      	movs	r3, #1
 800a794:	6013      	str	r3, [r2, #0]
 800a796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a798:	2b00      	cmp	r3, #0
 800a79a:	f000 856b 	beq.w	800b274 <_dtoa_r+0xbac>
 800a79e:	4883      	ldr	r0, [pc, #524]	; (800a9ac <_dtoa_r+0x2e4>)
 800a7a0:	6018      	str	r0, [r3, #0]
 800a7a2:	1e43      	subs	r3, r0, #1
 800a7a4:	9301      	str	r3, [sp, #4]
 800a7a6:	e7df      	b.n	800a768 <_dtoa_r+0xa0>
 800a7a8:	ec4b ab10 	vmov	d0, sl, fp
 800a7ac:	aa10      	add	r2, sp, #64	; 0x40
 800a7ae:	a911      	add	r1, sp, #68	; 0x44
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f001 ff0f 	bl	800c5d4 <__d2b>
 800a7b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a7ba:	ee08 0a10 	vmov	s16, r0
 800a7be:	2d00      	cmp	r5, #0
 800a7c0:	f000 8084 	beq.w	800a8cc <_dtoa_r+0x204>
 800a7c4:	ee19 3a90 	vmov	r3, s19
 800a7c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a7d0:	4656      	mov	r6, sl
 800a7d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a7d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a7da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a7de:	4b74      	ldr	r3, [pc, #464]	; (800a9b0 <_dtoa_r+0x2e8>)
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	4630      	mov	r0, r6
 800a7e4:	4639      	mov	r1, r7
 800a7e6:	f7f5 fd5f 	bl	80002a8 <__aeabi_dsub>
 800a7ea:	a365      	add	r3, pc, #404	; (adr r3, 800a980 <_dtoa_r+0x2b8>)
 800a7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f0:	f7f5 ff12 	bl	8000618 <__aeabi_dmul>
 800a7f4:	a364      	add	r3, pc, #400	; (adr r3, 800a988 <_dtoa_r+0x2c0>)
 800a7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fa:	f7f5 fd57 	bl	80002ac <__adddf3>
 800a7fe:	4606      	mov	r6, r0
 800a800:	4628      	mov	r0, r5
 800a802:	460f      	mov	r7, r1
 800a804:	f7f5 fe9e 	bl	8000544 <__aeabi_i2d>
 800a808:	a361      	add	r3, pc, #388	; (adr r3, 800a990 <_dtoa_r+0x2c8>)
 800a80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a80e:	f7f5 ff03 	bl	8000618 <__aeabi_dmul>
 800a812:	4602      	mov	r2, r0
 800a814:	460b      	mov	r3, r1
 800a816:	4630      	mov	r0, r6
 800a818:	4639      	mov	r1, r7
 800a81a:	f7f5 fd47 	bl	80002ac <__adddf3>
 800a81e:	4606      	mov	r6, r0
 800a820:	460f      	mov	r7, r1
 800a822:	f7f6 f9a9 	bl	8000b78 <__aeabi_d2iz>
 800a826:	2200      	movs	r2, #0
 800a828:	9000      	str	r0, [sp, #0]
 800a82a:	2300      	movs	r3, #0
 800a82c:	4630      	mov	r0, r6
 800a82e:	4639      	mov	r1, r7
 800a830:	f7f6 f964 	bl	8000afc <__aeabi_dcmplt>
 800a834:	b150      	cbz	r0, 800a84c <_dtoa_r+0x184>
 800a836:	9800      	ldr	r0, [sp, #0]
 800a838:	f7f5 fe84 	bl	8000544 <__aeabi_i2d>
 800a83c:	4632      	mov	r2, r6
 800a83e:	463b      	mov	r3, r7
 800a840:	f7f6 f952 	bl	8000ae8 <__aeabi_dcmpeq>
 800a844:	b910      	cbnz	r0, 800a84c <_dtoa_r+0x184>
 800a846:	9b00      	ldr	r3, [sp, #0]
 800a848:	3b01      	subs	r3, #1
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	9b00      	ldr	r3, [sp, #0]
 800a84e:	2b16      	cmp	r3, #22
 800a850:	d85a      	bhi.n	800a908 <_dtoa_r+0x240>
 800a852:	9a00      	ldr	r2, [sp, #0]
 800a854:	4b57      	ldr	r3, [pc, #348]	; (800a9b4 <_dtoa_r+0x2ec>)
 800a856:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85e:	ec51 0b19 	vmov	r0, r1, d9
 800a862:	f7f6 f94b 	bl	8000afc <__aeabi_dcmplt>
 800a866:	2800      	cmp	r0, #0
 800a868:	d050      	beq.n	800a90c <_dtoa_r+0x244>
 800a86a:	9b00      	ldr	r3, [sp, #0]
 800a86c:	3b01      	subs	r3, #1
 800a86e:	9300      	str	r3, [sp, #0]
 800a870:	2300      	movs	r3, #0
 800a872:	930b      	str	r3, [sp, #44]	; 0x2c
 800a874:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a876:	1b5d      	subs	r5, r3, r5
 800a878:	1e6b      	subs	r3, r5, #1
 800a87a:	9305      	str	r3, [sp, #20]
 800a87c:	bf45      	ittet	mi
 800a87e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a882:	9304      	strmi	r3, [sp, #16]
 800a884:	2300      	movpl	r3, #0
 800a886:	2300      	movmi	r3, #0
 800a888:	bf4c      	ite	mi
 800a88a:	9305      	strmi	r3, [sp, #20]
 800a88c:	9304      	strpl	r3, [sp, #16]
 800a88e:	9b00      	ldr	r3, [sp, #0]
 800a890:	2b00      	cmp	r3, #0
 800a892:	db3d      	blt.n	800a910 <_dtoa_r+0x248>
 800a894:	9b05      	ldr	r3, [sp, #20]
 800a896:	9a00      	ldr	r2, [sp, #0]
 800a898:	920a      	str	r2, [sp, #40]	; 0x28
 800a89a:	4413      	add	r3, r2
 800a89c:	9305      	str	r3, [sp, #20]
 800a89e:	2300      	movs	r3, #0
 800a8a0:	9307      	str	r3, [sp, #28]
 800a8a2:	9b06      	ldr	r3, [sp, #24]
 800a8a4:	2b09      	cmp	r3, #9
 800a8a6:	f200 8089 	bhi.w	800a9bc <_dtoa_r+0x2f4>
 800a8aa:	2b05      	cmp	r3, #5
 800a8ac:	bfc4      	itt	gt
 800a8ae:	3b04      	subgt	r3, #4
 800a8b0:	9306      	strgt	r3, [sp, #24]
 800a8b2:	9b06      	ldr	r3, [sp, #24]
 800a8b4:	f1a3 0302 	sub.w	r3, r3, #2
 800a8b8:	bfcc      	ite	gt
 800a8ba:	2500      	movgt	r5, #0
 800a8bc:	2501      	movle	r5, #1
 800a8be:	2b03      	cmp	r3, #3
 800a8c0:	f200 8087 	bhi.w	800a9d2 <_dtoa_r+0x30a>
 800a8c4:	e8df f003 	tbb	[pc, r3]
 800a8c8:	59383a2d 	.word	0x59383a2d
 800a8cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a8d0:	441d      	add	r5, r3
 800a8d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a8d6:	2b20      	cmp	r3, #32
 800a8d8:	bfc1      	itttt	gt
 800a8da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a8de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a8e2:	fa0b f303 	lslgt.w	r3, fp, r3
 800a8e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a8ea:	bfda      	itte	le
 800a8ec:	f1c3 0320 	rsble	r3, r3, #32
 800a8f0:	fa06 f003 	lslle.w	r0, r6, r3
 800a8f4:	4318      	orrgt	r0, r3
 800a8f6:	f7f5 fe15 	bl	8000524 <__aeabi_ui2d>
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	4606      	mov	r6, r0
 800a8fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a902:	3d01      	subs	r5, #1
 800a904:	930e      	str	r3, [sp, #56]	; 0x38
 800a906:	e76a      	b.n	800a7de <_dtoa_r+0x116>
 800a908:	2301      	movs	r3, #1
 800a90a:	e7b2      	b.n	800a872 <_dtoa_r+0x1aa>
 800a90c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a90e:	e7b1      	b.n	800a874 <_dtoa_r+0x1ac>
 800a910:	9b04      	ldr	r3, [sp, #16]
 800a912:	9a00      	ldr	r2, [sp, #0]
 800a914:	1a9b      	subs	r3, r3, r2
 800a916:	9304      	str	r3, [sp, #16]
 800a918:	4253      	negs	r3, r2
 800a91a:	9307      	str	r3, [sp, #28]
 800a91c:	2300      	movs	r3, #0
 800a91e:	930a      	str	r3, [sp, #40]	; 0x28
 800a920:	e7bf      	b.n	800a8a2 <_dtoa_r+0x1da>
 800a922:	2300      	movs	r3, #0
 800a924:	9308      	str	r3, [sp, #32]
 800a926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a928:	2b00      	cmp	r3, #0
 800a92a:	dc55      	bgt.n	800a9d8 <_dtoa_r+0x310>
 800a92c:	2301      	movs	r3, #1
 800a92e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a932:	461a      	mov	r2, r3
 800a934:	9209      	str	r2, [sp, #36]	; 0x24
 800a936:	e00c      	b.n	800a952 <_dtoa_r+0x28a>
 800a938:	2301      	movs	r3, #1
 800a93a:	e7f3      	b.n	800a924 <_dtoa_r+0x25c>
 800a93c:	2300      	movs	r3, #0
 800a93e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a940:	9308      	str	r3, [sp, #32]
 800a942:	9b00      	ldr	r3, [sp, #0]
 800a944:	4413      	add	r3, r2
 800a946:	9302      	str	r3, [sp, #8]
 800a948:	3301      	adds	r3, #1
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	9303      	str	r3, [sp, #12]
 800a94e:	bfb8      	it	lt
 800a950:	2301      	movlt	r3, #1
 800a952:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a954:	2200      	movs	r2, #0
 800a956:	6042      	str	r2, [r0, #4]
 800a958:	2204      	movs	r2, #4
 800a95a:	f102 0614 	add.w	r6, r2, #20
 800a95e:	429e      	cmp	r6, r3
 800a960:	6841      	ldr	r1, [r0, #4]
 800a962:	d93d      	bls.n	800a9e0 <_dtoa_r+0x318>
 800a964:	4620      	mov	r0, r4
 800a966:	f001 fa47 	bl	800bdf8 <_Balloc>
 800a96a:	9001      	str	r0, [sp, #4]
 800a96c:	2800      	cmp	r0, #0
 800a96e:	d13b      	bne.n	800a9e8 <_dtoa_r+0x320>
 800a970:	4b11      	ldr	r3, [pc, #68]	; (800a9b8 <_dtoa_r+0x2f0>)
 800a972:	4602      	mov	r2, r0
 800a974:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a978:	e6c0      	b.n	800a6fc <_dtoa_r+0x34>
 800a97a:	2301      	movs	r3, #1
 800a97c:	e7df      	b.n	800a93e <_dtoa_r+0x276>
 800a97e:	bf00      	nop
 800a980:	636f4361 	.word	0x636f4361
 800a984:	3fd287a7 	.word	0x3fd287a7
 800a988:	8b60c8b3 	.word	0x8b60c8b3
 800a98c:	3fc68a28 	.word	0x3fc68a28
 800a990:	509f79fb 	.word	0x509f79fb
 800a994:	3fd34413 	.word	0x3fd34413
 800a998:	0800e2ce 	.word	0x0800e2ce
 800a99c:	0800e2e5 	.word	0x0800e2e5
 800a9a0:	7ff00000 	.word	0x7ff00000
 800a9a4:	0800e2ca 	.word	0x0800e2ca
 800a9a8:	0800e2c1 	.word	0x0800e2c1
 800a9ac:	0800e5a2 	.word	0x0800e5a2
 800a9b0:	3ff80000 	.word	0x3ff80000
 800a9b4:	0800e4b8 	.word	0x0800e4b8
 800a9b8:	0800e340 	.word	0x0800e340
 800a9bc:	2501      	movs	r5, #1
 800a9be:	2300      	movs	r3, #0
 800a9c0:	9306      	str	r3, [sp, #24]
 800a9c2:	9508      	str	r5, [sp, #32]
 800a9c4:	f04f 33ff 	mov.w	r3, #4294967295
 800a9c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	2312      	movs	r3, #18
 800a9d0:	e7b0      	b.n	800a934 <_dtoa_r+0x26c>
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	9308      	str	r3, [sp, #32]
 800a9d6:	e7f5      	b.n	800a9c4 <_dtoa_r+0x2fc>
 800a9d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a9de:	e7b8      	b.n	800a952 <_dtoa_r+0x28a>
 800a9e0:	3101      	adds	r1, #1
 800a9e2:	6041      	str	r1, [r0, #4]
 800a9e4:	0052      	lsls	r2, r2, #1
 800a9e6:	e7b8      	b.n	800a95a <_dtoa_r+0x292>
 800a9e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9ea:	9a01      	ldr	r2, [sp, #4]
 800a9ec:	601a      	str	r2, [r3, #0]
 800a9ee:	9b03      	ldr	r3, [sp, #12]
 800a9f0:	2b0e      	cmp	r3, #14
 800a9f2:	f200 809d 	bhi.w	800ab30 <_dtoa_r+0x468>
 800a9f6:	2d00      	cmp	r5, #0
 800a9f8:	f000 809a 	beq.w	800ab30 <_dtoa_r+0x468>
 800a9fc:	9b00      	ldr	r3, [sp, #0]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	dd32      	ble.n	800aa68 <_dtoa_r+0x3a0>
 800aa02:	4ab7      	ldr	r2, [pc, #732]	; (800ace0 <_dtoa_r+0x618>)
 800aa04:	f003 030f 	and.w	r3, r3, #15
 800aa08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aa0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aa10:	9b00      	ldr	r3, [sp, #0]
 800aa12:	05d8      	lsls	r0, r3, #23
 800aa14:	ea4f 1723 	mov.w	r7, r3, asr #4
 800aa18:	d516      	bpl.n	800aa48 <_dtoa_r+0x380>
 800aa1a:	4bb2      	ldr	r3, [pc, #712]	; (800ace4 <_dtoa_r+0x61c>)
 800aa1c:	ec51 0b19 	vmov	r0, r1, d9
 800aa20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa24:	f7f5 ff22 	bl	800086c <__aeabi_ddiv>
 800aa28:	f007 070f 	and.w	r7, r7, #15
 800aa2c:	4682      	mov	sl, r0
 800aa2e:	468b      	mov	fp, r1
 800aa30:	2503      	movs	r5, #3
 800aa32:	4eac      	ldr	r6, [pc, #688]	; (800ace4 <_dtoa_r+0x61c>)
 800aa34:	b957      	cbnz	r7, 800aa4c <_dtoa_r+0x384>
 800aa36:	4642      	mov	r2, r8
 800aa38:	464b      	mov	r3, r9
 800aa3a:	4650      	mov	r0, sl
 800aa3c:	4659      	mov	r1, fp
 800aa3e:	f7f5 ff15 	bl	800086c <__aeabi_ddiv>
 800aa42:	4682      	mov	sl, r0
 800aa44:	468b      	mov	fp, r1
 800aa46:	e028      	b.n	800aa9a <_dtoa_r+0x3d2>
 800aa48:	2502      	movs	r5, #2
 800aa4a:	e7f2      	b.n	800aa32 <_dtoa_r+0x36a>
 800aa4c:	07f9      	lsls	r1, r7, #31
 800aa4e:	d508      	bpl.n	800aa62 <_dtoa_r+0x39a>
 800aa50:	4640      	mov	r0, r8
 800aa52:	4649      	mov	r1, r9
 800aa54:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aa58:	f7f5 fdde 	bl	8000618 <__aeabi_dmul>
 800aa5c:	3501      	adds	r5, #1
 800aa5e:	4680      	mov	r8, r0
 800aa60:	4689      	mov	r9, r1
 800aa62:	107f      	asrs	r7, r7, #1
 800aa64:	3608      	adds	r6, #8
 800aa66:	e7e5      	b.n	800aa34 <_dtoa_r+0x36c>
 800aa68:	f000 809b 	beq.w	800aba2 <_dtoa_r+0x4da>
 800aa6c:	9b00      	ldr	r3, [sp, #0]
 800aa6e:	4f9d      	ldr	r7, [pc, #628]	; (800ace4 <_dtoa_r+0x61c>)
 800aa70:	425e      	negs	r6, r3
 800aa72:	4b9b      	ldr	r3, [pc, #620]	; (800ace0 <_dtoa_r+0x618>)
 800aa74:	f006 020f 	and.w	r2, r6, #15
 800aa78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa80:	ec51 0b19 	vmov	r0, r1, d9
 800aa84:	f7f5 fdc8 	bl	8000618 <__aeabi_dmul>
 800aa88:	1136      	asrs	r6, r6, #4
 800aa8a:	4682      	mov	sl, r0
 800aa8c:	468b      	mov	fp, r1
 800aa8e:	2300      	movs	r3, #0
 800aa90:	2502      	movs	r5, #2
 800aa92:	2e00      	cmp	r6, #0
 800aa94:	d17a      	bne.n	800ab8c <_dtoa_r+0x4c4>
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1d3      	bne.n	800aa42 <_dtoa_r+0x37a>
 800aa9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	f000 8082 	beq.w	800aba6 <_dtoa_r+0x4de>
 800aaa2:	4b91      	ldr	r3, [pc, #580]	; (800ace8 <_dtoa_r+0x620>)
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	4650      	mov	r0, sl
 800aaa8:	4659      	mov	r1, fp
 800aaaa:	f7f6 f827 	bl	8000afc <__aeabi_dcmplt>
 800aaae:	2800      	cmp	r0, #0
 800aab0:	d079      	beq.n	800aba6 <_dtoa_r+0x4de>
 800aab2:	9b03      	ldr	r3, [sp, #12]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d076      	beq.n	800aba6 <_dtoa_r+0x4de>
 800aab8:	9b02      	ldr	r3, [sp, #8]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	dd36      	ble.n	800ab2c <_dtoa_r+0x464>
 800aabe:	9b00      	ldr	r3, [sp, #0]
 800aac0:	4650      	mov	r0, sl
 800aac2:	4659      	mov	r1, fp
 800aac4:	1e5f      	subs	r7, r3, #1
 800aac6:	2200      	movs	r2, #0
 800aac8:	4b88      	ldr	r3, [pc, #544]	; (800acec <_dtoa_r+0x624>)
 800aaca:	f7f5 fda5 	bl	8000618 <__aeabi_dmul>
 800aace:	9e02      	ldr	r6, [sp, #8]
 800aad0:	4682      	mov	sl, r0
 800aad2:	468b      	mov	fp, r1
 800aad4:	3501      	adds	r5, #1
 800aad6:	4628      	mov	r0, r5
 800aad8:	f7f5 fd34 	bl	8000544 <__aeabi_i2d>
 800aadc:	4652      	mov	r2, sl
 800aade:	465b      	mov	r3, fp
 800aae0:	f7f5 fd9a 	bl	8000618 <__aeabi_dmul>
 800aae4:	4b82      	ldr	r3, [pc, #520]	; (800acf0 <_dtoa_r+0x628>)
 800aae6:	2200      	movs	r2, #0
 800aae8:	f7f5 fbe0 	bl	80002ac <__adddf3>
 800aaec:	46d0      	mov	r8, sl
 800aaee:	46d9      	mov	r9, fp
 800aaf0:	4682      	mov	sl, r0
 800aaf2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800aaf6:	2e00      	cmp	r6, #0
 800aaf8:	d158      	bne.n	800abac <_dtoa_r+0x4e4>
 800aafa:	4b7e      	ldr	r3, [pc, #504]	; (800acf4 <_dtoa_r+0x62c>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	4640      	mov	r0, r8
 800ab00:	4649      	mov	r1, r9
 800ab02:	f7f5 fbd1 	bl	80002a8 <__aeabi_dsub>
 800ab06:	4652      	mov	r2, sl
 800ab08:	465b      	mov	r3, fp
 800ab0a:	4680      	mov	r8, r0
 800ab0c:	4689      	mov	r9, r1
 800ab0e:	f7f6 f813 	bl	8000b38 <__aeabi_dcmpgt>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	f040 8295 	bne.w	800b042 <_dtoa_r+0x97a>
 800ab18:	4652      	mov	r2, sl
 800ab1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ab1e:	4640      	mov	r0, r8
 800ab20:	4649      	mov	r1, r9
 800ab22:	f7f5 ffeb 	bl	8000afc <__aeabi_dcmplt>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	f040 8289 	bne.w	800b03e <_dtoa_r+0x976>
 800ab2c:	ec5b ab19 	vmov	sl, fp, d9
 800ab30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	f2c0 8148 	blt.w	800adc8 <_dtoa_r+0x700>
 800ab38:	9a00      	ldr	r2, [sp, #0]
 800ab3a:	2a0e      	cmp	r2, #14
 800ab3c:	f300 8144 	bgt.w	800adc8 <_dtoa_r+0x700>
 800ab40:	4b67      	ldr	r3, [pc, #412]	; (800ace0 <_dtoa_r+0x618>)
 800ab42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab46:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	f280 80d5 	bge.w	800acfc <_dtoa_r+0x634>
 800ab52:	9b03      	ldr	r3, [sp, #12]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	f300 80d1 	bgt.w	800acfc <_dtoa_r+0x634>
 800ab5a:	f040 826f 	bne.w	800b03c <_dtoa_r+0x974>
 800ab5e:	4b65      	ldr	r3, [pc, #404]	; (800acf4 <_dtoa_r+0x62c>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	4640      	mov	r0, r8
 800ab64:	4649      	mov	r1, r9
 800ab66:	f7f5 fd57 	bl	8000618 <__aeabi_dmul>
 800ab6a:	4652      	mov	r2, sl
 800ab6c:	465b      	mov	r3, fp
 800ab6e:	f7f5 ffd9 	bl	8000b24 <__aeabi_dcmpge>
 800ab72:	9e03      	ldr	r6, [sp, #12]
 800ab74:	4637      	mov	r7, r6
 800ab76:	2800      	cmp	r0, #0
 800ab78:	f040 8245 	bne.w	800b006 <_dtoa_r+0x93e>
 800ab7c:	9d01      	ldr	r5, [sp, #4]
 800ab7e:	2331      	movs	r3, #49	; 0x31
 800ab80:	f805 3b01 	strb.w	r3, [r5], #1
 800ab84:	9b00      	ldr	r3, [sp, #0]
 800ab86:	3301      	adds	r3, #1
 800ab88:	9300      	str	r3, [sp, #0]
 800ab8a:	e240      	b.n	800b00e <_dtoa_r+0x946>
 800ab8c:	07f2      	lsls	r2, r6, #31
 800ab8e:	d505      	bpl.n	800ab9c <_dtoa_r+0x4d4>
 800ab90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab94:	f7f5 fd40 	bl	8000618 <__aeabi_dmul>
 800ab98:	3501      	adds	r5, #1
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	1076      	asrs	r6, r6, #1
 800ab9e:	3708      	adds	r7, #8
 800aba0:	e777      	b.n	800aa92 <_dtoa_r+0x3ca>
 800aba2:	2502      	movs	r5, #2
 800aba4:	e779      	b.n	800aa9a <_dtoa_r+0x3d2>
 800aba6:	9f00      	ldr	r7, [sp, #0]
 800aba8:	9e03      	ldr	r6, [sp, #12]
 800abaa:	e794      	b.n	800aad6 <_dtoa_r+0x40e>
 800abac:	9901      	ldr	r1, [sp, #4]
 800abae:	4b4c      	ldr	r3, [pc, #304]	; (800ace0 <_dtoa_r+0x618>)
 800abb0:	4431      	add	r1, r6
 800abb2:	910d      	str	r1, [sp, #52]	; 0x34
 800abb4:	9908      	ldr	r1, [sp, #32]
 800abb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800abba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800abbe:	2900      	cmp	r1, #0
 800abc0:	d043      	beq.n	800ac4a <_dtoa_r+0x582>
 800abc2:	494d      	ldr	r1, [pc, #308]	; (800acf8 <_dtoa_r+0x630>)
 800abc4:	2000      	movs	r0, #0
 800abc6:	f7f5 fe51 	bl	800086c <__aeabi_ddiv>
 800abca:	4652      	mov	r2, sl
 800abcc:	465b      	mov	r3, fp
 800abce:	f7f5 fb6b 	bl	80002a8 <__aeabi_dsub>
 800abd2:	9d01      	ldr	r5, [sp, #4]
 800abd4:	4682      	mov	sl, r0
 800abd6:	468b      	mov	fp, r1
 800abd8:	4649      	mov	r1, r9
 800abda:	4640      	mov	r0, r8
 800abdc:	f7f5 ffcc 	bl	8000b78 <__aeabi_d2iz>
 800abe0:	4606      	mov	r6, r0
 800abe2:	f7f5 fcaf 	bl	8000544 <__aeabi_i2d>
 800abe6:	4602      	mov	r2, r0
 800abe8:	460b      	mov	r3, r1
 800abea:	4640      	mov	r0, r8
 800abec:	4649      	mov	r1, r9
 800abee:	f7f5 fb5b 	bl	80002a8 <__aeabi_dsub>
 800abf2:	3630      	adds	r6, #48	; 0x30
 800abf4:	f805 6b01 	strb.w	r6, [r5], #1
 800abf8:	4652      	mov	r2, sl
 800abfa:	465b      	mov	r3, fp
 800abfc:	4680      	mov	r8, r0
 800abfe:	4689      	mov	r9, r1
 800ac00:	f7f5 ff7c 	bl	8000afc <__aeabi_dcmplt>
 800ac04:	2800      	cmp	r0, #0
 800ac06:	d163      	bne.n	800acd0 <_dtoa_r+0x608>
 800ac08:	4642      	mov	r2, r8
 800ac0a:	464b      	mov	r3, r9
 800ac0c:	4936      	ldr	r1, [pc, #216]	; (800ace8 <_dtoa_r+0x620>)
 800ac0e:	2000      	movs	r0, #0
 800ac10:	f7f5 fb4a 	bl	80002a8 <__aeabi_dsub>
 800ac14:	4652      	mov	r2, sl
 800ac16:	465b      	mov	r3, fp
 800ac18:	f7f5 ff70 	bl	8000afc <__aeabi_dcmplt>
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	f040 80b5 	bne.w	800ad8c <_dtoa_r+0x6c4>
 800ac22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac24:	429d      	cmp	r5, r3
 800ac26:	d081      	beq.n	800ab2c <_dtoa_r+0x464>
 800ac28:	4b30      	ldr	r3, [pc, #192]	; (800acec <_dtoa_r+0x624>)
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	4650      	mov	r0, sl
 800ac2e:	4659      	mov	r1, fp
 800ac30:	f7f5 fcf2 	bl	8000618 <__aeabi_dmul>
 800ac34:	4b2d      	ldr	r3, [pc, #180]	; (800acec <_dtoa_r+0x624>)
 800ac36:	4682      	mov	sl, r0
 800ac38:	468b      	mov	fp, r1
 800ac3a:	4640      	mov	r0, r8
 800ac3c:	4649      	mov	r1, r9
 800ac3e:	2200      	movs	r2, #0
 800ac40:	f7f5 fcea 	bl	8000618 <__aeabi_dmul>
 800ac44:	4680      	mov	r8, r0
 800ac46:	4689      	mov	r9, r1
 800ac48:	e7c6      	b.n	800abd8 <_dtoa_r+0x510>
 800ac4a:	4650      	mov	r0, sl
 800ac4c:	4659      	mov	r1, fp
 800ac4e:	f7f5 fce3 	bl	8000618 <__aeabi_dmul>
 800ac52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac54:	9d01      	ldr	r5, [sp, #4]
 800ac56:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac58:	4682      	mov	sl, r0
 800ac5a:	468b      	mov	fp, r1
 800ac5c:	4649      	mov	r1, r9
 800ac5e:	4640      	mov	r0, r8
 800ac60:	f7f5 ff8a 	bl	8000b78 <__aeabi_d2iz>
 800ac64:	4606      	mov	r6, r0
 800ac66:	f7f5 fc6d 	bl	8000544 <__aeabi_i2d>
 800ac6a:	3630      	adds	r6, #48	; 0x30
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	460b      	mov	r3, r1
 800ac70:	4640      	mov	r0, r8
 800ac72:	4649      	mov	r1, r9
 800ac74:	f7f5 fb18 	bl	80002a8 <__aeabi_dsub>
 800ac78:	f805 6b01 	strb.w	r6, [r5], #1
 800ac7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac7e:	429d      	cmp	r5, r3
 800ac80:	4680      	mov	r8, r0
 800ac82:	4689      	mov	r9, r1
 800ac84:	f04f 0200 	mov.w	r2, #0
 800ac88:	d124      	bne.n	800acd4 <_dtoa_r+0x60c>
 800ac8a:	4b1b      	ldr	r3, [pc, #108]	; (800acf8 <_dtoa_r+0x630>)
 800ac8c:	4650      	mov	r0, sl
 800ac8e:	4659      	mov	r1, fp
 800ac90:	f7f5 fb0c 	bl	80002ac <__adddf3>
 800ac94:	4602      	mov	r2, r0
 800ac96:	460b      	mov	r3, r1
 800ac98:	4640      	mov	r0, r8
 800ac9a:	4649      	mov	r1, r9
 800ac9c:	f7f5 ff4c 	bl	8000b38 <__aeabi_dcmpgt>
 800aca0:	2800      	cmp	r0, #0
 800aca2:	d173      	bne.n	800ad8c <_dtoa_r+0x6c4>
 800aca4:	4652      	mov	r2, sl
 800aca6:	465b      	mov	r3, fp
 800aca8:	4913      	ldr	r1, [pc, #76]	; (800acf8 <_dtoa_r+0x630>)
 800acaa:	2000      	movs	r0, #0
 800acac:	f7f5 fafc 	bl	80002a8 <__aeabi_dsub>
 800acb0:	4602      	mov	r2, r0
 800acb2:	460b      	mov	r3, r1
 800acb4:	4640      	mov	r0, r8
 800acb6:	4649      	mov	r1, r9
 800acb8:	f7f5 ff20 	bl	8000afc <__aeabi_dcmplt>
 800acbc:	2800      	cmp	r0, #0
 800acbe:	f43f af35 	beq.w	800ab2c <_dtoa_r+0x464>
 800acc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800acc4:	1e6b      	subs	r3, r5, #1
 800acc6:	930f      	str	r3, [sp, #60]	; 0x3c
 800acc8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800accc:	2b30      	cmp	r3, #48	; 0x30
 800acce:	d0f8      	beq.n	800acc2 <_dtoa_r+0x5fa>
 800acd0:	9700      	str	r7, [sp, #0]
 800acd2:	e049      	b.n	800ad68 <_dtoa_r+0x6a0>
 800acd4:	4b05      	ldr	r3, [pc, #20]	; (800acec <_dtoa_r+0x624>)
 800acd6:	f7f5 fc9f 	bl	8000618 <__aeabi_dmul>
 800acda:	4680      	mov	r8, r0
 800acdc:	4689      	mov	r9, r1
 800acde:	e7bd      	b.n	800ac5c <_dtoa_r+0x594>
 800ace0:	0800e4b8 	.word	0x0800e4b8
 800ace4:	0800e490 	.word	0x0800e490
 800ace8:	3ff00000 	.word	0x3ff00000
 800acec:	40240000 	.word	0x40240000
 800acf0:	401c0000 	.word	0x401c0000
 800acf4:	40140000 	.word	0x40140000
 800acf8:	3fe00000 	.word	0x3fe00000
 800acfc:	9d01      	ldr	r5, [sp, #4]
 800acfe:	4656      	mov	r6, sl
 800ad00:	465f      	mov	r7, fp
 800ad02:	4642      	mov	r2, r8
 800ad04:	464b      	mov	r3, r9
 800ad06:	4630      	mov	r0, r6
 800ad08:	4639      	mov	r1, r7
 800ad0a:	f7f5 fdaf 	bl	800086c <__aeabi_ddiv>
 800ad0e:	f7f5 ff33 	bl	8000b78 <__aeabi_d2iz>
 800ad12:	4682      	mov	sl, r0
 800ad14:	f7f5 fc16 	bl	8000544 <__aeabi_i2d>
 800ad18:	4642      	mov	r2, r8
 800ad1a:	464b      	mov	r3, r9
 800ad1c:	f7f5 fc7c 	bl	8000618 <__aeabi_dmul>
 800ad20:	4602      	mov	r2, r0
 800ad22:	460b      	mov	r3, r1
 800ad24:	4630      	mov	r0, r6
 800ad26:	4639      	mov	r1, r7
 800ad28:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ad2c:	f7f5 fabc 	bl	80002a8 <__aeabi_dsub>
 800ad30:	f805 6b01 	strb.w	r6, [r5], #1
 800ad34:	9e01      	ldr	r6, [sp, #4]
 800ad36:	9f03      	ldr	r7, [sp, #12]
 800ad38:	1bae      	subs	r6, r5, r6
 800ad3a:	42b7      	cmp	r7, r6
 800ad3c:	4602      	mov	r2, r0
 800ad3e:	460b      	mov	r3, r1
 800ad40:	d135      	bne.n	800adae <_dtoa_r+0x6e6>
 800ad42:	f7f5 fab3 	bl	80002ac <__adddf3>
 800ad46:	4642      	mov	r2, r8
 800ad48:	464b      	mov	r3, r9
 800ad4a:	4606      	mov	r6, r0
 800ad4c:	460f      	mov	r7, r1
 800ad4e:	f7f5 fef3 	bl	8000b38 <__aeabi_dcmpgt>
 800ad52:	b9d0      	cbnz	r0, 800ad8a <_dtoa_r+0x6c2>
 800ad54:	4642      	mov	r2, r8
 800ad56:	464b      	mov	r3, r9
 800ad58:	4630      	mov	r0, r6
 800ad5a:	4639      	mov	r1, r7
 800ad5c:	f7f5 fec4 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad60:	b110      	cbz	r0, 800ad68 <_dtoa_r+0x6a0>
 800ad62:	f01a 0f01 	tst.w	sl, #1
 800ad66:	d110      	bne.n	800ad8a <_dtoa_r+0x6c2>
 800ad68:	4620      	mov	r0, r4
 800ad6a:	ee18 1a10 	vmov	r1, s16
 800ad6e:	f001 f883 	bl	800be78 <_Bfree>
 800ad72:	2300      	movs	r3, #0
 800ad74:	9800      	ldr	r0, [sp, #0]
 800ad76:	702b      	strb	r3, [r5, #0]
 800ad78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad7a:	3001      	adds	r0, #1
 800ad7c:	6018      	str	r0, [r3, #0]
 800ad7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	f43f acf1 	beq.w	800a768 <_dtoa_r+0xa0>
 800ad86:	601d      	str	r5, [r3, #0]
 800ad88:	e4ee      	b.n	800a768 <_dtoa_r+0xa0>
 800ad8a:	9f00      	ldr	r7, [sp, #0]
 800ad8c:	462b      	mov	r3, r5
 800ad8e:	461d      	mov	r5, r3
 800ad90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad94:	2a39      	cmp	r2, #57	; 0x39
 800ad96:	d106      	bne.n	800ada6 <_dtoa_r+0x6de>
 800ad98:	9a01      	ldr	r2, [sp, #4]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d1f7      	bne.n	800ad8e <_dtoa_r+0x6c6>
 800ad9e:	9901      	ldr	r1, [sp, #4]
 800ada0:	2230      	movs	r2, #48	; 0x30
 800ada2:	3701      	adds	r7, #1
 800ada4:	700a      	strb	r2, [r1, #0]
 800ada6:	781a      	ldrb	r2, [r3, #0]
 800ada8:	3201      	adds	r2, #1
 800adaa:	701a      	strb	r2, [r3, #0]
 800adac:	e790      	b.n	800acd0 <_dtoa_r+0x608>
 800adae:	4ba6      	ldr	r3, [pc, #664]	; (800b048 <_dtoa_r+0x980>)
 800adb0:	2200      	movs	r2, #0
 800adb2:	f7f5 fc31 	bl	8000618 <__aeabi_dmul>
 800adb6:	2200      	movs	r2, #0
 800adb8:	2300      	movs	r3, #0
 800adba:	4606      	mov	r6, r0
 800adbc:	460f      	mov	r7, r1
 800adbe:	f7f5 fe93 	bl	8000ae8 <__aeabi_dcmpeq>
 800adc2:	2800      	cmp	r0, #0
 800adc4:	d09d      	beq.n	800ad02 <_dtoa_r+0x63a>
 800adc6:	e7cf      	b.n	800ad68 <_dtoa_r+0x6a0>
 800adc8:	9a08      	ldr	r2, [sp, #32]
 800adca:	2a00      	cmp	r2, #0
 800adcc:	f000 80d7 	beq.w	800af7e <_dtoa_r+0x8b6>
 800add0:	9a06      	ldr	r2, [sp, #24]
 800add2:	2a01      	cmp	r2, #1
 800add4:	f300 80ba 	bgt.w	800af4c <_dtoa_r+0x884>
 800add8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800adda:	2a00      	cmp	r2, #0
 800addc:	f000 80b2 	beq.w	800af44 <_dtoa_r+0x87c>
 800ade0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ade4:	9e07      	ldr	r6, [sp, #28]
 800ade6:	9d04      	ldr	r5, [sp, #16]
 800ade8:	9a04      	ldr	r2, [sp, #16]
 800adea:	441a      	add	r2, r3
 800adec:	9204      	str	r2, [sp, #16]
 800adee:	9a05      	ldr	r2, [sp, #20]
 800adf0:	2101      	movs	r1, #1
 800adf2:	441a      	add	r2, r3
 800adf4:	4620      	mov	r0, r4
 800adf6:	9205      	str	r2, [sp, #20]
 800adf8:	f001 f940 	bl	800c07c <__i2b>
 800adfc:	4607      	mov	r7, r0
 800adfe:	2d00      	cmp	r5, #0
 800ae00:	dd0c      	ble.n	800ae1c <_dtoa_r+0x754>
 800ae02:	9b05      	ldr	r3, [sp, #20]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	dd09      	ble.n	800ae1c <_dtoa_r+0x754>
 800ae08:	42ab      	cmp	r3, r5
 800ae0a:	9a04      	ldr	r2, [sp, #16]
 800ae0c:	bfa8      	it	ge
 800ae0e:	462b      	movge	r3, r5
 800ae10:	1ad2      	subs	r2, r2, r3
 800ae12:	9204      	str	r2, [sp, #16]
 800ae14:	9a05      	ldr	r2, [sp, #20]
 800ae16:	1aed      	subs	r5, r5, r3
 800ae18:	1ad3      	subs	r3, r2, r3
 800ae1a:	9305      	str	r3, [sp, #20]
 800ae1c:	9b07      	ldr	r3, [sp, #28]
 800ae1e:	b31b      	cbz	r3, 800ae68 <_dtoa_r+0x7a0>
 800ae20:	9b08      	ldr	r3, [sp, #32]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	f000 80af 	beq.w	800af86 <_dtoa_r+0x8be>
 800ae28:	2e00      	cmp	r6, #0
 800ae2a:	dd13      	ble.n	800ae54 <_dtoa_r+0x78c>
 800ae2c:	4639      	mov	r1, r7
 800ae2e:	4632      	mov	r2, r6
 800ae30:	4620      	mov	r0, r4
 800ae32:	f001 f9e3 	bl	800c1fc <__pow5mult>
 800ae36:	ee18 2a10 	vmov	r2, s16
 800ae3a:	4601      	mov	r1, r0
 800ae3c:	4607      	mov	r7, r0
 800ae3e:	4620      	mov	r0, r4
 800ae40:	f001 f932 	bl	800c0a8 <__multiply>
 800ae44:	ee18 1a10 	vmov	r1, s16
 800ae48:	4680      	mov	r8, r0
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f001 f814 	bl	800be78 <_Bfree>
 800ae50:	ee08 8a10 	vmov	s16, r8
 800ae54:	9b07      	ldr	r3, [sp, #28]
 800ae56:	1b9a      	subs	r2, r3, r6
 800ae58:	d006      	beq.n	800ae68 <_dtoa_r+0x7a0>
 800ae5a:	ee18 1a10 	vmov	r1, s16
 800ae5e:	4620      	mov	r0, r4
 800ae60:	f001 f9cc 	bl	800c1fc <__pow5mult>
 800ae64:	ee08 0a10 	vmov	s16, r0
 800ae68:	2101      	movs	r1, #1
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	f001 f906 	bl	800c07c <__i2b>
 800ae70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	4606      	mov	r6, r0
 800ae76:	f340 8088 	ble.w	800af8a <_dtoa_r+0x8c2>
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	4601      	mov	r1, r0
 800ae7e:	4620      	mov	r0, r4
 800ae80:	f001 f9bc 	bl	800c1fc <__pow5mult>
 800ae84:	9b06      	ldr	r3, [sp, #24]
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	4606      	mov	r6, r0
 800ae8a:	f340 8081 	ble.w	800af90 <_dtoa_r+0x8c8>
 800ae8e:	f04f 0800 	mov.w	r8, #0
 800ae92:	6933      	ldr	r3, [r6, #16]
 800ae94:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ae98:	6918      	ldr	r0, [r3, #16]
 800ae9a:	f001 f89f 	bl	800bfdc <__hi0bits>
 800ae9e:	f1c0 0020 	rsb	r0, r0, #32
 800aea2:	9b05      	ldr	r3, [sp, #20]
 800aea4:	4418      	add	r0, r3
 800aea6:	f010 001f 	ands.w	r0, r0, #31
 800aeaa:	f000 8092 	beq.w	800afd2 <_dtoa_r+0x90a>
 800aeae:	f1c0 0320 	rsb	r3, r0, #32
 800aeb2:	2b04      	cmp	r3, #4
 800aeb4:	f340 808a 	ble.w	800afcc <_dtoa_r+0x904>
 800aeb8:	f1c0 001c 	rsb	r0, r0, #28
 800aebc:	9b04      	ldr	r3, [sp, #16]
 800aebe:	4403      	add	r3, r0
 800aec0:	9304      	str	r3, [sp, #16]
 800aec2:	9b05      	ldr	r3, [sp, #20]
 800aec4:	4403      	add	r3, r0
 800aec6:	4405      	add	r5, r0
 800aec8:	9305      	str	r3, [sp, #20]
 800aeca:	9b04      	ldr	r3, [sp, #16]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	dd07      	ble.n	800aee0 <_dtoa_r+0x818>
 800aed0:	ee18 1a10 	vmov	r1, s16
 800aed4:	461a      	mov	r2, r3
 800aed6:	4620      	mov	r0, r4
 800aed8:	f001 f9ea 	bl	800c2b0 <__lshift>
 800aedc:	ee08 0a10 	vmov	s16, r0
 800aee0:	9b05      	ldr	r3, [sp, #20]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	dd05      	ble.n	800aef2 <_dtoa_r+0x82a>
 800aee6:	4631      	mov	r1, r6
 800aee8:	461a      	mov	r2, r3
 800aeea:	4620      	mov	r0, r4
 800aeec:	f001 f9e0 	bl	800c2b0 <__lshift>
 800aef0:	4606      	mov	r6, r0
 800aef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d06e      	beq.n	800afd6 <_dtoa_r+0x90e>
 800aef8:	ee18 0a10 	vmov	r0, s16
 800aefc:	4631      	mov	r1, r6
 800aefe:	f001 fa47 	bl	800c390 <__mcmp>
 800af02:	2800      	cmp	r0, #0
 800af04:	da67      	bge.n	800afd6 <_dtoa_r+0x90e>
 800af06:	9b00      	ldr	r3, [sp, #0]
 800af08:	3b01      	subs	r3, #1
 800af0a:	ee18 1a10 	vmov	r1, s16
 800af0e:	9300      	str	r3, [sp, #0]
 800af10:	220a      	movs	r2, #10
 800af12:	2300      	movs	r3, #0
 800af14:	4620      	mov	r0, r4
 800af16:	f000 ffd1 	bl	800bebc <__multadd>
 800af1a:	9b08      	ldr	r3, [sp, #32]
 800af1c:	ee08 0a10 	vmov	s16, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	f000 81b1 	beq.w	800b288 <_dtoa_r+0xbc0>
 800af26:	2300      	movs	r3, #0
 800af28:	4639      	mov	r1, r7
 800af2a:	220a      	movs	r2, #10
 800af2c:	4620      	mov	r0, r4
 800af2e:	f000 ffc5 	bl	800bebc <__multadd>
 800af32:	9b02      	ldr	r3, [sp, #8]
 800af34:	2b00      	cmp	r3, #0
 800af36:	4607      	mov	r7, r0
 800af38:	f300 808e 	bgt.w	800b058 <_dtoa_r+0x990>
 800af3c:	9b06      	ldr	r3, [sp, #24]
 800af3e:	2b02      	cmp	r3, #2
 800af40:	dc51      	bgt.n	800afe6 <_dtoa_r+0x91e>
 800af42:	e089      	b.n	800b058 <_dtoa_r+0x990>
 800af44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800af4a:	e74b      	b.n	800ade4 <_dtoa_r+0x71c>
 800af4c:	9b03      	ldr	r3, [sp, #12]
 800af4e:	1e5e      	subs	r6, r3, #1
 800af50:	9b07      	ldr	r3, [sp, #28]
 800af52:	42b3      	cmp	r3, r6
 800af54:	bfbf      	itttt	lt
 800af56:	9b07      	ldrlt	r3, [sp, #28]
 800af58:	9607      	strlt	r6, [sp, #28]
 800af5a:	1af2      	sublt	r2, r6, r3
 800af5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800af5e:	bfb6      	itet	lt
 800af60:	189b      	addlt	r3, r3, r2
 800af62:	1b9e      	subge	r6, r3, r6
 800af64:	930a      	strlt	r3, [sp, #40]	; 0x28
 800af66:	9b03      	ldr	r3, [sp, #12]
 800af68:	bfb8      	it	lt
 800af6a:	2600      	movlt	r6, #0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	bfb7      	itett	lt
 800af70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800af74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800af78:	1a9d      	sublt	r5, r3, r2
 800af7a:	2300      	movlt	r3, #0
 800af7c:	e734      	b.n	800ade8 <_dtoa_r+0x720>
 800af7e:	9e07      	ldr	r6, [sp, #28]
 800af80:	9d04      	ldr	r5, [sp, #16]
 800af82:	9f08      	ldr	r7, [sp, #32]
 800af84:	e73b      	b.n	800adfe <_dtoa_r+0x736>
 800af86:	9a07      	ldr	r2, [sp, #28]
 800af88:	e767      	b.n	800ae5a <_dtoa_r+0x792>
 800af8a:	9b06      	ldr	r3, [sp, #24]
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	dc18      	bgt.n	800afc2 <_dtoa_r+0x8fa>
 800af90:	f1ba 0f00 	cmp.w	sl, #0
 800af94:	d115      	bne.n	800afc2 <_dtoa_r+0x8fa>
 800af96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af9a:	b993      	cbnz	r3, 800afc2 <_dtoa_r+0x8fa>
 800af9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800afa0:	0d1b      	lsrs	r3, r3, #20
 800afa2:	051b      	lsls	r3, r3, #20
 800afa4:	b183      	cbz	r3, 800afc8 <_dtoa_r+0x900>
 800afa6:	9b04      	ldr	r3, [sp, #16]
 800afa8:	3301      	adds	r3, #1
 800afaa:	9304      	str	r3, [sp, #16]
 800afac:	9b05      	ldr	r3, [sp, #20]
 800afae:	3301      	adds	r3, #1
 800afb0:	9305      	str	r3, [sp, #20]
 800afb2:	f04f 0801 	mov.w	r8, #1
 800afb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afb8:	2b00      	cmp	r3, #0
 800afba:	f47f af6a 	bne.w	800ae92 <_dtoa_r+0x7ca>
 800afbe:	2001      	movs	r0, #1
 800afc0:	e76f      	b.n	800aea2 <_dtoa_r+0x7da>
 800afc2:	f04f 0800 	mov.w	r8, #0
 800afc6:	e7f6      	b.n	800afb6 <_dtoa_r+0x8ee>
 800afc8:	4698      	mov	r8, r3
 800afca:	e7f4      	b.n	800afb6 <_dtoa_r+0x8ee>
 800afcc:	f43f af7d 	beq.w	800aeca <_dtoa_r+0x802>
 800afd0:	4618      	mov	r0, r3
 800afd2:	301c      	adds	r0, #28
 800afd4:	e772      	b.n	800aebc <_dtoa_r+0x7f4>
 800afd6:	9b03      	ldr	r3, [sp, #12]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	dc37      	bgt.n	800b04c <_dtoa_r+0x984>
 800afdc:	9b06      	ldr	r3, [sp, #24]
 800afde:	2b02      	cmp	r3, #2
 800afe0:	dd34      	ble.n	800b04c <_dtoa_r+0x984>
 800afe2:	9b03      	ldr	r3, [sp, #12]
 800afe4:	9302      	str	r3, [sp, #8]
 800afe6:	9b02      	ldr	r3, [sp, #8]
 800afe8:	b96b      	cbnz	r3, 800b006 <_dtoa_r+0x93e>
 800afea:	4631      	mov	r1, r6
 800afec:	2205      	movs	r2, #5
 800afee:	4620      	mov	r0, r4
 800aff0:	f000 ff64 	bl	800bebc <__multadd>
 800aff4:	4601      	mov	r1, r0
 800aff6:	4606      	mov	r6, r0
 800aff8:	ee18 0a10 	vmov	r0, s16
 800affc:	f001 f9c8 	bl	800c390 <__mcmp>
 800b000:	2800      	cmp	r0, #0
 800b002:	f73f adbb 	bgt.w	800ab7c <_dtoa_r+0x4b4>
 800b006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b008:	9d01      	ldr	r5, [sp, #4]
 800b00a:	43db      	mvns	r3, r3
 800b00c:	9300      	str	r3, [sp, #0]
 800b00e:	f04f 0800 	mov.w	r8, #0
 800b012:	4631      	mov	r1, r6
 800b014:	4620      	mov	r0, r4
 800b016:	f000 ff2f 	bl	800be78 <_Bfree>
 800b01a:	2f00      	cmp	r7, #0
 800b01c:	f43f aea4 	beq.w	800ad68 <_dtoa_r+0x6a0>
 800b020:	f1b8 0f00 	cmp.w	r8, #0
 800b024:	d005      	beq.n	800b032 <_dtoa_r+0x96a>
 800b026:	45b8      	cmp	r8, r7
 800b028:	d003      	beq.n	800b032 <_dtoa_r+0x96a>
 800b02a:	4641      	mov	r1, r8
 800b02c:	4620      	mov	r0, r4
 800b02e:	f000 ff23 	bl	800be78 <_Bfree>
 800b032:	4639      	mov	r1, r7
 800b034:	4620      	mov	r0, r4
 800b036:	f000 ff1f 	bl	800be78 <_Bfree>
 800b03a:	e695      	b.n	800ad68 <_dtoa_r+0x6a0>
 800b03c:	2600      	movs	r6, #0
 800b03e:	4637      	mov	r7, r6
 800b040:	e7e1      	b.n	800b006 <_dtoa_r+0x93e>
 800b042:	9700      	str	r7, [sp, #0]
 800b044:	4637      	mov	r7, r6
 800b046:	e599      	b.n	800ab7c <_dtoa_r+0x4b4>
 800b048:	40240000 	.word	0x40240000
 800b04c:	9b08      	ldr	r3, [sp, #32]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	f000 80ca 	beq.w	800b1e8 <_dtoa_r+0xb20>
 800b054:	9b03      	ldr	r3, [sp, #12]
 800b056:	9302      	str	r3, [sp, #8]
 800b058:	2d00      	cmp	r5, #0
 800b05a:	dd05      	ble.n	800b068 <_dtoa_r+0x9a0>
 800b05c:	4639      	mov	r1, r7
 800b05e:	462a      	mov	r2, r5
 800b060:	4620      	mov	r0, r4
 800b062:	f001 f925 	bl	800c2b0 <__lshift>
 800b066:	4607      	mov	r7, r0
 800b068:	f1b8 0f00 	cmp.w	r8, #0
 800b06c:	d05b      	beq.n	800b126 <_dtoa_r+0xa5e>
 800b06e:	6879      	ldr	r1, [r7, #4]
 800b070:	4620      	mov	r0, r4
 800b072:	f000 fec1 	bl	800bdf8 <_Balloc>
 800b076:	4605      	mov	r5, r0
 800b078:	b928      	cbnz	r0, 800b086 <_dtoa_r+0x9be>
 800b07a:	4b87      	ldr	r3, [pc, #540]	; (800b298 <_dtoa_r+0xbd0>)
 800b07c:	4602      	mov	r2, r0
 800b07e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b082:	f7ff bb3b 	b.w	800a6fc <_dtoa_r+0x34>
 800b086:	693a      	ldr	r2, [r7, #16]
 800b088:	3202      	adds	r2, #2
 800b08a:	0092      	lsls	r2, r2, #2
 800b08c:	f107 010c 	add.w	r1, r7, #12
 800b090:	300c      	adds	r0, #12
 800b092:	f000 fe97 	bl	800bdc4 <memcpy>
 800b096:	2201      	movs	r2, #1
 800b098:	4629      	mov	r1, r5
 800b09a:	4620      	mov	r0, r4
 800b09c:	f001 f908 	bl	800c2b0 <__lshift>
 800b0a0:	9b01      	ldr	r3, [sp, #4]
 800b0a2:	f103 0901 	add.w	r9, r3, #1
 800b0a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	9305      	str	r3, [sp, #20]
 800b0ae:	f00a 0301 	and.w	r3, sl, #1
 800b0b2:	46b8      	mov	r8, r7
 800b0b4:	9304      	str	r3, [sp, #16]
 800b0b6:	4607      	mov	r7, r0
 800b0b8:	4631      	mov	r1, r6
 800b0ba:	ee18 0a10 	vmov	r0, s16
 800b0be:	f7ff fa77 	bl	800a5b0 <quorem>
 800b0c2:	4641      	mov	r1, r8
 800b0c4:	9002      	str	r0, [sp, #8]
 800b0c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b0ca:	ee18 0a10 	vmov	r0, s16
 800b0ce:	f001 f95f 	bl	800c390 <__mcmp>
 800b0d2:	463a      	mov	r2, r7
 800b0d4:	9003      	str	r0, [sp, #12]
 800b0d6:	4631      	mov	r1, r6
 800b0d8:	4620      	mov	r0, r4
 800b0da:	f001 f975 	bl	800c3c8 <__mdiff>
 800b0de:	68c2      	ldr	r2, [r0, #12]
 800b0e0:	f109 3bff 	add.w	fp, r9, #4294967295
 800b0e4:	4605      	mov	r5, r0
 800b0e6:	bb02      	cbnz	r2, 800b12a <_dtoa_r+0xa62>
 800b0e8:	4601      	mov	r1, r0
 800b0ea:	ee18 0a10 	vmov	r0, s16
 800b0ee:	f001 f94f 	bl	800c390 <__mcmp>
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	4629      	mov	r1, r5
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	9207      	str	r2, [sp, #28]
 800b0fa:	f000 febd 	bl	800be78 <_Bfree>
 800b0fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b102:	ea43 0102 	orr.w	r1, r3, r2
 800b106:	9b04      	ldr	r3, [sp, #16]
 800b108:	430b      	orrs	r3, r1
 800b10a:	464d      	mov	r5, r9
 800b10c:	d10f      	bne.n	800b12e <_dtoa_r+0xa66>
 800b10e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b112:	d02a      	beq.n	800b16a <_dtoa_r+0xaa2>
 800b114:	9b03      	ldr	r3, [sp, #12]
 800b116:	2b00      	cmp	r3, #0
 800b118:	dd02      	ble.n	800b120 <_dtoa_r+0xa58>
 800b11a:	9b02      	ldr	r3, [sp, #8]
 800b11c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b120:	f88b a000 	strb.w	sl, [fp]
 800b124:	e775      	b.n	800b012 <_dtoa_r+0x94a>
 800b126:	4638      	mov	r0, r7
 800b128:	e7ba      	b.n	800b0a0 <_dtoa_r+0x9d8>
 800b12a:	2201      	movs	r2, #1
 800b12c:	e7e2      	b.n	800b0f4 <_dtoa_r+0xa2c>
 800b12e:	9b03      	ldr	r3, [sp, #12]
 800b130:	2b00      	cmp	r3, #0
 800b132:	db04      	blt.n	800b13e <_dtoa_r+0xa76>
 800b134:	9906      	ldr	r1, [sp, #24]
 800b136:	430b      	orrs	r3, r1
 800b138:	9904      	ldr	r1, [sp, #16]
 800b13a:	430b      	orrs	r3, r1
 800b13c:	d122      	bne.n	800b184 <_dtoa_r+0xabc>
 800b13e:	2a00      	cmp	r2, #0
 800b140:	ddee      	ble.n	800b120 <_dtoa_r+0xa58>
 800b142:	ee18 1a10 	vmov	r1, s16
 800b146:	2201      	movs	r2, #1
 800b148:	4620      	mov	r0, r4
 800b14a:	f001 f8b1 	bl	800c2b0 <__lshift>
 800b14e:	4631      	mov	r1, r6
 800b150:	ee08 0a10 	vmov	s16, r0
 800b154:	f001 f91c 	bl	800c390 <__mcmp>
 800b158:	2800      	cmp	r0, #0
 800b15a:	dc03      	bgt.n	800b164 <_dtoa_r+0xa9c>
 800b15c:	d1e0      	bne.n	800b120 <_dtoa_r+0xa58>
 800b15e:	f01a 0f01 	tst.w	sl, #1
 800b162:	d0dd      	beq.n	800b120 <_dtoa_r+0xa58>
 800b164:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b168:	d1d7      	bne.n	800b11a <_dtoa_r+0xa52>
 800b16a:	2339      	movs	r3, #57	; 0x39
 800b16c:	f88b 3000 	strb.w	r3, [fp]
 800b170:	462b      	mov	r3, r5
 800b172:	461d      	mov	r5, r3
 800b174:	3b01      	subs	r3, #1
 800b176:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b17a:	2a39      	cmp	r2, #57	; 0x39
 800b17c:	d071      	beq.n	800b262 <_dtoa_r+0xb9a>
 800b17e:	3201      	adds	r2, #1
 800b180:	701a      	strb	r2, [r3, #0]
 800b182:	e746      	b.n	800b012 <_dtoa_r+0x94a>
 800b184:	2a00      	cmp	r2, #0
 800b186:	dd07      	ble.n	800b198 <_dtoa_r+0xad0>
 800b188:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b18c:	d0ed      	beq.n	800b16a <_dtoa_r+0xaa2>
 800b18e:	f10a 0301 	add.w	r3, sl, #1
 800b192:	f88b 3000 	strb.w	r3, [fp]
 800b196:	e73c      	b.n	800b012 <_dtoa_r+0x94a>
 800b198:	9b05      	ldr	r3, [sp, #20]
 800b19a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b19e:	4599      	cmp	r9, r3
 800b1a0:	d047      	beq.n	800b232 <_dtoa_r+0xb6a>
 800b1a2:	ee18 1a10 	vmov	r1, s16
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	220a      	movs	r2, #10
 800b1aa:	4620      	mov	r0, r4
 800b1ac:	f000 fe86 	bl	800bebc <__multadd>
 800b1b0:	45b8      	cmp	r8, r7
 800b1b2:	ee08 0a10 	vmov	s16, r0
 800b1b6:	f04f 0300 	mov.w	r3, #0
 800b1ba:	f04f 020a 	mov.w	r2, #10
 800b1be:	4641      	mov	r1, r8
 800b1c0:	4620      	mov	r0, r4
 800b1c2:	d106      	bne.n	800b1d2 <_dtoa_r+0xb0a>
 800b1c4:	f000 fe7a 	bl	800bebc <__multadd>
 800b1c8:	4680      	mov	r8, r0
 800b1ca:	4607      	mov	r7, r0
 800b1cc:	f109 0901 	add.w	r9, r9, #1
 800b1d0:	e772      	b.n	800b0b8 <_dtoa_r+0x9f0>
 800b1d2:	f000 fe73 	bl	800bebc <__multadd>
 800b1d6:	4639      	mov	r1, r7
 800b1d8:	4680      	mov	r8, r0
 800b1da:	2300      	movs	r3, #0
 800b1dc:	220a      	movs	r2, #10
 800b1de:	4620      	mov	r0, r4
 800b1e0:	f000 fe6c 	bl	800bebc <__multadd>
 800b1e4:	4607      	mov	r7, r0
 800b1e6:	e7f1      	b.n	800b1cc <_dtoa_r+0xb04>
 800b1e8:	9b03      	ldr	r3, [sp, #12]
 800b1ea:	9302      	str	r3, [sp, #8]
 800b1ec:	9d01      	ldr	r5, [sp, #4]
 800b1ee:	ee18 0a10 	vmov	r0, s16
 800b1f2:	4631      	mov	r1, r6
 800b1f4:	f7ff f9dc 	bl	800a5b0 <quorem>
 800b1f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b1fc:	9b01      	ldr	r3, [sp, #4]
 800b1fe:	f805 ab01 	strb.w	sl, [r5], #1
 800b202:	1aea      	subs	r2, r5, r3
 800b204:	9b02      	ldr	r3, [sp, #8]
 800b206:	4293      	cmp	r3, r2
 800b208:	dd09      	ble.n	800b21e <_dtoa_r+0xb56>
 800b20a:	ee18 1a10 	vmov	r1, s16
 800b20e:	2300      	movs	r3, #0
 800b210:	220a      	movs	r2, #10
 800b212:	4620      	mov	r0, r4
 800b214:	f000 fe52 	bl	800bebc <__multadd>
 800b218:	ee08 0a10 	vmov	s16, r0
 800b21c:	e7e7      	b.n	800b1ee <_dtoa_r+0xb26>
 800b21e:	9b02      	ldr	r3, [sp, #8]
 800b220:	2b00      	cmp	r3, #0
 800b222:	bfc8      	it	gt
 800b224:	461d      	movgt	r5, r3
 800b226:	9b01      	ldr	r3, [sp, #4]
 800b228:	bfd8      	it	le
 800b22a:	2501      	movle	r5, #1
 800b22c:	441d      	add	r5, r3
 800b22e:	f04f 0800 	mov.w	r8, #0
 800b232:	ee18 1a10 	vmov	r1, s16
 800b236:	2201      	movs	r2, #1
 800b238:	4620      	mov	r0, r4
 800b23a:	f001 f839 	bl	800c2b0 <__lshift>
 800b23e:	4631      	mov	r1, r6
 800b240:	ee08 0a10 	vmov	s16, r0
 800b244:	f001 f8a4 	bl	800c390 <__mcmp>
 800b248:	2800      	cmp	r0, #0
 800b24a:	dc91      	bgt.n	800b170 <_dtoa_r+0xaa8>
 800b24c:	d102      	bne.n	800b254 <_dtoa_r+0xb8c>
 800b24e:	f01a 0f01 	tst.w	sl, #1
 800b252:	d18d      	bne.n	800b170 <_dtoa_r+0xaa8>
 800b254:	462b      	mov	r3, r5
 800b256:	461d      	mov	r5, r3
 800b258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b25c:	2a30      	cmp	r2, #48	; 0x30
 800b25e:	d0fa      	beq.n	800b256 <_dtoa_r+0xb8e>
 800b260:	e6d7      	b.n	800b012 <_dtoa_r+0x94a>
 800b262:	9a01      	ldr	r2, [sp, #4]
 800b264:	429a      	cmp	r2, r3
 800b266:	d184      	bne.n	800b172 <_dtoa_r+0xaaa>
 800b268:	9b00      	ldr	r3, [sp, #0]
 800b26a:	3301      	adds	r3, #1
 800b26c:	9300      	str	r3, [sp, #0]
 800b26e:	2331      	movs	r3, #49	; 0x31
 800b270:	7013      	strb	r3, [r2, #0]
 800b272:	e6ce      	b.n	800b012 <_dtoa_r+0x94a>
 800b274:	4b09      	ldr	r3, [pc, #36]	; (800b29c <_dtoa_r+0xbd4>)
 800b276:	f7ff ba95 	b.w	800a7a4 <_dtoa_r+0xdc>
 800b27a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	f47f aa6e 	bne.w	800a75e <_dtoa_r+0x96>
 800b282:	4b07      	ldr	r3, [pc, #28]	; (800b2a0 <_dtoa_r+0xbd8>)
 800b284:	f7ff ba8e 	b.w	800a7a4 <_dtoa_r+0xdc>
 800b288:	9b02      	ldr	r3, [sp, #8]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	dcae      	bgt.n	800b1ec <_dtoa_r+0xb24>
 800b28e:	9b06      	ldr	r3, [sp, #24]
 800b290:	2b02      	cmp	r3, #2
 800b292:	f73f aea8 	bgt.w	800afe6 <_dtoa_r+0x91e>
 800b296:	e7a9      	b.n	800b1ec <_dtoa_r+0xb24>
 800b298:	0800e340 	.word	0x0800e340
 800b29c:	0800e5a1 	.word	0x0800e5a1
 800b2a0:	0800e2c1 	.word	0x0800e2c1

0800b2a4 <__sflush_r>:
 800b2a4:	898a      	ldrh	r2, [r1, #12]
 800b2a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2aa:	4605      	mov	r5, r0
 800b2ac:	0710      	lsls	r0, r2, #28
 800b2ae:	460c      	mov	r4, r1
 800b2b0:	d458      	bmi.n	800b364 <__sflush_r+0xc0>
 800b2b2:	684b      	ldr	r3, [r1, #4]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	dc05      	bgt.n	800b2c4 <__sflush_r+0x20>
 800b2b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	dc02      	bgt.n	800b2c4 <__sflush_r+0x20>
 800b2be:	2000      	movs	r0, #0
 800b2c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2c6:	2e00      	cmp	r6, #0
 800b2c8:	d0f9      	beq.n	800b2be <__sflush_r+0x1a>
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b2d0:	682f      	ldr	r7, [r5, #0]
 800b2d2:	602b      	str	r3, [r5, #0]
 800b2d4:	d032      	beq.n	800b33c <__sflush_r+0x98>
 800b2d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b2d8:	89a3      	ldrh	r3, [r4, #12]
 800b2da:	075a      	lsls	r2, r3, #29
 800b2dc:	d505      	bpl.n	800b2ea <__sflush_r+0x46>
 800b2de:	6863      	ldr	r3, [r4, #4]
 800b2e0:	1ac0      	subs	r0, r0, r3
 800b2e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b2e4:	b10b      	cbz	r3, 800b2ea <__sflush_r+0x46>
 800b2e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b2e8:	1ac0      	subs	r0, r0, r3
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2f0:	6a21      	ldr	r1, [r4, #32]
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	47b0      	blx	r6
 800b2f6:	1c43      	adds	r3, r0, #1
 800b2f8:	89a3      	ldrh	r3, [r4, #12]
 800b2fa:	d106      	bne.n	800b30a <__sflush_r+0x66>
 800b2fc:	6829      	ldr	r1, [r5, #0]
 800b2fe:	291d      	cmp	r1, #29
 800b300:	d82c      	bhi.n	800b35c <__sflush_r+0xb8>
 800b302:	4a2a      	ldr	r2, [pc, #168]	; (800b3ac <__sflush_r+0x108>)
 800b304:	40ca      	lsrs	r2, r1
 800b306:	07d6      	lsls	r6, r2, #31
 800b308:	d528      	bpl.n	800b35c <__sflush_r+0xb8>
 800b30a:	2200      	movs	r2, #0
 800b30c:	6062      	str	r2, [r4, #4]
 800b30e:	04d9      	lsls	r1, r3, #19
 800b310:	6922      	ldr	r2, [r4, #16]
 800b312:	6022      	str	r2, [r4, #0]
 800b314:	d504      	bpl.n	800b320 <__sflush_r+0x7c>
 800b316:	1c42      	adds	r2, r0, #1
 800b318:	d101      	bne.n	800b31e <__sflush_r+0x7a>
 800b31a:	682b      	ldr	r3, [r5, #0]
 800b31c:	b903      	cbnz	r3, 800b320 <__sflush_r+0x7c>
 800b31e:	6560      	str	r0, [r4, #84]	; 0x54
 800b320:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b322:	602f      	str	r7, [r5, #0]
 800b324:	2900      	cmp	r1, #0
 800b326:	d0ca      	beq.n	800b2be <__sflush_r+0x1a>
 800b328:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b32c:	4299      	cmp	r1, r3
 800b32e:	d002      	beq.n	800b336 <__sflush_r+0x92>
 800b330:	4628      	mov	r0, r5
 800b332:	f7fc ff7f 	bl	8008234 <_free_r>
 800b336:	2000      	movs	r0, #0
 800b338:	6360      	str	r0, [r4, #52]	; 0x34
 800b33a:	e7c1      	b.n	800b2c0 <__sflush_r+0x1c>
 800b33c:	6a21      	ldr	r1, [r4, #32]
 800b33e:	2301      	movs	r3, #1
 800b340:	4628      	mov	r0, r5
 800b342:	47b0      	blx	r6
 800b344:	1c41      	adds	r1, r0, #1
 800b346:	d1c7      	bne.n	800b2d8 <__sflush_r+0x34>
 800b348:	682b      	ldr	r3, [r5, #0]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d0c4      	beq.n	800b2d8 <__sflush_r+0x34>
 800b34e:	2b1d      	cmp	r3, #29
 800b350:	d001      	beq.n	800b356 <__sflush_r+0xb2>
 800b352:	2b16      	cmp	r3, #22
 800b354:	d101      	bne.n	800b35a <__sflush_r+0xb6>
 800b356:	602f      	str	r7, [r5, #0]
 800b358:	e7b1      	b.n	800b2be <__sflush_r+0x1a>
 800b35a:	89a3      	ldrh	r3, [r4, #12]
 800b35c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b360:	81a3      	strh	r3, [r4, #12]
 800b362:	e7ad      	b.n	800b2c0 <__sflush_r+0x1c>
 800b364:	690f      	ldr	r7, [r1, #16]
 800b366:	2f00      	cmp	r7, #0
 800b368:	d0a9      	beq.n	800b2be <__sflush_r+0x1a>
 800b36a:	0793      	lsls	r3, r2, #30
 800b36c:	680e      	ldr	r6, [r1, #0]
 800b36e:	bf08      	it	eq
 800b370:	694b      	ldreq	r3, [r1, #20]
 800b372:	600f      	str	r7, [r1, #0]
 800b374:	bf18      	it	ne
 800b376:	2300      	movne	r3, #0
 800b378:	eba6 0807 	sub.w	r8, r6, r7
 800b37c:	608b      	str	r3, [r1, #8]
 800b37e:	f1b8 0f00 	cmp.w	r8, #0
 800b382:	dd9c      	ble.n	800b2be <__sflush_r+0x1a>
 800b384:	6a21      	ldr	r1, [r4, #32]
 800b386:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b388:	4643      	mov	r3, r8
 800b38a:	463a      	mov	r2, r7
 800b38c:	4628      	mov	r0, r5
 800b38e:	47b0      	blx	r6
 800b390:	2800      	cmp	r0, #0
 800b392:	dc06      	bgt.n	800b3a2 <__sflush_r+0xfe>
 800b394:	89a3      	ldrh	r3, [r4, #12]
 800b396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b39a:	81a3      	strh	r3, [r4, #12]
 800b39c:	f04f 30ff 	mov.w	r0, #4294967295
 800b3a0:	e78e      	b.n	800b2c0 <__sflush_r+0x1c>
 800b3a2:	4407      	add	r7, r0
 800b3a4:	eba8 0800 	sub.w	r8, r8, r0
 800b3a8:	e7e9      	b.n	800b37e <__sflush_r+0xda>
 800b3aa:	bf00      	nop
 800b3ac:	20400001 	.word	0x20400001

0800b3b0 <_fflush_r>:
 800b3b0:	b538      	push	{r3, r4, r5, lr}
 800b3b2:	690b      	ldr	r3, [r1, #16]
 800b3b4:	4605      	mov	r5, r0
 800b3b6:	460c      	mov	r4, r1
 800b3b8:	b913      	cbnz	r3, 800b3c0 <_fflush_r+0x10>
 800b3ba:	2500      	movs	r5, #0
 800b3bc:	4628      	mov	r0, r5
 800b3be:	bd38      	pop	{r3, r4, r5, pc}
 800b3c0:	b118      	cbz	r0, 800b3ca <_fflush_r+0x1a>
 800b3c2:	6983      	ldr	r3, [r0, #24]
 800b3c4:	b90b      	cbnz	r3, 800b3ca <_fflush_r+0x1a>
 800b3c6:	f000 f8c5 	bl	800b554 <__sinit>
 800b3ca:	4b14      	ldr	r3, [pc, #80]	; (800b41c <_fflush_r+0x6c>)
 800b3cc:	429c      	cmp	r4, r3
 800b3ce:	d11b      	bne.n	800b408 <_fflush_r+0x58>
 800b3d0:	686c      	ldr	r4, [r5, #4]
 800b3d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d0ef      	beq.n	800b3ba <_fflush_r+0xa>
 800b3da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b3dc:	07d0      	lsls	r0, r2, #31
 800b3de:	d404      	bmi.n	800b3ea <_fflush_r+0x3a>
 800b3e0:	0599      	lsls	r1, r3, #22
 800b3e2:	d402      	bmi.n	800b3ea <_fflush_r+0x3a>
 800b3e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3e6:	f000 fcc6 	bl	800bd76 <__retarget_lock_acquire_recursive>
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	4621      	mov	r1, r4
 800b3ee:	f7ff ff59 	bl	800b2a4 <__sflush_r>
 800b3f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3f4:	07da      	lsls	r2, r3, #31
 800b3f6:	4605      	mov	r5, r0
 800b3f8:	d4e0      	bmi.n	800b3bc <_fflush_r+0xc>
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	059b      	lsls	r3, r3, #22
 800b3fe:	d4dd      	bmi.n	800b3bc <_fflush_r+0xc>
 800b400:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b402:	f000 fcb9 	bl	800bd78 <__retarget_lock_release_recursive>
 800b406:	e7d9      	b.n	800b3bc <_fflush_r+0xc>
 800b408:	4b05      	ldr	r3, [pc, #20]	; (800b420 <_fflush_r+0x70>)
 800b40a:	429c      	cmp	r4, r3
 800b40c:	d101      	bne.n	800b412 <_fflush_r+0x62>
 800b40e:	68ac      	ldr	r4, [r5, #8]
 800b410:	e7df      	b.n	800b3d2 <_fflush_r+0x22>
 800b412:	4b04      	ldr	r3, [pc, #16]	; (800b424 <_fflush_r+0x74>)
 800b414:	429c      	cmp	r4, r3
 800b416:	bf08      	it	eq
 800b418:	68ec      	ldreq	r4, [r5, #12]
 800b41a:	e7da      	b.n	800b3d2 <_fflush_r+0x22>
 800b41c:	0800e374 	.word	0x0800e374
 800b420:	0800e394 	.word	0x0800e394
 800b424:	0800e354 	.word	0x0800e354

0800b428 <fileno>:
 800b428:	b570      	push	{r4, r5, r6, lr}
 800b42a:	4e1a      	ldr	r6, [pc, #104]	; (800b494 <fileno+0x6c>)
 800b42c:	6835      	ldr	r5, [r6, #0]
 800b42e:	4604      	mov	r4, r0
 800b430:	b125      	cbz	r5, 800b43c <fileno+0x14>
 800b432:	69ab      	ldr	r3, [r5, #24]
 800b434:	b913      	cbnz	r3, 800b43c <fileno+0x14>
 800b436:	4628      	mov	r0, r5
 800b438:	f000 f88c 	bl	800b554 <__sinit>
 800b43c:	4b16      	ldr	r3, [pc, #88]	; (800b498 <fileno+0x70>)
 800b43e:	429c      	cmp	r4, r3
 800b440:	d118      	bne.n	800b474 <fileno+0x4c>
 800b442:	686c      	ldr	r4, [r5, #4]
 800b444:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b446:	07d8      	lsls	r0, r3, #31
 800b448:	d405      	bmi.n	800b456 <fileno+0x2e>
 800b44a:	89a3      	ldrh	r3, [r4, #12]
 800b44c:	0599      	lsls	r1, r3, #22
 800b44e:	d402      	bmi.n	800b456 <fileno+0x2e>
 800b450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b452:	f000 fc90 	bl	800bd76 <__retarget_lock_acquire_recursive>
 800b456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b45a:	b1ab      	cbz	r3, 800b488 <fileno+0x60>
 800b45c:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 800b460:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b462:	07d2      	lsls	r2, r2, #31
 800b464:	d404      	bmi.n	800b470 <fileno+0x48>
 800b466:	059b      	lsls	r3, r3, #22
 800b468:	d402      	bmi.n	800b470 <fileno+0x48>
 800b46a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b46c:	f000 fc84 	bl	800bd78 <__retarget_lock_release_recursive>
 800b470:	4628      	mov	r0, r5
 800b472:	bd70      	pop	{r4, r5, r6, pc}
 800b474:	4b09      	ldr	r3, [pc, #36]	; (800b49c <fileno+0x74>)
 800b476:	429c      	cmp	r4, r3
 800b478:	d101      	bne.n	800b47e <fileno+0x56>
 800b47a:	68ac      	ldr	r4, [r5, #8]
 800b47c:	e7e2      	b.n	800b444 <fileno+0x1c>
 800b47e:	4b08      	ldr	r3, [pc, #32]	; (800b4a0 <fileno+0x78>)
 800b480:	429c      	cmp	r4, r3
 800b482:	bf08      	it	eq
 800b484:	68ec      	ldreq	r4, [r5, #12]
 800b486:	e7dd      	b.n	800b444 <fileno+0x1c>
 800b488:	6832      	ldr	r2, [r6, #0]
 800b48a:	2109      	movs	r1, #9
 800b48c:	6011      	str	r1, [r2, #0]
 800b48e:	f04f 35ff 	mov.w	r5, #4294967295
 800b492:	e7e5      	b.n	800b460 <fileno+0x38>
 800b494:	2000002c 	.word	0x2000002c
 800b498:	0800e374 	.word	0x0800e374
 800b49c:	0800e394 	.word	0x0800e394
 800b4a0:	0800e354 	.word	0x0800e354

0800b4a4 <std>:
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	b510      	push	{r4, lr}
 800b4a8:	4604      	mov	r4, r0
 800b4aa:	e9c0 3300 	strd	r3, r3, [r0]
 800b4ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4b2:	6083      	str	r3, [r0, #8]
 800b4b4:	8181      	strh	r1, [r0, #12]
 800b4b6:	6643      	str	r3, [r0, #100]	; 0x64
 800b4b8:	81c2      	strh	r2, [r0, #14]
 800b4ba:	6183      	str	r3, [r0, #24]
 800b4bc:	4619      	mov	r1, r3
 800b4be:	2208      	movs	r2, #8
 800b4c0:	305c      	adds	r0, #92	; 0x5c
 800b4c2:	f7fc feaf 	bl	8008224 <memset>
 800b4c6:	4b05      	ldr	r3, [pc, #20]	; (800b4dc <std+0x38>)
 800b4c8:	6263      	str	r3, [r4, #36]	; 0x24
 800b4ca:	4b05      	ldr	r3, [pc, #20]	; (800b4e0 <std+0x3c>)
 800b4cc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b4ce:	4b05      	ldr	r3, [pc, #20]	; (800b4e4 <std+0x40>)
 800b4d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b4d2:	4b05      	ldr	r3, [pc, #20]	; (800b4e8 <std+0x44>)
 800b4d4:	6224      	str	r4, [r4, #32]
 800b4d6:	6323      	str	r3, [r4, #48]	; 0x30
 800b4d8:	bd10      	pop	{r4, pc}
 800b4da:	bf00      	nop
 800b4dc:	08009379 	.word	0x08009379
 800b4e0:	0800939f 	.word	0x0800939f
 800b4e4:	080093d7 	.word	0x080093d7
 800b4e8:	080093fb 	.word	0x080093fb

0800b4ec <_cleanup_r>:
 800b4ec:	4901      	ldr	r1, [pc, #4]	; (800b4f4 <_cleanup_r+0x8>)
 800b4ee:	f000 b8af 	b.w	800b650 <_fwalk_reent>
 800b4f2:	bf00      	nop
 800b4f4:	0800b3b1 	.word	0x0800b3b1

0800b4f8 <__sfmoreglue>:
 800b4f8:	b570      	push	{r4, r5, r6, lr}
 800b4fa:	2268      	movs	r2, #104	; 0x68
 800b4fc:	1e4d      	subs	r5, r1, #1
 800b4fe:	4355      	muls	r5, r2
 800b500:	460e      	mov	r6, r1
 800b502:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b506:	f7fc ff01 	bl	800830c <_malloc_r>
 800b50a:	4604      	mov	r4, r0
 800b50c:	b140      	cbz	r0, 800b520 <__sfmoreglue+0x28>
 800b50e:	2100      	movs	r1, #0
 800b510:	e9c0 1600 	strd	r1, r6, [r0]
 800b514:	300c      	adds	r0, #12
 800b516:	60a0      	str	r0, [r4, #8]
 800b518:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b51c:	f7fc fe82 	bl	8008224 <memset>
 800b520:	4620      	mov	r0, r4
 800b522:	bd70      	pop	{r4, r5, r6, pc}

0800b524 <__sfp_lock_acquire>:
 800b524:	4801      	ldr	r0, [pc, #4]	; (800b52c <__sfp_lock_acquire+0x8>)
 800b526:	f000 bc26 	b.w	800bd76 <__retarget_lock_acquire_recursive>
 800b52a:	bf00      	nop
 800b52c:	20000809 	.word	0x20000809

0800b530 <__sfp_lock_release>:
 800b530:	4801      	ldr	r0, [pc, #4]	; (800b538 <__sfp_lock_release+0x8>)
 800b532:	f000 bc21 	b.w	800bd78 <__retarget_lock_release_recursive>
 800b536:	bf00      	nop
 800b538:	20000809 	.word	0x20000809

0800b53c <__sinit_lock_acquire>:
 800b53c:	4801      	ldr	r0, [pc, #4]	; (800b544 <__sinit_lock_acquire+0x8>)
 800b53e:	f000 bc1a 	b.w	800bd76 <__retarget_lock_acquire_recursive>
 800b542:	bf00      	nop
 800b544:	2000080a 	.word	0x2000080a

0800b548 <__sinit_lock_release>:
 800b548:	4801      	ldr	r0, [pc, #4]	; (800b550 <__sinit_lock_release+0x8>)
 800b54a:	f000 bc15 	b.w	800bd78 <__retarget_lock_release_recursive>
 800b54e:	bf00      	nop
 800b550:	2000080a 	.word	0x2000080a

0800b554 <__sinit>:
 800b554:	b510      	push	{r4, lr}
 800b556:	4604      	mov	r4, r0
 800b558:	f7ff fff0 	bl	800b53c <__sinit_lock_acquire>
 800b55c:	69a3      	ldr	r3, [r4, #24]
 800b55e:	b11b      	cbz	r3, 800b568 <__sinit+0x14>
 800b560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b564:	f7ff bff0 	b.w	800b548 <__sinit_lock_release>
 800b568:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b56c:	6523      	str	r3, [r4, #80]	; 0x50
 800b56e:	4b13      	ldr	r3, [pc, #76]	; (800b5bc <__sinit+0x68>)
 800b570:	4a13      	ldr	r2, [pc, #76]	; (800b5c0 <__sinit+0x6c>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	62a2      	str	r2, [r4, #40]	; 0x28
 800b576:	42a3      	cmp	r3, r4
 800b578:	bf04      	itt	eq
 800b57a:	2301      	moveq	r3, #1
 800b57c:	61a3      	streq	r3, [r4, #24]
 800b57e:	4620      	mov	r0, r4
 800b580:	f000 f820 	bl	800b5c4 <__sfp>
 800b584:	6060      	str	r0, [r4, #4]
 800b586:	4620      	mov	r0, r4
 800b588:	f000 f81c 	bl	800b5c4 <__sfp>
 800b58c:	60a0      	str	r0, [r4, #8]
 800b58e:	4620      	mov	r0, r4
 800b590:	f000 f818 	bl	800b5c4 <__sfp>
 800b594:	2200      	movs	r2, #0
 800b596:	60e0      	str	r0, [r4, #12]
 800b598:	2104      	movs	r1, #4
 800b59a:	6860      	ldr	r0, [r4, #4]
 800b59c:	f7ff ff82 	bl	800b4a4 <std>
 800b5a0:	68a0      	ldr	r0, [r4, #8]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	2109      	movs	r1, #9
 800b5a6:	f7ff ff7d 	bl	800b4a4 <std>
 800b5aa:	68e0      	ldr	r0, [r4, #12]
 800b5ac:	2202      	movs	r2, #2
 800b5ae:	2112      	movs	r1, #18
 800b5b0:	f7ff ff78 	bl	800b4a4 <std>
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	61a3      	str	r3, [r4, #24]
 800b5b8:	e7d2      	b.n	800b560 <__sinit+0xc>
 800b5ba:	bf00      	nop
 800b5bc:	0800da98 	.word	0x0800da98
 800b5c0:	0800b4ed 	.word	0x0800b4ed

0800b5c4 <__sfp>:
 800b5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5c6:	4607      	mov	r7, r0
 800b5c8:	f7ff ffac 	bl	800b524 <__sfp_lock_acquire>
 800b5cc:	4b1e      	ldr	r3, [pc, #120]	; (800b648 <__sfp+0x84>)
 800b5ce:	681e      	ldr	r6, [r3, #0]
 800b5d0:	69b3      	ldr	r3, [r6, #24]
 800b5d2:	b913      	cbnz	r3, 800b5da <__sfp+0x16>
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f7ff ffbd 	bl	800b554 <__sinit>
 800b5da:	3648      	adds	r6, #72	; 0x48
 800b5dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b5e0:	3b01      	subs	r3, #1
 800b5e2:	d503      	bpl.n	800b5ec <__sfp+0x28>
 800b5e4:	6833      	ldr	r3, [r6, #0]
 800b5e6:	b30b      	cbz	r3, 800b62c <__sfp+0x68>
 800b5e8:	6836      	ldr	r6, [r6, #0]
 800b5ea:	e7f7      	b.n	800b5dc <__sfp+0x18>
 800b5ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b5f0:	b9d5      	cbnz	r5, 800b628 <__sfp+0x64>
 800b5f2:	4b16      	ldr	r3, [pc, #88]	; (800b64c <__sfp+0x88>)
 800b5f4:	60e3      	str	r3, [r4, #12]
 800b5f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b5fa:	6665      	str	r5, [r4, #100]	; 0x64
 800b5fc:	f000 fbba 	bl	800bd74 <__retarget_lock_init_recursive>
 800b600:	f7ff ff96 	bl	800b530 <__sfp_lock_release>
 800b604:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b608:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b60c:	6025      	str	r5, [r4, #0]
 800b60e:	61a5      	str	r5, [r4, #24]
 800b610:	2208      	movs	r2, #8
 800b612:	4629      	mov	r1, r5
 800b614:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b618:	f7fc fe04 	bl	8008224 <memset>
 800b61c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b620:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b624:	4620      	mov	r0, r4
 800b626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b628:	3468      	adds	r4, #104	; 0x68
 800b62a:	e7d9      	b.n	800b5e0 <__sfp+0x1c>
 800b62c:	2104      	movs	r1, #4
 800b62e:	4638      	mov	r0, r7
 800b630:	f7ff ff62 	bl	800b4f8 <__sfmoreglue>
 800b634:	4604      	mov	r4, r0
 800b636:	6030      	str	r0, [r6, #0]
 800b638:	2800      	cmp	r0, #0
 800b63a:	d1d5      	bne.n	800b5e8 <__sfp+0x24>
 800b63c:	f7ff ff78 	bl	800b530 <__sfp_lock_release>
 800b640:	230c      	movs	r3, #12
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	e7ee      	b.n	800b624 <__sfp+0x60>
 800b646:	bf00      	nop
 800b648:	0800da98 	.word	0x0800da98
 800b64c:	ffff0001 	.word	0xffff0001

0800b650 <_fwalk_reent>:
 800b650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b654:	4606      	mov	r6, r0
 800b656:	4688      	mov	r8, r1
 800b658:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b65c:	2700      	movs	r7, #0
 800b65e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b662:	f1b9 0901 	subs.w	r9, r9, #1
 800b666:	d505      	bpl.n	800b674 <_fwalk_reent+0x24>
 800b668:	6824      	ldr	r4, [r4, #0]
 800b66a:	2c00      	cmp	r4, #0
 800b66c:	d1f7      	bne.n	800b65e <_fwalk_reent+0xe>
 800b66e:	4638      	mov	r0, r7
 800b670:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b674:	89ab      	ldrh	r3, [r5, #12]
 800b676:	2b01      	cmp	r3, #1
 800b678:	d907      	bls.n	800b68a <_fwalk_reent+0x3a>
 800b67a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b67e:	3301      	adds	r3, #1
 800b680:	d003      	beq.n	800b68a <_fwalk_reent+0x3a>
 800b682:	4629      	mov	r1, r5
 800b684:	4630      	mov	r0, r6
 800b686:	47c0      	blx	r8
 800b688:	4307      	orrs	r7, r0
 800b68a:	3568      	adds	r5, #104	; 0x68
 800b68c:	e7e9      	b.n	800b662 <_fwalk_reent+0x12>

0800b68e <rshift>:
 800b68e:	6903      	ldr	r3, [r0, #16]
 800b690:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b694:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b698:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b69c:	f100 0414 	add.w	r4, r0, #20
 800b6a0:	dd45      	ble.n	800b72e <rshift+0xa0>
 800b6a2:	f011 011f 	ands.w	r1, r1, #31
 800b6a6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b6aa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b6ae:	d10c      	bne.n	800b6ca <rshift+0x3c>
 800b6b0:	f100 0710 	add.w	r7, r0, #16
 800b6b4:	4629      	mov	r1, r5
 800b6b6:	42b1      	cmp	r1, r6
 800b6b8:	d334      	bcc.n	800b724 <rshift+0x96>
 800b6ba:	1a9b      	subs	r3, r3, r2
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	1eea      	subs	r2, r5, #3
 800b6c0:	4296      	cmp	r6, r2
 800b6c2:	bf38      	it	cc
 800b6c4:	2300      	movcc	r3, #0
 800b6c6:	4423      	add	r3, r4
 800b6c8:	e015      	b.n	800b6f6 <rshift+0x68>
 800b6ca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b6ce:	f1c1 0820 	rsb	r8, r1, #32
 800b6d2:	40cf      	lsrs	r7, r1
 800b6d4:	f105 0e04 	add.w	lr, r5, #4
 800b6d8:	46a1      	mov	r9, r4
 800b6da:	4576      	cmp	r6, lr
 800b6dc:	46f4      	mov	ip, lr
 800b6de:	d815      	bhi.n	800b70c <rshift+0x7e>
 800b6e0:	1a9a      	subs	r2, r3, r2
 800b6e2:	0092      	lsls	r2, r2, #2
 800b6e4:	3a04      	subs	r2, #4
 800b6e6:	3501      	adds	r5, #1
 800b6e8:	42ae      	cmp	r6, r5
 800b6ea:	bf38      	it	cc
 800b6ec:	2200      	movcc	r2, #0
 800b6ee:	18a3      	adds	r3, r4, r2
 800b6f0:	50a7      	str	r7, [r4, r2]
 800b6f2:	b107      	cbz	r7, 800b6f6 <rshift+0x68>
 800b6f4:	3304      	adds	r3, #4
 800b6f6:	1b1a      	subs	r2, r3, r4
 800b6f8:	42a3      	cmp	r3, r4
 800b6fa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b6fe:	bf08      	it	eq
 800b700:	2300      	moveq	r3, #0
 800b702:	6102      	str	r2, [r0, #16]
 800b704:	bf08      	it	eq
 800b706:	6143      	streq	r3, [r0, #20]
 800b708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b70c:	f8dc c000 	ldr.w	ip, [ip]
 800b710:	fa0c fc08 	lsl.w	ip, ip, r8
 800b714:	ea4c 0707 	orr.w	r7, ip, r7
 800b718:	f849 7b04 	str.w	r7, [r9], #4
 800b71c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b720:	40cf      	lsrs	r7, r1
 800b722:	e7da      	b.n	800b6da <rshift+0x4c>
 800b724:	f851 cb04 	ldr.w	ip, [r1], #4
 800b728:	f847 cf04 	str.w	ip, [r7, #4]!
 800b72c:	e7c3      	b.n	800b6b6 <rshift+0x28>
 800b72e:	4623      	mov	r3, r4
 800b730:	e7e1      	b.n	800b6f6 <rshift+0x68>

0800b732 <__hexdig_fun>:
 800b732:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b736:	2b09      	cmp	r3, #9
 800b738:	d802      	bhi.n	800b740 <__hexdig_fun+0xe>
 800b73a:	3820      	subs	r0, #32
 800b73c:	b2c0      	uxtb	r0, r0
 800b73e:	4770      	bx	lr
 800b740:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b744:	2b05      	cmp	r3, #5
 800b746:	d801      	bhi.n	800b74c <__hexdig_fun+0x1a>
 800b748:	3847      	subs	r0, #71	; 0x47
 800b74a:	e7f7      	b.n	800b73c <__hexdig_fun+0xa>
 800b74c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b750:	2b05      	cmp	r3, #5
 800b752:	d801      	bhi.n	800b758 <__hexdig_fun+0x26>
 800b754:	3827      	subs	r0, #39	; 0x27
 800b756:	e7f1      	b.n	800b73c <__hexdig_fun+0xa>
 800b758:	2000      	movs	r0, #0
 800b75a:	4770      	bx	lr

0800b75c <__gethex>:
 800b75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b760:	ed2d 8b02 	vpush	{d8}
 800b764:	b089      	sub	sp, #36	; 0x24
 800b766:	ee08 0a10 	vmov	s16, r0
 800b76a:	9304      	str	r3, [sp, #16]
 800b76c:	4bb4      	ldr	r3, [pc, #720]	; (800ba40 <__gethex+0x2e4>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	9301      	str	r3, [sp, #4]
 800b772:	4618      	mov	r0, r3
 800b774:	468b      	mov	fp, r1
 800b776:	4690      	mov	r8, r2
 800b778:	f7f4 fd34 	bl	80001e4 <strlen>
 800b77c:	9b01      	ldr	r3, [sp, #4]
 800b77e:	f8db 2000 	ldr.w	r2, [fp]
 800b782:	4403      	add	r3, r0
 800b784:	4682      	mov	sl, r0
 800b786:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b78a:	9305      	str	r3, [sp, #20]
 800b78c:	1c93      	adds	r3, r2, #2
 800b78e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b792:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b796:	32fe      	adds	r2, #254	; 0xfe
 800b798:	18d1      	adds	r1, r2, r3
 800b79a:	461f      	mov	r7, r3
 800b79c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b7a0:	9100      	str	r1, [sp, #0]
 800b7a2:	2830      	cmp	r0, #48	; 0x30
 800b7a4:	d0f8      	beq.n	800b798 <__gethex+0x3c>
 800b7a6:	f7ff ffc4 	bl	800b732 <__hexdig_fun>
 800b7aa:	4604      	mov	r4, r0
 800b7ac:	2800      	cmp	r0, #0
 800b7ae:	d13a      	bne.n	800b826 <__gethex+0xca>
 800b7b0:	9901      	ldr	r1, [sp, #4]
 800b7b2:	4652      	mov	r2, sl
 800b7b4:	4638      	mov	r0, r7
 800b7b6:	f001 fcc7 	bl	800d148 <strncmp>
 800b7ba:	4605      	mov	r5, r0
 800b7bc:	2800      	cmp	r0, #0
 800b7be:	d168      	bne.n	800b892 <__gethex+0x136>
 800b7c0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b7c4:	eb07 060a 	add.w	r6, r7, sl
 800b7c8:	f7ff ffb3 	bl	800b732 <__hexdig_fun>
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	d062      	beq.n	800b896 <__gethex+0x13a>
 800b7d0:	4633      	mov	r3, r6
 800b7d2:	7818      	ldrb	r0, [r3, #0]
 800b7d4:	2830      	cmp	r0, #48	; 0x30
 800b7d6:	461f      	mov	r7, r3
 800b7d8:	f103 0301 	add.w	r3, r3, #1
 800b7dc:	d0f9      	beq.n	800b7d2 <__gethex+0x76>
 800b7de:	f7ff ffa8 	bl	800b732 <__hexdig_fun>
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	fab0 f480 	clz	r4, r0
 800b7e8:	0964      	lsrs	r4, r4, #5
 800b7ea:	4635      	mov	r5, r6
 800b7ec:	9300      	str	r3, [sp, #0]
 800b7ee:	463a      	mov	r2, r7
 800b7f0:	4616      	mov	r6, r2
 800b7f2:	3201      	adds	r2, #1
 800b7f4:	7830      	ldrb	r0, [r6, #0]
 800b7f6:	f7ff ff9c 	bl	800b732 <__hexdig_fun>
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d1f8      	bne.n	800b7f0 <__gethex+0x94>
 800b7fe:	9901      	ldr	r1, [sp, #4]
 800b800:	4652      	mov	r2, sl
 800b802:	4630      	mov	r0, r6
 800b804:	f001 fca0 	bl	800d148 <strncmp>
 800b808:	b980      	cbnz	r0, 800b82c <__gethex+0xd0>
 800b80a:	b94d      	cbnz	r5, 800b820 <__gethex+0xc4>
 800b80c:	eb06 050a 	add.w	r5, r6, sl
 800b810:	462a      	mov	r2, r5
 800b812:	4616      	mov	r6, r2
 800b814:	3201      	adds	r2, #1
 800b816:	7830      	ldrb	r0, [r6, #0]
 800b818:	f7ff ff8b 	bl	800b732 <__hexdig_fun>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	d1f8      	bne.n	800b812 <__gethex+0xb6>
 800b820:	1bad      	subs	r5, r5, r6
 800b822:	00ad      	lsls	r5, r5, #2
 800b824:	e004      	b.n	800b830 <__gethex+0xd4>
 800b826:	2400      	movs	r4, #0
 800b828:	4625      	mov	r5, r4
 800b82a:	e7e0      	b.n	800b7ee <__gethex+0x92>
 800b82c:	2d00      	cmp	r5, #0
 800b82e:	d1f7      	bne.n	800b820 <__gethex+0xc4>
 800b830:	7833      	ldrb	r3, [r6, #0]
 800b832:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b836:	2b50      	cmp	r3, #80	; 0x50
 800b838:	d13b      	bne.n	800b8b2 <__gethex+0x156>
 800b83a:	7873      	ldrb	r3, [r6, #1]
 800b83c:	2b2b      	cmp	r3, #43	; 0x2b
 800b83e:	d02c      	beq.n	800b89a <__gethex+0x13e>
 800b840:	2b2d      	cmp	r3, #45	; 0x2d
 800b842:	d02e      	beq.n	800b8a2 <__gethex+0x146>
 800b844:	1c71      	adds	r1, r6, #1
 800b846:	f04f 0900 	mov.w	r9, #0
 800b84a:	7808      	ldrb	r0, [r1, #0]
 800b84c:	f7ff ff71 	bl	800b732 <__hexdig_fun>
 800b850:	1e43      	subs	r3, r0, #1
 800b852:	b2db      	uxtb	r3, r3
 800b854:	2b18      	cmp	r3, #24
 800b856:	d82c      	bhi.n	800b8b2 <__gethex+0x156>
 800b858:	f1a0 0210 	sub.w	r2, r0, #16
 800b85c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b860:	f7ff ff67 	bl	800b732 <__hexdig_fun>
 800b864:	1e43      	subs	r3, r0, #1
 800b866:	b2db      	uxtb	r3, r3
 800b868:	2b18      	cmp	r3, #24
 800b86a:	d91d      	bls.n	800b8a8 <__gethex+0x14c>
 800b86c:	f1b9 0f00 	cmp.w	r9, #0
 800b870:	d000      	beq.n	800b874 <__gethex+0x118>
 800b872:	4252      	negs	r2, r2
 800b874:	4415      	add	r5, r2
 800b876:	f8cb 1000 	str.w	r1, [fp]
 800b87a:	b1e4      	cbz	r4, 800b8b6 <__gethex+0x15a>
 800b87c:	9b00      	ldr	r3, [sp, #0]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	bf14      	ite	ne
 800b882:	2700      	movne	r7, #0
 800b884:	2706      	moveq	r7, #6
 800b886:	4638      	mov	r0, r7
 800b888:	b009      	add	sp, #36	; 0x24
 800b88a:	ecbd 8b02 	vpop	{d8}
 800b88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b892:	463e      	mov	r6, r7
 800b894:	4625      	mov	r5, r4
 800b896:	2401      	movs	r4, #1
 800b898:	e7ca      	b.n	800b830 <__gethex+0xd4>
 800b89a:	f04f 0900 	mov.w	r9, #0
 800b89e:	1cb1      	adds	r1, r6, #2
 800b8a0:	e7d3      	b.n	800b84a <__gethex+0xee>
 800b8a2:	f04f 0901 	mov.w	r9, #1
 800b8a6:	e7fa      	b.n	800b89e <__gethex+0x142>
 800b8a8:	230a      	movs	r3, #10
 800b8aa:	fb03 0202 	mla	r2, r3, r2, r0
 800b8ae:	3a10      	subs	r2, #16
 800b8b0:	e7d4      	b.n	800b85c <__gethex+0x100>
 800b8b2:	4631      	mov	r1, r6
 800b8b4:	e7df      	b.n	800b876 <__gethex+0x11a>
 800b8b6:	1bf3      	subs	r3, r6, r7
 800b8b8:	3b01      	subs	r3, #1
 800b8ba:	4621      	mov	r1, r4
 800b8bc:	2b07      	cmp	r3, #7
 800b8be:	dc0b      	bgt.n	800b8d8 <__gethex+0x17c>
 800b8c0:	ee18 0a10 	vmov	r0, s16
 800b8c4:	f000 fa98 	bl	800bdf8 <_Balloc>
 800b8c8:	4604      	mov	r4, r0
 800b8ca:	b940      	cbnz	r0, 800b8de <__gethex+0x182>
 800b8cc:	4b5d      	ldr	r3, [pc, #372]	; (800ba44 <__gethex+0x2e8>)
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	21de      	movs	r1, #222	; 0xde
 800b8d2:	485d      	ldr	r0, [pc, #372]	; (800ba48 <__gethex+0x2ec>)
 800b8d4:	f001 fd08 	bl	800d2e8 <__assert_func>
 800b8d8:	3101      	adds	r1, #1
 800b8da:	105b      	asrs	r3, r3, #1
 800b8dc:	e7ee      	b.n	800b8bc <__gethex+0x160>
 800b8de:	f100 0914 	add.w	r9, r0, #20
 800b8e2:	f04f 0b00 	mov.w	fp, #0
 800b8e6:	f1ca 0301 	rsb	r3, sl, #1
 800b8ea:	f8cd 9008 	str.w	r9, [sp, #8]
 800b8ee:	f8cd b000 	str.w	fp, [sp]
 800b8f2:	9306      	str	r3, [sp, #24]
 800b8f4:	42b7      	cmp	r7, r6
 800b8f6:	d340      	bcc.n	800b97a <__gethex+0x21e>
 800b8f8:	9802      	ldr	r0, [sp, #8]
 800b8fa:	9b00      	ldr	r3, [sp, #0]
 800b8fc:	f840 3b04 	str.w	r3, [r0], #4
 800b900:	eba0 0009 	sub.w	r0, r0, r9
 800b904:	1080      	asrs	r0, r0, #2
 800b906:	0146      	lsls	r6, r0, #5
 800b908:	6120      	str	r0, [r4, #16]
 800b90a:	4618      	mov	r0, r3
 800b90c:	f000 fb66 	bl	800bfdc <__hi0bits>
 800b910:	1a30      	subs	r0, r6, r0
 800b912:	f8d8 6000 	ldr.w	r6, [r8]
 800b916:	42b0      	cmp	r0, r6
 800b918:	dd63      	ble.n	800b9e2 <__gethex+0x286>
 800b91a:	1b87      	subs	r7, r0, r6
 800b91c:	4639      	mov	r1, r7
 800b91e:	4620      	mov	r0, r4
 800b920:	f000 ff0a 	bl	800c738 <__any_on>
 800b924:	4682      	mov	sl, r0
 800b926:	b1a8      	cbz	r0, 800b954 <__gethex+0x1f8>
 800b928:	1e7b      	subs	r3, r7, #1
 800b92a:	1159      	asrs	r1, r3, #5
 800b92c:	f003 021f 	and.w	r2, r3, #31
 800b930:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b934:	f04f 0a01 	mov.w	sl, #1
 800b938:	fa0a f202 	lsl.w	r2, sl, r2
 800b93c:	420a      	tst	r2, r1
 800b93e:	d009      	beq.n	800b954 <__gethex+0x1f8>
 800b940:	4553      	cmp	r3, sl
 800b942:	dd05      	ble.n	800b950 <__gethex+0x1f4>
 800b944:	1eb9      	subs	r1, r7, #2
 800b946:	4620      	mov	r0, r4
 800b948:	f000 fef6 	bl	800c738 <__any_on>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	d145      	bne.n	800b9dc <__gethex+0x280>
 800b950:	f04f 0a02 	mov.w	sl, #2
 800b954:	4639      	mov	r1, r7
 800b956:	4620      	mov	r0, r4
 800b958:	f7ff fe99 	bl	800b68e <rshift>
 800b95c:	443d      	add	r5, r7
 800b95e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b962:	42ab      	cmp	r3, r5
 800b964:	da4c      	bge.n	800ba00 <__gethex+0x2a4>
 800b966:	ee18 0a10 	vmov	r0, s16
 800b96a:	4621      	mov	r1, r4
 800b96c:	f000 fa84 	bl	800be78 <_Bfree>
 800b970:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b972:	2300      	movs	r3, #0
 800b974:	6013      	str	r3, [r2, #0]
 800b976:	27a3      	movs	r7, #163	; 0xa3
 800b978:	e785      	b.n	800b886 <__gethex+0x12a>
 800b97a:	1e73      	subs	r3, r6, #1
 800b97c:	9a05      	ldr	r2, [sp, #20]
 800b97e:	9303      	str	r3, [sp, #12]
 800b980:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b984:	4293      	cmp	r3, r2
 800b986:	d019      	beq.n	800b9bc <__gethex+0x260>
 800b988:	f1bb 0f20 	cmp.w	fp, #32
 800b98c:	d107      	bne.n	800b99e <__gethex+0x242>
 800b98e:	9b02      	ldr	r3, [sp, #8]
 800b990:	9a00      	ldr	r2, [sp, #0]
 800b992:	f843 2b04 	str.w	r2, [r3], #4
 800b996:	9302      	str	r3, [sp, #8]
 800b998:	2300      	movs	r3, #0
 800b99a:	9300      	str	r3, [sp, #0]
 800b99c:	469b      	mov	fp, r3
 800b99e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b9a2:	f7ff fec6 	bl	800b732 <__hexdig_fun>
 800b9a6:	9b00      	ldr	r3, [sp, #0]
 800b9a8:	f000 000f 	and.w	r0, r0, #15
 800b9ac:	fa00 f00b 	lsl.w	r0, r0, fp
 800b9b0:	4303      	orrs	r3, r0
 800b9b2:	9300      	str	r3, [sp, #0]
 800b9b4:	f10b 0b04 	add.w	fp, fp, #4
 800b9b8:	9b03      	ldr	r3, [sp, #12]
 800b9ba:	e00d      	b.n	800b9d8 <__gethex+0x27c>
 800b9bc:	9b03      	ldr	r3, [sp, #12]
 800b9be:	9a06      	ldr	r2, [sp, #24]
 800b9c0:	4413      	add	r3, r2
 800b9c2:	42bb      	cmp	r3, r7
 800b9c4:	d3e0      	bcc.n	800b988 <__gethex+0x22c>
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	9901      	ldr	r1, [sp, #4]
 800b9ca:	9307      	str	r3, [sp, #28]
 800b9cc:	4652      	mov	r2, sl
 800b9ce:	f001 fbbb 	bl	800d148 <strncmp>
 800b9d2:	9b07      	ldr	r3, [sp, #28]
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	d1d7      	bne.n	800b988 <__gethex+0x22c>
 800b9d8:	461e      	mov	r6, r3
 800b9da:	e78b      	b.n	800b8f4 <__gethex+0x198>
 800b9dc:	f04f 0a03 	mov.w	sl, #3
 800b9e0:	e7b8      	b.n	800b954 <__gethex+0x1f8>
 800b9e2:	da0a      	bge.n	800b9fa <__gethex+0x29e>
 800b9e4:	1a37      	subs	r7, r6, r0
 800b9e6:	4621      	mov	r1, r4
 800b9e8:	ee18 0a10 	vmov	r0, s16
 800b9ec:	463a      	mov	r2, r7
 800b9ee:	f000 fc5f 	bl	800c2b0 <__lshift>
 800b9f2:	1bed      	subs	r5, r5, r7
 800b9f4:	4604      	mov	r4, r0
 800b9f6:	f100 0914 	add.w	r9, r0, #20
 800b9fa:	f04f 0a00 	mov.w	sl, #0
 800b9fe:	e7ae      	b.n	800b95e <__gethex+0x202>
 800ba00:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ba04:	42a8      	cmp	r0, r5
 800ba06:	dd72      	ble.n	800baee <__gethex+0x392>
 800ba08:	1b45      	subs	r5, r0, r5
 800ba0a:	42ae      	cmp	r6, r5
 800ba0c:	dc36      	bgt.n	800ba7c <__gethex+0x320>
 800ba0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba12:	2b02      	cmp	r3, #2
 800ba14:	d02a      	beq.n	800ba6c <__gethex+0x310>
 800ba16:	2b03      	cmp	r3, #3
 800ba18:	d02c      	beq.n	800ba74 <__gethex+0x318>
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d11c      	bne.n	800ba58 <__gethex+0x2fc>
 800ba1e:	42ae      	cmp	r6, r5
 800ba20:	d11a      	bne.n	800ba58 <__gethex+0x2fc>
 800ba22:	2e01      	cmp	r6, #1
 800ba24:	d112      	bne.n	800ba4c <__gethex+0x2f0>
 800ba26:	9a04      	ldr	r2, [sp, #16]
 800ba28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ba2c:	6013      	str	r3, [r2, #0]
 800ba2e:	2301      	movs	r3, #1
 800ba30:	6123      	str	r3, [r4, #16]
 800ba32:	f8c9 3000 	str.w	r3, [r9]
 800ba36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ba38:	2762      	movs	r7, #98	; 0x62
 800ba3a:	601c      	str	r4, [r3, #0]
 800ba3c:	e723      	b.n	800b886 <__gethex+0x12a>
 800ba3e:	bf00      	nop
 800ba40:	0800e41c 	.word	0x0800e41c
 800ba44:	0800e340 	.word	0x0800e340
 800ba48:	0800e3b4 	.word	0x0800e3b4
 800ba4c:	1e71      	subs	r1, r6, #1
 800ba4e:	4620      	mov	r0, r4
 800ba50:	f000 fe72 	bl	800c738 <__any_on>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	d1e6      	bne.n	800ba26 <__gethex+0x2ca>
 800ba58:	ee18 0a10 	vmov	r0, s16
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	f000 fa0b 	bl	800be78 <_Bfree>
 800ba62:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba64:	2300      	movs	r3, #0
 800ba66:	6013      	str	r3, [r2, #0]
 800ba68:	2750      	movs	r7, #80	; 0x50
 800ba6a:	e70c      	b.n	800b886 <__gethex+0x12a>
 800ba6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d1f2      	bne.n	800ba58 <__gethex+0x2fc>
 800ba72:	e7d8      	b.n	800ba26 <__gethex+0x2ca>
 800ba74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d1d5      	bne.n	800ba26 <__gethex+0x2ca>
 800ba7a:	e7ed      	b.n	800ba58 <__gethex+0x2fc>
 800ba7c:	1e6f      	subs	r7, r5, #1
 800ba7e:	f1ba 0f00 	cmp.w	sl, #0
 800ba82:	d131      	bne.n	800bae8 <__gethex+0x38c>
 800ba84:	b127      	cbz	r7, 800ba90 <__gethex+0x334>
 800ba86:	4639      	mov	r1, r7
 800ba88:	4620      	mov	r0, r4
 800ba8a:	f000 fe55 	bl	800c738 <__any_on>
 800ba8e:	4682      	mov	sl, r0
 800ba90:	117b      	asrs	r3, r7, #5
 800ba92:	2101      	movs	r1, #1
 800ba94:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ba98:	f007 071f 	and.w	r7, r7, #31
 800ba9c:	fa01 f707 	lsl.w	r7, r1, r7
 800baa0:	421f      	tst	r7, r3
 800baa2:	4629      	mov	r1, r5
 800baa4:	4620      	mov	r0, r4
 800baa6:	bf18      	it	ne
 800baa8:	f04a 0a02 	orrne.w	sl, sl, #2
 800baac:	1b76      	subs	r6, r6, r5
 800baae:	f7ff fdee 	bl	800b68e <rshift>
 800bab2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bab6:	2702      	movs	r7, #2
 800bab8:	f1ba 0f00 	cmp.w	sl, #0
 800babc:	d048      	beq.n	800bb50 <__gethex+0x3f4>
 800babe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bac2:	2b02      	cmp	r3, #2
 800bac4:	d015      	beq.n	800baf2 <__gethex+0x396>
 800bac6:	2b03      	cmp	r3, #3
 800bac8:	d017      	beq.n	800bafa <__gethex+0x39e>
 800baca:	2b01      	cmp	r3, #1
 800bacc:	d109      	bne.n	800bae2 <__gethex+0x386>
 800bace:	f01a 0f02 	tst.w	sl, #2
 800bad2:	d006      	beq.n	800bae2 <__gethex+0x386>
 800bad4:	f8d9 0000 	ldr.w	r0, [r9]
 800bad8:	ea4a 0a00 	orr.w	sl, sl, r0
 800badc:	f01a 0f01 	tst.w	sl, #1
 800bae0:	d10e      	bne.n	800bb00 <__gethex+0x3a4>
 800bae2:	f047 0710 	orr.w	r7, r7, #16
 800bae6:	e033      	b.n	800bb50 <__gethex+0x3f4>
 800bae8:	f04f 0a01 	mov.w	sl, #1
 800baec:	e7d0      	b.n	800ba90 <__gethex+0x334>
 800baee:	2701      	movs	r7, #1
 800baf0:	e7e2      	b.n	800bab8 <__gethex+0x35c>
 800baf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800baf4:	f1c3 0301 	rsb	r3, r3, #1
 800baf8:	9315      	str	r3, [sp, #84]	; 0x54
 800bafa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d0f0      	beq.n	800bae2 <__gethex+0x386>
 800bb00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bb04:	f104 0314 	add.w	r3, r4, #20
 800bb08:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bb0c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bb10:	f04f 0c00 	mov.w	ip, #0
 800bb14:	4618      	mov	r0, r3
 800bb16:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb1a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bb1e:	d01c      	beq.n	800bb5a <__gethex+0x3fe>
 800bb20:	3201      	adds	r2, #1
 800bb22:	6002      	str	r2, [r0, #0]
 800bb24:	2f02      	cmp	r7, #2
 800bb26:	f104 0314 	add.w	r3, r4, #20
 800bb2a:	d13f      	bne.n	800bbac <__gethex+0x450>
 800bb2c:	f8d8 2000 	ldr.w	r2, [r8]
 800bb30:	3a01      	subs	r2, #1
 800bb32:	42b2      	cmp	r2, r6
 800bb34:	d10a      	bne.n	800bb4c <__gethex+0x3f0>
 800bb36:	1171      	asrs	r1, r6, #5
 800bb38:	2201      	movs	r2, #1
 800bb3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bb3e:	f006 061f 	and.w	r6, r6, #31
 800bb42:	fa02 f606 	lsl.w	r6, r2, r6
 800bb46:	421e      	tst	r6, r3
 800bb48:	bf18      	it	ne
 800bb4a:	4617      	movne	r7, r2
 800bb4c:	f047 0720 	orr.w	r7, r7, #32
 800bb50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bb52:	601c      	str	r4, [r3, #0]
 800bb54:	9b04      	ldr	r3, [sp, #16]
 800bb56:	601d      	str	r5, [r3, #0]
 800bb58:	e695      	b.n	800b886 <__gethex+0x12a>
 800bb5a:	4299      	cmp	r1, r3
 800bb5c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bb60:	d8d8      	bhi.n	800bb14 <__gethex+0x3b8>
 800bb62:	68a3      	ldr	r3, [r4, #8]
 800bb64:	459b      	cmp	fp, r3
 800bb66:	db19      	blt.n	800bb9c <__gethex+0x440>
 800bb68:	6861      	ldr	r1, [r4, #4]
 800bb6a:	ee18 0a10 	vmov	r0, s16
 800bb6e:	3101      	adds	r1, #1
 800bb70:	f000 f942 	bl	800bdf8 <_Balloc>
 800bb74:	4681      	mov	r9, r0
 800bb76:	b918      	cbnz	r0, 800bb80 <__gethex+0x424>
 800bb78:	4b1a      	ldr	r3, [pc, #104]	; (800bbe4 <__gethex+0x488>)
 800bb7a:	4602      	mov	r2, r0
 800bb7c:	2184      	movs	r1, #132	; 0x84
 800bb7e:	e6a8      	b.n	800b8d2 <__gethex+0x176>
 800bb80:	6922      	ldr	r2, [r4, #16]
 800bb82:	3202      	adds	r2, #2
 800bb84:	f104 010c 	add.w	r1, r4, #12
 800bb88:	0092      	lsls	r2, r2, #2
 800bb8a:	300c      	adds	r0, #12
 800bb8c:	f000 f91a 	bl	800bdc4 <memcpy>
 800bb90:	4621      	mov	r1, r4
 800bb92:	ee18 0a10 	vmov	r0, s16
 800bb96:	f000 f96f 	bl	800be78 <_Bfree>
 800bb9a:	464c      	mov	r4, r9
 800bb9c:	6923      	ldr	r3, [r4, #16]
 800bb9e:	1c5a      	adds	r2, r3, #1
 800bba0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bba4:	6122      	str	r2, [r4, #16]
 800bba6:	2201      	movs	r2, #1
 800bba8:	615a      	str	r2, [r3, #20]
 800bbaa:	e7bb      	b.n	800bb24 <__gethex+0x3c8>
 800bbac:	6922      	ldr	r2, [r4, #16]
 800bbae:	455a      	cmp	r2, fp
 800bbb0:	dd0b      	ble.n	800bbca <__gethex+0x46e>
 800bbb2:	2101      	movs	r1, #1
 800bbb4:	4620      	mov	r0, r4
 800bbb6:	f7ff fd6a 	bl	800b68e <rshift>
 800bbba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bbbe:	3501      	adds	r5, #1
 800bbc0:	42ab      	cmp	r3, r5
 800bbc2:	f6ff aed0 	blt.w	800b966 <__gethex+0x20a>
 800bbc6:	2701      	movs	r7, #1
 800bbc8:	e7c0      	b.n	800bb4c <__gethex+0x3f0>
 800bbca:	f016 061f 	ands.w	r6, r6, #31
 800bbce:	d0fa      	beq.n	800bbc6 <__gethex+0x46a>
 800bbd0:	4453      	add	r3, sl
 800bbd2:	f1c6 0620 	rsb	r6, r6, #32
 800bbd6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bbda:	f000 f9ff 	bl	800bfdc <__hi0bits>
 800bbde:	42b0      	cmp	r0, r6
 800bbe0:	dbe7      	blt.n	800bbb2 <__gethex+0x456>
 800bbe2:	e7f0      	b.n	800bbc6 <__gethex+0x46a>
 800bbe4:	0800e340 	.word	0x0800e340

0800bbe8 <L_shift>:
 800bbe8:	f1c2 0208 	rsb	r2, r2, #8
 800bbec:	0092      	lsls	r2, r2, #2
 800bbee:	b570      	push	{r4, r5, r6, lr}
 800bbf0:	f1c2 0620 	rsb	r6, r2, #32
 800bbf4:	6843      	ldr	r3, [r0, #4]
 800bbf6:	6804      	ldr	r4, [r0, #0]
 800bbf8:	fa03 f506 	lsl.w	r5, r3, r6
 800bbfc:	432c      	orrs	r4, r5
 800bbfe:	40d3      	lsrs	r3, r2
 800bc00:	6004      	str	r4, [r0, #0]
 800bc02:	f840 3f04 	str.w	r3, [r0, #4]!
 800bc06:	4288      	cmp	r0, r1
 800bc08:	d3f4      	bcc.n	800bbf4 <L_shift+0xc>
 800bc0a:	bd70      	pop	{r4, r5, r6, pc}

0800bc0c <__match>:
 800bc0c:	b530      	push	{r4, r5, lr}
 800bc0e:	6803      	ldr	r3, [r0, #0]
 800bc10:	3301      	adds	r3, #1
 800bc12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc16:	b914      	cbnz	r4, 800bc1e <__match+0x12>
 800bc18:	6003      	str	r3, [r0, #0]
 800bc1a:	2001      	movs	r0, #1
 800bc1c:	bd30      	pop	{r4, r5, pc}
 800bc1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc22:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bc26:	2d19      	cmp	r5, #25
 800bc28:	bf98      	it	ls
 800bc2a:	3220      	addls	r2, #32
 800bc2c:	42a2      	cmp	r2, r4
 800bc2e:	d0f0      	beq.n	800bc12 <__match+0x6>
 800bc30:	2000      	movs	r0, #0
 800bc32:	e7f3      	b.n	800bc1c <__match+0x10>

0800bc34 <__hexnan>:
 800bc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc38:	680b      	ldr	r3, [r1, #0]
 800bc3a:	115e      	asrs	r6, r3, #5
 800bc3c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bc40:	f013 031f 	ands.w	r3, r3, #31
 800bc44:	b087      	sub	sp, #28
 800bc46:	bf18      	it	ne
 800bc48:	3604      	addne	r6, #4
 800bc4a:	2500      	movs	r5, #0
 800bc4c:	1f37      	subs	r7, r6, #4
 800bc4e:	4690      	mov	r8, r2
 800bc50:	6802      	ldr	r2, [r0, #0]
 800bc52:	9301      	str	r3, [sp, #4]
 800bc54:	4682      	mov	sl, r0
 800bc56:	f846 5c04 	str.w	r5, [r6, #-4]
 800bc5a:	46b9      	mov	r9, r7
 800bc5c:	463c      	mov	r4, r7
 800bc5e:	9502      	str	r5, [sp, #8]
 800bc60:	46ab      	mov	fp, r5
 800bc62:	7851      	ldrb	r1, [r2, #1]
 800bc64:	1c53      	adds	r3, r2, #1
 800bc66:	9303      	str	r3, [sp, #12]
 800bc68:	b341      	cbz	r1, 800bcbc <__hexnan+0x88>
 800bc6a:	4608      	mov	r0, r1
 800bc6c:	9205      	str	r2, [sp, #20]
 800bc6e:	9104      	str	r1, [sp, #16]
 800bc70:	f7ff fd5f 	bl	800b732 <__hexdig_fun>
 800bc74:	2800      	cmp	r0, #0
 800bc76:	d14f      	bne.n	800bd18 <__hexnan+0xe4>
 800bc78:	9904      	ldr	r1, [sp, #16]
 800bc7a:	9a05      	ldr	r2, [sp, #20]
 800bc7c:	2920      	cmp	r1, #32
 800bc7e:	d818      	bhi.n	800bcb2 <__hexnan+0x7e>
 800bc80:	9b02      	ldr	r3, [sp, #8]
 800bc82:	459b      	cmp	fp, r3
 800bc84:	dd13      	ble.n	800bcae <__hexnan+0x7a>
 800bc86:	454c      	cmp	r4, r9
 800bc88:	d206      	bcs.n	800bc98 <__hexnan+0x64>
 800bc8a:	2d07      	cmp	r5, #7
 800bc8c:	dc04      	bgt.n	800bc98 <__hexnan+0x64>
 800bc8e:	462a      	mov	r2, r5
 800bc90:	4649      	mov	r1, r9
 800bc92:	4620      	mov	r0, r4
 800bc94:	f7ff ffa8 	bl	800bbe8 <L_shift>
 800bc98:	4544      	cmp	r4, r8
 800bc9a:	d950      	bls.n	800bd3e <__hexnan+0x10a>
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	f1a4 0904 	sub.w	r9, r4, #4
 800bca2:	f844 3c04 	str.w	r3, [r4, #-4]
 800bca6:	f8cd b008 	str.w	fp, [sp, #8]
 800bcaa:	464c      	mov	r4, r9
 800bcac:	461d      	mov	r5, r3
 800bcae:	9a03      	ldr	r2, [sp, #12]
 800bcb0:	e7d7      	b.n	800bc62 <__hexnan+0x2e>
 800bcb2:	2929      	cmp	r1, #41	; 0x29
 800bcb4:	d156      	bne.n	800bd64 <__hexnan+0x130>
 800bcb6:	3202      	adds	r2, #2
 800bcb8:	f8ca 2000 	str.w	r2, [sl]
 800bcbc:	f1bb 0f00 	cmp.w	fp, #0
 800bcc0:	d050      	beq.n	800bd64 <__hexnan+0x130>
 800bcc2:	454c      	cmp	r4, r9
 800bcc4:	d206      	bcs.n	800bcd4 <__hexnan+0xa0>
 800bcc6:	2d07      	cmp	r5, #7
 800bcc8:	dc04      	bgt.n	800bcd4 <__hexnan+0xa0>
 800bcca:	462a      	mov	r2, r5
 800bccc:	4649      	mov	r1, r9
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f7ff ff8a 	bl	800bbe8 <L_shift>
 800bcd4:	4544      	cmp	r4, r8
 800bcd6:	d934      	bls.n	800bd42 <__hexnan+0x10e>
 800bcd8:	f1a8 0204 	sub.w	r2, r8, #4
 800bcdc:	4623      	mov	r3, r4
 800bcde:	f853 1b04 	ldr.w	r1, [r3], #4
 800bce2:	f842 1f04 	str.w	r1, [r2, #4]!
 800bce6:	429f      	cmp	r7, r3
 800bce8:	d2f9      	bcs.n	800bcde <__hexnan+0xaa>
 800bcea:	1b3b      	subs	r3, r7, r4
 800bcec:	f023 0303 	bic.w	r3, r3, #3
 800bcf0:	3304      	adds	r3, #4
 800bcf2:	3401      	adds	r4, #1
 800bcf4:	3e03      	subs	r6, #3
 800bcf6:	42b4      	cmp	r4, r6
 800bcf8:	bf88      	it	hi
 800bcfa:	2304      	movhi	r3, #4
 800bcfc:	4443      	add	r3, r8
 800bcfe:	2200      	movs	r2, #0
 800bd00:	f843 2b04 	str.w	r2, [r3], #4
 800bd04:	429f      	cmp	r7, r3
 800bd06:	d2fb      	bcs.n	800bd00 <__hexnan+0xcc>
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	b91b      	cbnz	r3, 800bd14 <__hexnan+0xe0>
 800bd0c:	4547      	cmp	r7, r8
 800bd0e:	d127      	bne.n	800bd60 <__hexnan+0x12c>
 800bd10:	2301      	movs	r3, #1
 800bd12:	603b      	str	r3, [r7, #0]
 800bd14:	2005      	movs	r0, #5
 800bd16:	e026      	b.n	800bd66 <__hexnan+0x132>
 800bd18:	3501      	adds	r5, #1
 800bd1a:	2d08      	cmp	r5, #8
 800bd1c:	f10b 0b01 	add.w	fp, fp, #1
 800bd20:	dd06      	ble.n	800bd30 <__hexnan+0xfc>
 800bd22:	4544      	cmp	r4, r8
 800bd24:	d9c3      	bls.n	800bcae <__hexnan+0x7a>
 800bd26:	2300      	movs	r3, #0
 800bd28:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd2c:	2501      	movs	r5, #1
 800bd2e:	3c04      	subs	r4, #4
 800bd30:	6822      	ldr	r2, [r4, #0]
 800bd32:	f000 000f 	and.w	r0, r0, #15
 800bd36:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bd3a:	6022      	str	r2, [r4, #0]
 800bd3c:	e7b7      	b.n	800bcae <__hexnan+0x7a>
 800bd3e:	2508      	movs	r5, #8
 800bd40:	e7b5      	b.n	800bcae <__hexnan+0x7a>
 800bd42:	9b01      	ldr	r3, [sp, #4]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d0df      	beq.n	800bd08 <__hexnan+0xd4>
 800bd48:	f04f 32ff 	mov.w	r2, #4294967295
 800bd4c:	f1c3 0320 	rsb	r3, r3, #32
 800bd50:	fa22 f303 	lsr.w	r3, r2, r3
 800bd54:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bd58:	401a      	ands	r2, r3
 800bd5a:	f846 2c04 	str.w	r2, [r6, #-4]
 800bd5e:	e7d3      	b.n	800bd08 <__hexnan+0xd4>
 800bd60:	3f04      	subs	r7, #4
 800bd62:	e7d1      	b.n	800bd08 <__hexnan+0xd4>
 800bd64:	2004      	movs	r0, #4
 800bd66:	b007      	add	sp, #28
 800bd68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bd6c <_localeconv_r>:
 800bd6c:	4800      	ldr	r0, [pc, #0]	; (800bd70 <_localeconv_r+0x4>)
 800bd6e:	4770      	bx	lr
 800bd70:	20000184 	.word	0x20000184

0800bd74 <__retarget_lock_init_recursive>:
 800bd74:	4770      	bx	lr

0800bd76 <__retarget_lock_acquire_recursive>:
 800bd76:	4770      	bx	lr

0800bd78 <__retarget_lock_release_recursive>:
 800bd78:	4770      	bx	lr
	...

0800bd7c <_lseek_r>:
 800bd7c:	b538      	push	{r3, r4, r5, lr}
 800bd7e:	4d07      	ldr	r5, [pc, #28]	; (800bd9c <_lseek_r+0x20>)
 800bd80:	4604      	mov	r4, r0
 800bd82:	4608      	mov	r0, r1
 800bd84:	4611      	mov	r1, r2
 800bd86:	2200      	movs	r2, #0
 800bd88:	602a      	str	r2, [r5, #0]
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	f7f6 f80a 	bl	8001da4 <_lseek>
 800bd90:	1c43      	adds	r3, r0, #1
 800bd92:	d102      	bne.n	800bd9a <_lseek_r+0x1e>
 800bd94:	682b      	ldr	r3, [r5, #0]
 800bd96:	b103      	cbz	r3, 800bd9a <_lseek_r+0x1e>
 800bd98:	6023      	str	r3, [r4, #0]
 800bd9a:	bd38      	pop	{r3, r4, r5, pc}
 800bd9c:	2000080c 	.word	0x2000080c

0800bda0 <__ascii_mbtowc>:
 800bda0:	b082      	sub	sp, #8
 800bda2:	b901      	cbnz	r1, 800bda6 <__ascii_mbtowc+0x6>
 800bda4:	a901      	add	r1, sp, #4
 800bda6:	b142      	cbz	r2, 800bdba <__ascii_mbtowc+0x1a>
 800bda8:	b14b      	cbz	r3, 800bdbe <__ascii_mbtowc+0x1e>
 800bdaa:	7813      	ldrb	r3, [r2, #0]
 800bdac:	600b      	str	r3, [r1, #0]
 800bdae:	7812      	ldrb	r2, [r2, #0]
 800bdb0:	1e10      	subs	r0, r2, #0
 800bdb2:	bf18      	it	ne
 800bdb4:	2001      	movne	r0, #1
 800bdb6:	b002      	add	sp, #8
 800bdb8:	4770      	bx	lr
 800bdba:	4610      	mov	r0, r2
 800bdbc:	e7fb      	b.n	800bdb6 <__ascii_mbtowc+0x16>
 800bdbe:	f06f 0001 	mvn.w	r0, #1
 800bdc2:	e7f8      	b.n	800bdb6 <__ascii_mbtowc+0x16>

0800bdc4 <memcpy>:
 800bdc4:	440a      	add	r2, r1
 800bdc6:	4291      	cmp	r1, r2
 800bdc8:	f100 33ff 	add.w	r3, r0, #4294967295
 800bdcc:	d100      	bne.n	800bdd0 <memcpy+0xc>
 800bdce:	4770      	bx	lr
 800bdd0:	b510      	push	{r4, lr}
 800bdd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdda:	4291      	cmp	r1, r2
 800bddc:	d1f9      	bne.n	800bdd2 <memcpy+0xe>
 800bdde:	bd10      	pop	{r4, pc}

0800bde0 <__malloc_lock>:
 800bde0:	4801      	ldr	r0, [pc, #4]	; (800bde8 <__malloc_lock+0x8>)
 800bde2:	f7ff bfc8 	b.w	800bd76 <__retarget_lock_acquire_recursive>
 800bde6:	bf00      	nop
 800bde8:	20000808 	.word	0x20000808

0800bdec <__malloc_unlock>:
 800bdec:	4801      	ldr	r0, [pc, #4]	; (800bdf4 <__malloc_unlock+0x8>)
 800bdee:	f7ff bfc3 	b.w	800bd78 <__retarget_lock_release_recursive>
 800bdf2:	bf00      	nop
 800bdf4:	20000808 	.word	0x20000808

0800bdf8 <_Balloc>:
 800bdf8:	b570      	push	{r4, r5, r6, lr}
 800bdfa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bdfc:	4604      	mov	r4, r0
 800bdfe:	460d      	mov	r5, r1
 800be00:	b976      	cbnz	r6, 800be20 <_Balloc+0x28>
 800be02:	2010      	movs	r0, #16
 800be04:	f7fc fa06 	bl	8008214 <malloc>
 800be08:	4602      	mov	r2, r0
 800be0a:	6260      	str	r0, [r4, #36]	; 0x24
 800be0c:	b920      	cbnz	r0, 800be18 <_Balloc+0x20>
 800be0e:	4b18      	ldr	r3, [pc, #96]	; (800be70 <_Balloc+0x78>)
 800be10:	4818      	ldr	r0, [pc, #96]	; (800be74 <_Balloc+0x7c>)
 800be12:	2166      	movs	r1, #102	; 0x66
 800be14:	f001 fa68 	bl	800d2e8 <__assert_func>
 800be18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be1c:	6006      	str	r6, [r0, #0]
 800be1e:	60c6      	str	r6, [r0, #12]
 800be20:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800be22:	68f3      	ldr	r3, [r6, #12]
 800be24:	b183      	cbz	r3, 800be48 <_Balloc+0x50>
 800be26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be28:	68db      	ldr	r3, [r3, #12]
 800be2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be2e:	b9b8      	cbnz	r0, 800be60 <_Balloc+0x68>
 800be30:	2101      	movs	r1, #1
 800be32:	fa01 f605 	lsl.w	r6, r1, r5
 800be36:	1d72      	adds	r2, r6, #5
 800be38:	0092      	lsls	r2, r2, #2
 800be3a:	4620      	mov	r0, r4
 800be3c:	f000 fc9d 	bl	800c77a <_calloc_r>
 800be40:	b160      	cbz	r0, 800be5c <_Balloc+0x64>
 800be42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be46:	e00e      	b.n	800be66 <_Balloc+0x6e>
 800be48:	2221      	movs	r2, #33	; 0x21
 800be4a:	2104      	movs	r1, #4
 800be4c:	4620      	mov	r0, r4
 800be4e:	f000 fc94 	bl	800c77a <_calloc_r>
 800be52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be54:	60f0      	str	r0, [r6, #12]
 800be56:	68db      	ldr	r3, [r3, #12]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d1e4      	bne.n	800be26 <_Balloc+0x2e>
 800be5c:	2000      	movs	r0, #0
 800be5e:	bd70      	pop	{r4, r5, r6, pc}
 800be60:	6802      	ldr	r2, [r0, #0]
 800be62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be66:	2300      	movs	r3, #0
 800be68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be6c:	e7f7      	b.n	800be5e <_Balloc+0x66>
 800be6e:	bf00      	nop
 800be70:	0800e2ce 	.word	0x0800e2ce
 800be74:	0800e430 	.word	0x0800e430

0800be78 <_Bfree>:
 800be78:	b570      	push	{r4, r5, r6, lr}
 800be7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800be7c:	4605      	mov	r5, r0
 800be7e:	460c      	mov	r4, r1
 800be80:	b976      	cbnz	r6, 800bea0 <_Bfree+0x28>
 800be82:	2010      	movs	r0, #16
 800be84:	f7fc f9c6 	bl	8008214 <malloc>
 800be88:	4602      	mov	r2, r0
 800be8a:	6268      	str	r0, [r5, #36]	; 0x24
 800be8c:	b920      	cbnz	r0, 800be98 <_Bfree+0x20>
 800be8e:	4b09      	ldr	r3, [pc, #36]	; (800beb4 <_Bfree+0x3c>)
 800be90:	4809      	ldr	r0, [pc, #36]	; (800beb8 <_Bfree+0x40>)
 800be92:	218a      	movs	r1, #138	; 0x8a
 800be94:	f001 fa28 	bl	800d2e8 <__assert_func>
 800be98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be9c:	6006      	str	r6, [r0, #0]
 800be9e:	60c6      	str	r6, [r0, #12]
 800bea0:	b13c      	cbz	r4, 800beb2 <_Bfree+0x3a>
 800bea2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bea4:	6862      	ldr	r2, [r4, #4]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800beac:	6021      	str	r1, [r4, #0]
 800beae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800beb2:	bd70      	pop	{r4, r5, r6, pc}
 800beb4:	0800e2ce 	.word	0x0800e2ce
 800beb8:	0800e430 	.word	0x0800e430

0800bebc <__multadd>:
 800bebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bec0:	690d      	ldr	r5, [r1, #16]
 800bec2:	4607      	mov	r7, r0
 800bec4:	460c      	mov	r4, r1
 800bec6:	461e      	mov	r6, r3
 800bec8:	f101 0c14 	add.w	ip, r1, #20
 800becc:	2000      	movs	r0, #0
 800bece:	f8dc 3000 	ldr.w	r3, [ip]
 800bed2:	b299      	uxth	r1, r3
 800bed4:	fb02 6101 	mla	r1, r2, r1, r6
 800bed8:	0c1e      	lsrs	r6, r3, #16
 800beda:	0c0b      	lsrs	r3, r1, #16
 800bedc:	fb02 3306 	mla	r3, r2, r6, r3
 800bee0:	b289      	uxth	r1, r1
 800bee2:	3001      	adds	r0, #1
 800bee4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bee8:	4285      	cmp	r5, r0
 800beea:	f84c 1b04 	str.w	r1, [ip], #4
 800beee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bef2:	dcec      	bgt.n	800bece <__multadd+0x12>
 800bef4:	b30e      	cbz	r6, 800bf3a <__multadd+0x7e>
 800bef6:	68a3      	ldr	r3, [r4, #8]
 800bef8:	42ab      	cmp	r3, r5
 800befa:	dc19      	bgt.n	800bf30 <__multadd+0x74>
 800befc:	6861      	ldr	r1, [r4, #4]
 800befe:	4638      	mov	r0, r7
 800bf00:	3101      	adds	r1, #1
 800bf02:	f7ff ff79 	bl	800bdf8 <_Balloc>
 800bf06:	4680      	mov	r8, r0
 800bf08:	b928      	cbnz	r0, 800bf16 <__multadd+0x5a>
 800bf0a:	4602      	mov	r2, r0
 800bf0c:	4b0c      	ldr	r3, [pc, #48]	; (800bf40 <__multadd+0x84>)
 800bf0e:	480d      	ldr	r0, [pc, #52]	; (800bf44 <__multadd+0x88>)
 800bf10:	21b5      	movs	r1, #181	; 0xb5
 800bf12:	f001 f9e9 	bl	800d2e8 <__assert_func>
 800bf16:	6922      	ldr	r2, [r4, #16]
 800bf18:	3202      	adds	r2, #2
 800bf1a:	f104 010c 	add.w	r1, r4, #12
 800bf1e:	0092      	lsls	r2, r2, #2
 800bf20:	300c      	adds	r0, #12
 800bf22:	f7ff ff4f 	bl	800bdc4 <memcpy>
 800bf26:	4621      	mov	r1, r4
 800bf28:	4638      	mov	r0, r7
 800bf2a:	f7ff ffa5 	bl	800be78 <_Bfree>
 800bf2e:	4644      	mov	r4, r8
 800bf30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf34:	3501      	adds	r5, #1
 800bf36:	615e      	str	r6, [r3, #20]
 800bf38:	6125      	str	r5, [r4, #16]
 800bf3a:	4620      	mov	r0, r4
 800bf3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf40:	0800e340 	.word	0x0800e340
 800bf44:	0800e430 	.word	0x0800e430

0800bf48 <__s2b>:
 800bf48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf4c:	460c      	mov	r4, r1
 800bf4e:	4615      	mov	r5, r2
 800bf50:	461f      	mov	r7, r3
 800bf52:	2209      	movs	r2, #9
 800bf54:	3308      	adds	r3, #8
 800bf56:	4606      	mov	r6, r0
 800bf58:	fb93 f3f2 	sdiv	r3, r3, r2
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	2201      	movs	r2, #1
 800bf60:	429a      	cmp	r2, r3
 800bf62:	db09      	blt.n	800bf78 <__s2b+0x30>
 800bf64:	4630      	mov	r0, r6
 800bf66:	f7ff ff47 	bl	800bdf8 <_Balloc>
 800bf6a:	b940      	cbnz	r0, 800bf7e <__s2b+0x36>
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	4b19      	ldr	r3, [pc, #100]	; (800bfd4 <__s2b+0x8c>)
 800bf70:	4819      	ldr	r0, [pc, #100]	; (800bfd8 <__s2b+0x90>)
 800bf72:	21ce      	movs	r1, #206	; 0xce
 800bf74:	f001 f9b8 	bl	800d2e8 <__assert_func>
 800bf78:	0052      	lsls	r2, r2, #1
 800bf7a:	3101      	adds	r1, #1
 800bf7c:	e7f0      	b.n	800bf60 <__s2b+0x18>
 800bf7e:	9b08      	ldr	r3, [sp, #32]
 800bf80:	6143      	str	r3, [r0, #20]
 800bf82:	2d09      	cmp	r5, #9
 800bf84:	f04f 0301 	mov.w	r3, #1
 800bf88:	6103      	str	r3, [r0, #16]
 800bf8a:	dd16      	ble.n	800bfba <__s2b+0x72>
 800bf8c:	f104 0909 	add.w	r9, r4, #9
 800bf90:	46c8      	mov	r8, r9
 800bf92:	442c      	add	r4, r5
 800bf94:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bf98:	4601      	mov	r1, r0
 800bf9a:	3b30      	subs	r3, #48	; 0x30
 800bf9c:	220a      	movs	r2, #10
 800bf9e:	4630      	mov	r0, r6
 800bfa0:	f7ff ff8c 	bl	800bebc <__multadd>
 800bfa4:	45a0      	cmp	r8, r4
 800bfa6:	d1f5      	bne.n	800bf94 <__s2b+0x4c>
 800bfa8:	f1a5 0408 	sub.w	r4, r5, #8
 800bfac:	444c      	add	r4, r9
 800bfae:	1b2d      	subs	r5, r5, r4
 800bfb0:	1963      	adds	r3, r4, r5
 800bfb2:	42bb      	cmp	r3, r7
 800bfb4:	db04      	blt.n	800bfc0 <__s2b+0x78>
 800bfb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfba:	340a      	adds	r4, #10
 800bfbc:	2509      	movs	r5, #9
 800bfbe:	e7f6      	b.n	800bfae <__s2b+0x66>
 800bfc0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bfc4:	4601      	mov	r1, r0
 800bfc6:	3b30      	subs	r3, #48	; 0x30
 800bfc8:	220a      	movs	r2, #10
 800bfca:	4630      	mov	r0, r6
 800bfcc:	f7ff ff76 	bl	800bebc <__multadd>
 800bfd0:	e7ee      	b.n	800bfb0 <__s2b+0x68>
 800bfd2:	bf00      	nop
 800bfd4:	0800e340 	.word	0x0800e340
 800bfd8:	0800e430 	.word	0x0800e430

0800bfdc <__hi0bits>:
 800bfdc:	0c03      	lsrs	r3, r0, #16
 800bfde:	041b      	lsls	r3, r3, #16
 800bfe0:	b9d3      	cbnz	r3, 800c018 <__hi0bits+0x3c>
 800bfe2:	0400      	lsls	r0, r0, #16
 800bfe4:	2310      	movs	r3, #16
 800bfe6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bfea:	bf04      	itt	eq
 800bfec:	0200      	lsleq	r0, r0, #8
 800bfee:	3308      	addeq	r3, #8
 800bff0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bff4:	bf04      	itt	eq
 800bff6:	0100      	lsleq	r0, r0, #4
 800bff8:	3304      	addeq	r3, #4
 800bffa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bffe:	bf04      	itt	eq
 800c000:	0080      	lsleq	r0, r0, #2
 800c002:	3302      	addeq	r3, #2
 800c004:	2800      	cmp	r0, #0
 800c006:	db05      	blt.n	800c014 <__hi0bits+0x38>
 800c008:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c00c:	f103 0301 	add.w	r3, r3, #1
 800c010:	bf08      	it	eq
 800c012:	2320      	moveq	r3, #32
 800c014:	4618      	mov	r0, r3
 800c016:	4770      	bx	lr
 800c018:	2300      	movs	r3, #0
 800c01a:	e7e4      	b.n	800bfe6 <__hi0bits+0xa>

0800c01c <__lo0bits>:
 800c01c:	6803      	ldr	r3, [r0, #0]
 800c01e:	f013 0207 	ands.w	r2, r3, #7
 800c022:	4601      	mov	r1, r0
 800c024:	d00b      	beq.n	800c03e <__lo0bits+0x22>
 800c026:	07da      	lsls	r2, r3, #31
 800c028:	d423      	bmi.n	800c072 <__lo0bits+0x56>
 800c02a:	0798      	lsls	r0, r3, #30
 800c02c:	bf49      	itett	mi
 800c02e:	085b      	lsrmi	r3, r3, #1
 800c030:	089b      	lsrpl	r3, r3, #2
 800c032:	2001      	movmi	r0, #1
 800c034:	600b      	strmi	r3, [r1, #0]
 800c036:	bf5c      	itt	pl
 800c038:	600b      	strpl	r3, [r1, #0]
 800c03a:	2002      	movpl	r0, #2
 800c03c:	4770      	bx	lr
 800c03e:	b298      	uxth	r0, r3
 800c040:	b9a8      	cbnz	r0, 800c06e <__lo0bits+0x52>
 800c042:	0c1b      	lsrs	r3, r3, #16
 800c044:	2010      	movs	r0, #16
 800c046:	b2da      	uxtb	r2, r3
 800c048:	b90a      	cbnz	r2, 800c04e <__lo0bits+0x32>
 800c04a:	3008      	adds	r0, #8
 800c04c:	0a1b      	lsrs	r3, r3, #8
 800c04e:	071a      	lsls	r2, r3, #28
 800c050:	bf04      	itt	eq
 800c052:	091b      	lsreq	r3, r3, #4
 800c054:	3004      	addeq	r0, #4
 800c056:	079a      	lsls	r2, r3, #30
 800c058:	bf04      	itt	eq
 800c05a:	089b      	lsreq	r3, r3, #2
 800c05c:	3002      	addeq	r0, #2
 800c05e:	07da      	lsls	r2, r3, #31
 800c060:	d403      	bmi.n	800c06a <__lo0bits+0x4e>
 800c062:	085b      	lsrs	r3, r3, #1
 800c064:	f100 0001 	add.w	r0, r0, #1
 800c068:	d005      	beq.n	800c076 <__lo0bits+0x5a>
 800c06a:	600b      	str	r3, [r1, #0]
 800c06c:	4770      	bx	lr
 800c06e:	4610      	mov	r0, r2
 800c070:	e7e9      	b.n	800c046 <__lo0bits+0x2a>
 800c072:	2000      	movs	r0, #0
 800c074:	4770      	bx	lr
 800c076:	2020      	movs	r0, #32
 800c078:	4770      	bx	lr
	...

0800c07c <__i2b>:
 800c07c:	b510      	push	{r4, lr}
 800c07e:	460c      	mov	r4, r1
 800c080:	2101      	movs	r1, #1
 800c082:	f7ff feb9 	bl	800bdf8 <_Balloc>
 800c086:	4602      	mov	r2, r0
 800c088:	b928      	cbnz	r0, 800c096 <__i2b+0x1a>
 800c08a:	4b05      	ldr	r3, [pc, #20]	; (800c0a0 <__i2b+0x24>)
 800c08c:	4805      	ldr	r0, [pc, #20]	; (800c0a4 <__i2b+0x28>)
 800c08e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c092:	f001 f929 	bl	800d2e8 <__assert_func>
 800c096:	2301      	movs	r3, #1
 800c098:	6144      	str	r4, [r0, #20]
 800c09a:	6103      	str	r3, [r0, #16]
 800c09c:	bd10      	pop	{r4, pc}
 800c09e:	bf00      	nop
 800c0a0:	0800e340 	.word	0x0800e340
 800c0a4:	0800e430 	.word	0x0800e430

0800c0a8 <__multiply>:
 800c0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ac:	4691      	mov	r9, r2
 800c0ae:	690a      	ldr	r2, [r1, #16]
 800c0b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	bfb8      	it	lt
 800c0b8:	460b      	movlt	r3, r1
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	bfbc      	itt	lt
 800c0be:	464c      	movlt	r4, r9
 800c0c0:	4699      	movlt	r9, r3
 800c0c2:	6927      	ldr	r7, [r4, #16]
 800c0c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0c8:	68a3      	ldr	r3, [r4, #8]
 800c0ca:	6861      	ldr	r1, [r4, #4]
 800c0cc:	eb07 060a 	add.w	r6, r7, sl
 800c0d0:	42b3      	cmp	r3, r6
 800c0d2:	b085      	sub	sp, #20
 800c0d4:	bfb8      	it	lt
 800c0d6:	3101      	addlt	r1, #1
 800c0d8:	f7ff fe8e 	bl	800bdf8 <_Balloc>
 800c0dc:	b930      	cbnz	r0, 800c0ec <__multiply+0x44>
 800c0de:	4602      	mov	r2, r0
 800c0e0:	4b44      	ldr	r3, [pc, #272]	; (800c1f4 <__multiply+0x14c>)
 800c0e2:	4845      	ldr	r0, [pc, #276]	; (800c1f8 <__multiply+0x150>)
 800c0e4:	f240 115d 	movw	r1, #349	; 0x15d
 800c0e8:	f001 f8fe 	bl	800d2e8 <__assert_func>
 800c0ec:	f100 0514 	add.w	r5, r0, #20
 800c0f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c0f4:	462b      	mov	r3, r5
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	4543      	cmp	r3, r8
 800c0fa:	d321      	bcc.n	800c140 <__multiply+0x98>
 800c0fc:	f104 0314 	add.w	r3, r4, #20
 800c100:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c104:	f109 0314 	add.w	r3, r9, #20
 800c108:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c10c:	9202      	str	r2, [sp, #8]
 800c10e:	1b3a      	subs	r2, r7, r4
 800c110:	3a15      	subs	r2, #21
 800c112:	f022 0203 	bic.w	r2, r2, #3
 800c116:	3204      	adds	r2, #4
 800c118:	f104 0115 	add.w	r1, r4, #21
 800c11c:	428f      	cmp	r7, r1
 800c11e:	bf38      	it	cc
 800c120:	2204      	movcc	r2, #4
 800c122:	9201      	str	r2, [sp, #4]
 800c124:	9a02      	ldr	r2, [sp, #8]
 800c126:	9303      	str	r3, [sp, #12]
 800c128:	429a      	cmp	r2, r3
 800c12a:	d80c      	bhi.n	800c146 <__multiply+0x9e>
 800c12c:	2e00      	cmp	r6, #0
 800c12e:	dd03      	ble.n	800c138 <__multiply+0x90>
 800c130:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c134:	2b00      	cmp	r3, #0
 800c136:	d05a      	beq.n	800c1ee <__multiply+0x146>
 800c138:	6106      	str	r6, [r0, #16]
 800c13a:	b005      	add	sp, #20
 800c13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c140:	f843 2b04 	str.w	r2, [r3], #4
 800c144:	e7d8      	b.n	800c0f8 <__multiply+0x50>
 800c146:	f8b3 a000 	ldrh.w	sl, [r3]
 800c14a:	f1ba 0f00 	cmp.w	sl, #0
 800c14e:	d024      	beq.n	800c19a <__multiply+0xf2>
 800c150:	f104 0e14 	add.w	lr, r4, #20
 800c154:	46a9      	mov	r9, r5
 800c156:	f04f 0c00 	mov.w	ip, #0
 800c15a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c15e:	f8d9 1000 	ldr.w	r1, [r9]
 800c162:	fa1f fb82 	uxth.w	fp, r2
 800c166:	b289      	uxth	r1, r1
 800c168:	fb0a 110b 	mla	r1, sl, fp, r1
 800c16c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c170:	f8d9 2000 	ldr.w	r2, [r9]
 800c174:	4461      	add	r1, ip
 800c176:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c17a:	fb0a c20b 	mla	r2, sl, fp, ip
 800c17e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c182:	b289      	uxth	r1, r1
 800c184:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c188:	4577      	cmp	r7, lr
 800c18a:	f849 1b04 	str.w	r1, [r9], #4
 800c18e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c192:	d8e2      	bhi.n	800c15a <__multiply+0xb2>
 800c194:	9a01      	ldr	r2, [sp, #4]
 800c196:	f845 c002 	str.w	ip, [r5, r2]
 800c19a:	9a03      	ldr	r2, [sp, #12]
 800c19c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c1a0:	3304      	adds	r3, #4
 800c1a2:	f1b9 0f00 	cmp.w	r9, #0
 800c1a6:	d020      	beq.n	800c1ea <__multiply+0x142>
 800c1a8:	6829      	ldr	r1, [r5, #0]
 800c1aa:	f104 0c14 	add.w	ip, r4, #20
 800c1ae:	46ae      	mov	lr, r5
 800c1b0:	f04f 0a00 	mov.w	sl, #0
 800c1b4:	f8bc b000 	ldrh.w	fp, [ip]
 800c1b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c1bc:	fb09 220b 	mla	r2, r9, fp, r2
 800c1c0:	4492      	add	sl, r2
 800c1c2:	b289      	uxth	r1, r1
 800c1c4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c1c8:	f84e 1b04 	str.w	r1, [lr], #4
 800c1cc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c1d0:	f8be 1000 	ldrh.w	r1, [lr]
 800c1d4:	0c12      	lsrs	r2, r2, #16
 800c1d6:	fb09 1102 	mla	r1, r9, r2, r1
 800c1da:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c1de:	4567      	cmp	r7, ip
 800c1e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c1e4:	d8e6      	bhi.n	800c1b4 <__multiply+0x10c>
 800c1e6:	9a01      	ldr	r2, [sp, #4]
 800c1e8:	50a9      	str	r1, [r5, r2]
 800c1ea:	3504      	adds	r5, #4
 800c1ec:	e79a      	b.n	800c124 <__multiply+0x7c>
 800c1ee:	3e01      	subs	r6, #1
 800c1f0:	e79c      	b.n	800c12c <__multiply+0x84>
 800c1f2:	bf00      	nop
 800c1f4:	0800e340 	.word	0x0800e340
 800c1f8:	0800e430 	.word	0x0800e430

0800c1fc <__pow5mult>:
 800c1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c200:	4615      	mov	r5, r2
 800c202:	f012 0203 	ands.w	r2, r2, #3
 800c206:	4606      	mov	r6, r0
 800c208:	460f      	mov	r7, r1
 800c20a:	d007      	beq.n	800c21c <__pow5mult+0x20>
 800c20c:	4c25      	ldr	r4, [pc, #148]	; (800c2a4 <__pow5mult+0xa8>)
 800c20e:	3a01      	subs	r2, #1
 800c210:	2300      	movs	r3, #0
 800c212:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c216:	f7ff fe51 	bl	800bebc <__multadd>
 800c21a:	4607      	mov	r7, r0
 800c21c:	10ad      	asrs	r5, r5, #2
 800c21e:	d03d      	beq.n	800c29c <__pow5mult+0xa0>
 800c220:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c222:	b97c      	cbnz	r4, 800c244 <__pow5mult+0x48>
 800c224:	2010      	movs	r0, #16
 800c226:	f7fb fff5 	bl	8008214 <malloc>
 800c22a:	4602      	mov	r2, r0
 800c22c:	6270      	str	r0, [r6, #36]	; 0x24
 800c22e:	b928      	cbnz	r0, 800c23c <__pow5mult+0x40>
 800c230:	4b1d      	ldr	r3, [pc, #116]	; (800c2a8 <__pow5mult+0xac>)
 800c232:	481e      	ldr	r0, [pc, #120]	; (800c2ac <__pow5mult+0xb0>)
 800c234:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c238:	f001 f856 	bl	800d2e8 <__assert_func>
 800c23c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c240:	6004      	str	r4, [r0, #0]
 800c242:	60c4      	str	r4, [r0, #12]
 800c244:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c248:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c24c:	b94c      	cbnz	r4, 800c262 <__pow5mult+0x66>
 800c24e:	f240 2171 	movw	r1, #625	; 0x271
 800c252:	4630      	mov	r0, r6
 800c254:	f7ff ff12 	bl	800c07c <__i2b>
 800c258:	2300      	movs	r3, #0
 800c25a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c25e:	4604      	mov	r4, r0
 800c260:	6003      	str	r3, [r0, #0]
 800c262:	f04f 0900 	mov.w	r9, #0
 800c266:	07eb      	lsls	r3, r5, #31
 800c268:	d50a      	bpl.n	800c280 <__pow5mult+0x84>
 800c26a:	4639      	mov	r1, r7
 800c26c:	4622      	mov	r2, r4
 800c26e:	4630      	mov	r0, r6
 800c270:	f7ff ff1a 	bl	800c0a8 <__multiply>
 800c274:	4639      	mov	r1, r7
 800c276:	4680      	mov	r8, r0
 800c278:	4630      	mov	r0, r6
 800c27a:	f7ff fdfd 	bl	800be78 <_Bfree>
 800c27e:	4647      	mov	r7, r8
 800c280:	106d      	asrs	r5, r5, #1
 800c282:	d00b      	beq.n	800c29c <__pow5mult+0xa0>
 800c284:	6820      	ldr	r0, [r4, #0]
 800c286:	b938      	cbnz	r0, 800c298 <__pow5mult+0x9c>
 800c288:	4622      	mov	r2, r4
 800c28a:	4621      	mov	r1, r4
 800c28c:	4630      	mov	r0, r6
 800c28e:	f7ff ff0b 	bl	800c0a8 <__multiply>
 800c292:	6020      	str	r0, [r4, #0]
 800c294:	f8c0 9000 	str.w	r9, [r0]
 800c298:	4604      	mov	r4, r0
 800c29a:	e7e4      	b.n	800c266 <__pow5mult+0x6a>
 800c29c:	4638      	mov	r0, r7
 800c29e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2a2:	bf00      	nop
 800c2a4:	0800e580 	.word	0x0800e580
 800c2a8:	0800e2ce 	.word	0x0800e2ce
 800c2ac:	0800e430 	.word	0x0800e430

0800c2b0 <__lshift>:
 800c2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2b4:	460c      	mov	r4, r1
 800c2b6:	6849      	ldr	r1, [r1, #4]
 800c2b8:	6923      	ldr	r3, [r4, #16]
 800c2ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c2be:	68a3      	ldr	r3, [r4, #8]
 800c2c0:	4607      	mov	r7, r0
 800c2c2:	4691      	mov	r9, r2
 800c2c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2c8:	f108 0601 	add.w	r6, r8, #1
 800c2cc:	42b3      	cmp	r3, r6
 800c2ce:	db0b      	blt.n	800c2e8 <__lshift+0x38>
 800c2d0:	4638      	mov	r0, r7
 800c2d2:	f7ff fd91 	bl	800bdf8 <_Balloc>
 800c2d6:	4605      	mov	r5, r0
 800c2d8:	b948      	cbnz	r0, 800c2ee <__lshift+0x3e>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	4b2a      	ldr	r3, [pc, #168]	; (800c388 <__lshift+0xd8>)
 800c2de:	482b      	ldr	r0, [pc, #172]	; (800c38c <__lshift+0xdc>)
 800c2e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c2e4:	f001 f800 	bl	800d2e8 <__assert_func>
 800c2e8:	3101      	adds	r1, #1
 800c2ea:	005b      	lsls	r3, r3, #1
 800c2ec:	e7ee      	b.n	800c2cc <__lshift+0x1c>
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	f100 0114 	add.w	r1, r0, #20
 800c2f4:	f100 0210 	add.w	r2, r0, #16
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	4553      	cmp	r3, sl
 800c2fc:	db37      	blt.n	800c36e <__lshift+0xbe>
 800c2fe:	6920      	ldr	r0, [r4, #16]
 800c300:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c304:	f104 0314 	add.w	r3, r4, #20
 800c308:	f019 091f 	ands.w	r9, r9, #31
 800c30c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c310:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c314:	d02f      	beq.n	800c376 <__lshift+0xc6>
 800c316:	f1c9 0e20 	rsb	lr, r9, #32
 800c31a:	468a      	mov	sl, r1
 800c31c:	f04f 0c00 	mov.w	ip, #0
 800c320:	681a      	ldr	r2, [r3, #0]
 800c322:	fa02 f209 	lsl.w	r2, r2, r9
 800c326:	ea42 020c 	orr.w	r2, r2, ip
 800c32a:	f84a 2b04 	str.w	r2, [sl], #4
 800c32e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c332:	4298      	cmp	r0, r3
 800c334:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c338:	d8f2      	bhi.n	800c320 <__lshift+0x70>
 800c33a:	1b03      	subs	r3, r0, r4
 800c33c:	3b15      	subs	r3, #21
 800c33e:	f023 0303 	bic.w	r3, r3, #3
 800c342:	3304      	adds	r3, #4
 800c344:	f104 0215 	add.w	r2, r4, #21
 800c348:	4290      	cmp	r0, r2
 800c34a:	bf38      	it	cc
 800c34c:	2304      	movcc	r3, #4
 800c34e:	f841 c003 	str.w	ip, [r1, r3]
 800c352:	f1bc 0f00 	cmp.w	ip, #0
 800c356:	d001      	beq.n	800c35c <__lshift+0xac>
 800c358:	f108 0602 	add.w	r6, r8, #2
 800c35c:	3e01      	subs	r6, #1
 800c35e:	4638      	mov	r0, r7
 800c360:	612e      	str	r6, [r5, #16]
 800c362:	4621      	mov	r1, r4
 800c364:	f7ff fd88 	bl	800be78 <_Bfree>
 800c368:	4628      	mov	r0, r5
 800c36a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c36e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c372:	3301      	adds	r3, #1
 800c374:	e7c1      	b.n	800c2fa <__lshift+0x4a>
 800c376:	3904      	subs	r1, #4
 800c378:	f853 2b04 	ldr.w	r2, [r3], #4
 800c37c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c380:	4298      	cmp	r0, r3
 800c382:	d8f9      	bhi.n	800c378 <__lshift+0xc8>
 800c384:	e7ea      	b.n	800c35c <__lshift+0xac>
 800c386:	bf00      	nop
 800c388:	0800e340 	.word	0x0800e340
 800c38c:	0800e430 	.word	0x0800e430

0800c390 <__mcmp>:
 800c390:	b530      	push	{r4, r5, lr}
 800c392:	6902      	ldr	r2, [r0, #16]
 800c394:	690c      	ldr	r4, [r1, #16]
 800c396:	1b12      	subs	r2, r2, r4
 800c398:	d10e      	bne.n	800c3b8 <__mcmp+0x28>
 800c39a:	f100 0314 	add.w	r3, r0, #20
 800c39e:	3114      	adds	r1, #20
 800c3a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c3a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c3a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c3ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c3b0:	42a5      	cmp	r5, r4
 800c3b2:	d003      	beq.n	800c3bc <__mcmp+0x2c>
 800c3b4:	d305      	bcc.n	800c3c2 <__mcmp+0x32>
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	4610      	mov	r0, r2
 800c3ba:	bd30      	pop	{r4, r5, pc}
 800c3bc:	4283      	cmp	r3, r0
 800c3be:	d3f3      	bcc.n	800c3a8 <__mcmp+0x18>
 800c3c0:	e7fa      	b.n	800c3b8 <__mcmp+0x28>
 800c3c2:	f04f 32ff 	mov.w	r2, #4294967295
 800c3c6:	e7f7      	b.n	800c3b8 <__mcmp+0x28>

0800c3c8 <__mdiff>:
 800c3c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3cc:	460c      	mov	r4, r1
 800c3ce:	4606      	mov	r6, r0
 800c3d0:	4611      	mov	r1, r2
 800c3d2:	4620      	mov	r0, r4
 800c3d4:	4690      	mov	r8, r2
 800c3d6:	f7ff ffdb 	bl	800c390 <__mcmp>
 800c3da:	1e05      	subs	r5, r0, #0
 800c3dc:	d110      	bne.n	800c400 <__mdiff+0x38>
 800c3de:	4629      	mov	r1, r5
 800c3e0:	4630      	mov	r0, r6
 800c3e2:	f7ff fd09 	bl	800bdf8 <_Balloc>
 800c3e6:	b930      	cbnz	r0, 800c3f6 <__mdiff+0x2e>
 800c3e8:	4b3a      	ldr	r3, [pc, #232]	; (800c4d4 <__mdiff+0x10c>)
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	f240 2132 	movw	r1, #562	; 0x232
 800c3f0:	4839      	ldr	r0, [pc, #228]	; (800c4d8 <__mdiff+0x110>)
 800c3f2:	f000 ff79 	bl	800d2e8 <__assert_func>
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c400:	bfa4      	itt	ge
 800c402:	4643      	movge	r3, r8
 800c404:	46a0      	movge	r8, r4
 800c406:	4630      	mov	r0, r6
 800c408:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c40c:	bfa6      	itte	ge
 800c40e:	461c      	movge	r4, r3
 800c410:	2500      	movge	r5, #0
 800c412:	2501      	movlt	r5, #1
 800c414:	f7ff fcf0 	bl	800bdf8 <_Balloc>
 800c418:	b920      	cbnz	r0, 800c424 <__mdiff+0x5c>
 800c41a:	4b2e      	ldr	r3, [pc, #184]	; (800c4d4 <__mdiff+0x10c>)
 800c41c:	4602      	mov	r2, r0
 800c41e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c422:	e7e5      	b.n	800c3f0 <__mdiff+0x28>
 800c424:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c428:	6926      	ldr	r6, [r4, #16]
 800c42a:	60c5      	str	r5, [r0, #12]
 800c42c:	f104 0914 	add.w	r9, r4, #20
 800c430:	f108 0514 	add.w	r5, r8, #20
 800c434:	f100 0e14 	add.w	lr, r0, #20
 800c438:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c43c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c440:	f108 0210 	add.w	r2, r8, #16
 800c444:	46f2      	mov	sl, lr
 800c446:	2100      	movs	r1, #0
 800c448:	f859 3b04 	ldr.w	r3, [r9], #4
 800c44c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c450:	fa1f f883 	uxth.w	r8, r3
 800c454:	fa11 f18b 	uxtah	r1, r1, fp
 800c458:	0c1b      	lsrs	r3, r3, #16
 800c45a:	eba1 0808 	sub.w	r8, r1, r8
 800c45e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c462:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c466:	fa1f f888 	uxth.w	r8, r8
 800c46a:	1419      	asrs	r1, r3, #16
 800c46c:	454e      	cmp	r6, r9
 800c46e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c472:	f84a 3b04 	str.w	r3, [sl], #4
 800c476:	d8e7      	bhi.n	800c448 <__mdiff+0x80>
 800c478:	1b33      	subs	r3, r6, r4
 800c47a:	3b15      	subs	r3, #21
 800c47c:	f023 0303 	bic.w	r3, r3, #3
 800c480:	3304      	adds	r3, #4
 800c482:	3415      	adds	r4, #21
 800c484:	42a6      	cmp	r6, r4
 800c486:	bf38      	it	cc
 800c488:	2304      	movcc	r3, #4
 800c48a:	441d      	add	r5, r3
 800c48c:	4473      	add	r3, lr
 800c48e:	469e      	mov	lr, r3
 800c490:	462e      	mov	r6, r5
 800c492:	4566      	cmp	r6, ip
 800c494:	d30e      	bcc.n	800c4b4 <__mdiff+0xec>
 800c496:	f10c 0203 	add.w	r2, ip, #3
 800c49a:	1b52      	subs	r2, r2, r5
 800c49c:	f022 0203 	bic.w	r2, r2, #3
 800c4a0:	3d03      	subs	r5, #3
 800c4a2:	45ac      	cmp	ip, r5
 800c4a4:	bf38      	it	cc
 800c4a6:	2200      	movcc	r2, #0
 800c4a8:	441a      	add	r2, r3
 800c4aa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c4ae:	b17b      	cbz	r3, 800c4d0 <__mdiff+0x108>
 800c4b0:	6107      	str	r7, [r0, #16]
 800c4b2:	e7a3      	b.n	800c3fc <__mdiff+0x34>
 800c4b4:	f856 8b04 	ldr.w	r8, [r6], #4
 800c4b8:	fa11 f288 	uxtah	r2, r1, r8
 800c4bc:	1414      	asrs	r4, r2, #16
 800c4be:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c4c2:	b292      	uxth	r2, r2
 800c4c4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c4c8:	f84e 2b04 	str.w	r2, [lr], #4
 800c4cc:	1421      	asrs	r1, r4, #16
 800c4ce:	e7e0      	b.n	800c492 <__mdiff+0xca>
 800c4d0:	3f01      	subs	r7, #1
 800c4d2:	e7ea      	b.n	800c4aa <__mdiff+0xe2>
 800c4d4:	0800e340 	.word	0x0800e340
 800c4d8:	0800e430 	.word	0x0800e430

0800c4dc <__ulp>:
 800c4dc:	b082      	sub	sp, #8
 800c4de:	ed8d 0b00 	vstr	d0, [sp]
 800c4e2:	9b01      	ldr	r3, [sp, #4]
 800c4e4:	4912      	ldr	r1, [pc, #72]	; (800c530 <__ulp+0x54>)
 800c4e6:	4019      	ands	r1, r3
 800c4e8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c4ec:	2900      	cmp	r1, #0
 800c4ee:	dd05      	ble.n	800c4fc <__ulp+0x20>
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	460b      	mov	r3, r1
 800c4f4:	ec43 2b10 	vmov	d0, r2, r3
 800c4f8:	b002      	add	sp, #8
 800c4fa:	4770      	bx	lr
 800c4fc:	4249      	negs	r1, r1
 800c4fe:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c502:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c506:	f04f 0200 	mov.w	r2, #0
 800c50a:	f04f 0300 	mov.w	r3, #0
 800c50e:	da04      	bge.n	800c51a <__ulp+0x3e>
 800c510:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c514:	fa41 f300 	asr.w	r3, r1, r0
 800c518:	e7ec      	b.n	800c4f4 <__ulp+0x18>
 800c51a:	f1a0 0114 	sub.w	r1, r0, #20
 800c51e:	291e      	cmp	r1, #30
 800c520:	bfda      	itte	le
 800c522:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c526:	fa20 f101 	lsrle.w	r1, r0, r1
 800c52a:	2101      	movgt	r1, #1
 800c52c:	460a      	mov	r2, r1
 800c52e:	e7e1      	b.n	800c4f4 <__ulp+0x18>
 800c530:	7ff00000 	.word	0x7ff00000

0800c534 <__b2d>:
 800c534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c536:	6905      	ldr	r5, [r0, #16]
 800c538:	f100 0714 	add.w	r7, r0, #20
 800c53c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c540:	1f2e      	subs	r6, r5, #4
 800c542:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c546:	4620      	mov	r0, r4
 800c548:	f7ff fd48 	bl	800bfdc <__hi0bits>
 800c54c:	f1c0 0320 	rsb	r3, r0, #32
 800c550:	280a      	cmp	r0, #10
 800c552:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c5d0 <__b2d+0x9c>
 800c556:	600b      	str	r3, [r1, #0]
 800c558:	dc14      	bgt.n	800c584 <__b2d+0x50>
 800c55a:	f1c0 0e0b 	rsb	lr, r0, #11
 800c55e:	fa24 f10e 	lsr.w	r1, r4, lr
 800c562:	42b7      	cmp	r7, r6
 800c564:	ea41 030c 	orr.w	r3, r1, ip
 800c568:	bf34      	ite	cc
 800c56a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c56e:	2100      	movcs	r1, #0
 800c570:	3015      	adds	r0, #21
 800c572:	fa04 f000 	lsl.w	r0, r4, r0
 800c576:	fa21 f10e 	lsr.w	r1, r1, lr
 800c57a:	ea40 0201 	orr.w	r2, r0, r1
 800c57e:	ec43 2b10 	vmov	d0, r2, r3
 800c582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c584:	42b7      	cmp	r7, r6
 800c586:	bf3a      	itte	cc
 800c588:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c58c:	f1a5 0608 	subcc.w	r6, r5, #8
 800c590:	2100      	movcs	r1, #0
 800c592:	380b      	subs	r0, #11
 800c594:	d017      	beq.n	800c5c6 <__b2d+0x92>
 800c596:	f1c0 0c20 	rsb	ip, r0, #32
 800c59a:	fa04 f500 	lsl.w	r5, r4, r0
 800c59e:	42be      	cmp	r6, r7
 800c5a0:	fa21 f40c 	lsr.w	r4, r1, ip
 800c5a4:	ea45 0504 	orr.w	r5, r5, r4
 800c5a8:	bf8c      	ite	hi
 800c5aa:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c5ae:	2400      	movls	r4, #0
 800c5b0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c5b4:	fa01 f000 	lsl.w	r0, r1, r0
 800c5b8:	fa24 f40c 	lsr.w	r4, r4, ip
 800c5bc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c5c0:	ea40 0204 	orr.w	r2, r0, r4
 800c5c4:	e7db      	b.n	800c57e <__b2d+0x4a>
 800c5c6:	ea44 030c 	orr.w	r3, r4, ip
 800c5ca:	460a      	mov	r2, r1
 800c5cc:	e7d7      	b.n	800c57e <__b2d+0x4a>
 800c5ce:	bf00      	nop
 800c5d0:	3ff00000 	.word	0x3ff00000

0800c5d4 <__d2b>:
 800c5d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5d8:	4689      	mov	r9, r1
 800c5da:	2101      	movs	r1, #1
 800c5dc:	ec57 6b10 	vmov	r6, r7, d0
 800c5e0:	4690      	mov	r8, r2
 800c5e2:	f7ff fc09 	bl	800bdf8 <_Balloc>
 800c5e6:	4604      	mov	r4, r0
 800c5e8:	b930      	cbnz	r0, 800c5f8 <__d2b+0x24>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	4b25      	ldr	r3, [pc, #148]	; (800c684 <__d2b+0xb0>)
 800c5ee:	4826      	ldr	r0, [pc, #152]	; (800c688 <__d2b+0xb4>)
 800c5f0:	f240 310a 	movw	r1, #778	; 0x30a
 800c5f4:	f000 fe78 	bl	800d2e8 <__assert_func>
 800c5f8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c5fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c600:	bb35      	cbnz	r5, 800c650 <__d2b+0x7c>
 800c602:	2e00      	cmp	r6, #0
 800c604:	9301      	str	r3, [sp, #4]
 800c606:	d028      	beq.n	800c65a <__d2b+0x86>
 800c608:	4668      	mov	r0, sp
 800c60a:	9600      	str	r6, [sp, #0]
 800c60c:	f7ff fd06 	bl	800c01c <__lo0bits>
 800c610:	9900      	ldr	r1, [sp, #0]
 800c612:	b300      	cbz	r0, 800c656 <__d2b+0x82>
 800c614:	9a01      	ldr	r2, [sp, #4]
 800c616:	f1c0 0320 	rsb	r3, r0, #32
 800c61a:	fa02 f303 	lsl.w	r3, r2, r3
 800c61e:	430b      	orrs	r3, r1
 800c620:	40c2      	lsrs	r2, r0
 800c622:	6163      	str	r3, [r4, #20]
 800c624:	9201      	str	r2, [sp, #4]
 800c626:	9b01      	ldr	r3, [sp, #4]
 800c628:	61a3      	str	r3, [r4, #24]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	bf14      	ite	ne
 800c62e:	2202      	movne	r2, #2
 800c630:	2201      	moveq	r2, #1
 800c632:	6122      	str	r2, [r4, #16]
 800c634:	b1d5      	cbz	r5, 800c66c <__d2b+0x98>
 800c636:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c63a:	4405      	add	r5, r0
 800c63c:	f8c9 5000 	str.w	r5, [r9]
 800c640:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c644:	f8c8 0000 	str.w	r0, [r8]
 800c648:	4620      	mov	r0, r4
 800c64a:	b003      	add	sp, #12
 800c64c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c650:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c654:	e7d5      	b.n	800c602 <__d2b+0x2e>
 800c656:	6161      	str	r1, [r4, #20]
 800c658:	e7e5      	b.n	800c626 <__d2b+0x52>
 800c65a:	a801      	add	r0, sp, #4
 800c65c:	f7ff fcde 	bl	800c01c <__lo0bits>
 800c660:	9b01      	ldr	r3, [sp, #4]
 800c662:	6163      	str	r3, [r4, #20]
 800c664:	2201      	movs	r2, #1
 800c666:	6122      	str	r2, [r4, #16]
 800c668:	3020      	adds	r0, #32
 800c66a:	e7e3      	b.n	800c634 <__d2b+0x60>
 800c66c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c670:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c674:	f8c9 0000 	str.w	r0, [r9]
 800c678:	6918      	ldr	r0, [r3, #16]
 800c67a:	f7ff fcaf 	bl	800bfdc <__hi0bits>
 800c67e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c682:	e7df      	b.n	800c644 <__d2b+0x70>
 800c684:	0800e340 	.word	0x0800e340
 800c688:	0800e430 	.word	0x0800e430

0800c68c <__ratio>:
 800c68c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c690:	4688      	mov	r8, r1
 800c692:	4669      	mov	r1, sp
 800c694:	4681      	mov	r9, r0
 800c696:	f7ff ff4d 	bl	800c534 <__b2d>
 800c69a:	a901      	add	r1, sp, #4
 800c69c:	4640      	mov	r0, r8
 800c69e:	ec55 4b10 	vmov	r4, r5, d0
 800c6a2:	f7ff ff47 	bl	800c534 <__b2d>
 800c6a6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c6aa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c6ae:	eba3 0c02 	sub.w	ip, r3, r2
 800c6b2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c6b6:	1a9b      	subs	r3, r3, r2
 800c6b8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c6bc:	ec51 0b10 	vmov	r0, r1, d0
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	bfd6      	itet	le
 800c6c4:	460a      	movle	r2, r1
 800c6c6:	462a      	movgt	r2, r5
 800c6c8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c6cc:	468b      	mov	fp, r1
 800c6ce:	462f      	mov	r7, r5
 800c6d0:	bfd4      	ite	le
 800c6d2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c6d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c6da:	4620      	mov	r0, r4
 800c6dc:	ee10 2a10 	vmov	r2, s0
 800c6e0:	465b      	mov	r3, fp
 800c6e2:	4639      	mov	r1, r7
 800c6e4:	f7f4 f8c2 	bl	800086c <__aeabi_ddiv>
 800c6e8:	ec41 0b10 	vmov	d0, r0, r1
 800c6ec:	b003      	add	sp, #12
 800c6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c6f2 <__copybits>:
 800c6f2:	3901      	subs	r1, #1
 800c6f4:	b570      	push	{r4, r5, r6, lr}
 800c6f6:	1149      	asrs	r1, r1, #5
 800c6f8:	6914      	ldr	r4, [r2, #16]
 800c6fa:	3101      	adds	r1, #1
 800c6fc:	f102 0314 	add.w	r3, r2, #20
 800c700:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c704:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c708:	1f05      	subs	r5, r0, #4
 800c70a:	42a3      	cmp	r3, r4
 800c70c:	d30c      	bcc.n	800c728 <__copybits+0x36>
 800c70e:	1aa3      	subs	r3, r4, r2
 800c710:	3b11      	subs	r3, #17
 800c712:	f023 0303 	bic.w	r3, r3, #3
 800c716:	3211      	adds	r2, #17
 800c718:	42a2      	cmp	r2, r4
 800c71a:	bf88      	it	hi
 800c71c:	2300      	movhi	r3, #0
 800c71e:	4418      	add	r0, r3
 800c720:	2300      	movs	r3, #0
 800c722:	4288      	cmp	r0, r1
 800c724:	d305      	bcc.n	800c732 <__copybits+0x40>
 800c726:	bd70      	pop	{r4, r5, r6, pc}
 800c728:	f853 6b04 	ldr.w	r6, [r3], #4
 800c72c:	f845 6f04 	str.w	r6, [r5, #4]!
 800c730:	e7eb      	b.n	800c70a <__copybits+0x18>
 800c732:	f840 3b04 	str.w	r3, [r0], #4
 800c736:	e7f4      	b.n	800c722 <__copybits+0x30>

0800c738 <__any_on>:
 800c738:	f100 0214 	add.w	r2, r0, #20
 800c73c:	6900      	ldr	r0, [r0, #16]
 800c73e:	114b      	asrs	r3, r1, #5
 800c740:	4298      	cmp	r0, r3
 800c742:	b510      	push	{r4, lr}
 800c744:	db11      	blt.n	800c76a <__any_on+0x32>
 800c746:	dd0a      	ble.n	800c75e <__any_on+0x26>
 800c748:	f011 011f 	ands.w	r1, r1, #31
 800c74c:	d007      	beq.n	800c75e <__any_on+0x26>
 800c74e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c752:	fa24 f001 	lsr.w	r0, r4, r1
 800c756:	fa00 f101 	lsl.w	r1, r0, r1
 800c75a:	428c      	cmp	r4, r1
 800c75c:	d10b      	bne.n	800c776 <__any_on+0x3e>
 800c75e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c762:	4293      	cmp	r3, r2
 800c764:	d803      	bhi.n	800c76e <__any_on+0x36>
 800c766:	2000      	movs	r0, #0
 800c768:	bd10      	pop	{r4, pc}
 800c76a:	4603      	mov	r3, r0
 800c76c:	e7f7      	b.n	800c75e <__any_on+0x26>
 800c76e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c772:	2900      	cmp	r1, #0
 800c774:	d0f5      	beq.n	800c762 <__any_on+0x2a>
 800c776:	2001      	movs	r0, #1
 800c778:	e7f6      	b.n	800c768 <__any_on+0x30>

0800c77a <_calloc_r>:
 800c77a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c77c:	fba1 2402 	umull	r2, r4, r1, r2
 800c780:	b94c      	cbnz	r4, 800c796 <_calloc_r+0x1c>
 800c782:	4611      	mov	r1, r2
 800c784:	9201      	str	r2, [sp, #4]
 800c786:	f7fb fdc1 	bl	800830c <_malloc_r>
 800c78a:	9a01      	ldr	r2, [sp, #4]
 800c78c:	4605      	mov	r5, r0
 800c78e:	b930      	cbnz	r0, 800c79e <_calloc_r+0x24>
 800c790:	4628      	mov	r0, r5
 800c792:	b003      	add	sp, #12
 800c794:	bd30      	pop	{r4, r5, pc}
 800c796:	220c      	movs	r2, #12
 800c798:	6002      	str	r2, [r0, #0]
 800c79a:	2500      	movs	r5, #0
 800c79c:	e7f8      	b.n	800c790 <_calloc_r+0x16>
 800c79e:	4621      	mov	r1, r4
 800c7a0:	f7fb fd40 	bl	8008224 <memset>
 800c7a4:	e7f4      	b.n	800c790 <_calloc_r+0x16>

0800c7a6 <__ssputs_r>:
 800c7a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7aa:	688e      	ldr	r6, [r1, #8]
 800c7ac:	429e      	cmp	r6, r3
 800c7ae:	4682      	mov	sl, r0
 800c7b0:	460c      	mov	r4, r1
 800c7b2:	4690      	mov	r8, r2
 800c7b4:	461f      	mov	r7, r3
 800c7b6:	d838      	bhi.n	800c82a <__ssputs_r+0x84>
 800c7b8:	898a      	ldrh	r2, [r1, #12]
 800c7ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c7be:	d032      	beq.n	800c826 <__ssputs_r+0x80>
 800c7c0:	6825      	ldr	r5, [r4, #0]
 800c7c2:	6909      	ldr	r1, [r1, #16]
 800c7c4:	eba5 0901 	sub.w	r9, r5, r1
 800c7c8:	6965      	ldr	r5, [r4, #20]
 800c7ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c7ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7d2:	3301      	adds	r3, #1
 800c7d4:	444b      	add	r3, r9
 800c7d6:	106d      	asrs	r5, r5, #1
 800c7d8:	429d      	cmp	r5, r3
 800c7da:	bf38      	it	cc
 800c7dc:	461d      	movcc	r5, r3
 800c7de:	0553      	lsls	r3, r2, #21
 800c7e0:	d531      	bpl.n	800c846 <__ssputs_r+0xa0>
 800c7e2:	4629      	mov	r1, r5
 800c7e4:	f7fb fd92 	bl	800830c <_malloc_r>
 800c7e8:	4606      	mov	r6, r0
 800c7ea:	b950      	cbnz	r0, 800c802 <__ssputs_r+0x5c>
 800c7ec:	230c      	movs	r3, #12
 800c7ee:	f8ca 3000 	str.w	r3, [sl]
 800c7f2:	89a3      	ldrh	r3, [r4, #12]
 800c7f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7f8:	81a3      	strh	r3, [r4, #12]
 800c7fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c7fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c802:	6921      	ldr	r1, [r4, #16]
 800c804:	464a      	mov	r2, r9
 800c806:	f7ff fadd 	bl	800bdc4 <memcpy>
 800c80a:	89a3      	ldrh	r3, [r4, #12]
 800c80c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c814:	81a3      	strh	r3, [r4, #12]
 800c816:	6126      	str	r6, [r4, #16]
 800c818:	6165      	str	r5, [r4, #20]
 800c81a:	444e      	add	r6, r9
 800c81c:	eba5 0509 	sub.w	r5, r5, r9
 800c820:	6026      	str	r6, [r4, #0]
 800c822:	60a5      	str	r5, [r4, #8]
 800c824:	463e      	mov	r6, r7
 800c826:	42be      	cmp	r6, r7
 800c828:	d900      	bls.n	800c82c <__ssputs_r+0x86>
 800c82a:	463e      	mov	r6, r7
 800c82c:	6820      	ldr	r0, [r4, #0]
 800c82e:	4632      	mov	r2, r6
 800c830:	4641      	mov	r1, r8
 800c832:	f000 fd89 	bl	800d348 <memmove>
 800c836:	68a3      	ldr	r3, [r4, #8]
 800c838:	1b9b      	subs	r3, r3, r6
 800c83a:	60a3      	str	r3, [r4, #8]
 800c83c:	6823      	ldr	r3, [r4, #0]
 800c83e:	4433      	add	r3, r6
 800c840:	6023      	str	r3, [r4, #0]
 800c842:	2000      	movs	r0, #0
 800c844:	e7db      	b.n	800c7fe <__ssputs_r+0x58>
 800c846:	462a      	mov	r2, r5
 800c848:	f000 fd98 	bl	800d37c <_realloc_r>
 800c84c:	4606      	mov	r6, r0
 800c84e:	2800      	cmp	r0, #0
 800c850:	d1e1      	bne.n	800c816 <__ssputs_r+0x70>
 800c852:	6921      	ldr	r1, [r4, #16]
 800c854:	4650      	mov	r0, sl
 800c856:	f7fb fced 	bl	8008234 <_free_r>
 800c85a:	e7c7      	b.n	800c7ec <__ssputs_r+0x46>

0800c85c <_svfiprintf_r>:
 800c85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c860:	4698      	mov	r8, r3
 800c862:	898b      	ldrh	r3, [r1, #12]
 800c864:	061b      	lsls	r3, r3, #24
 800c866:	b09d      	sub	sp, #116	; 0x74
 800c868:	4607      	mov	r7, r0
 800c86a:	460d      	mov	r5, r1
 800c86c:	4614      	mov	r4, r2
 800c86e:	d50e      	bpl.n	800c88e <_svfiprintf_r+0x32>
 800c870:	690b      	ldr	r3, [r1, #16]
 800c872:	b963      	cbnz	r3, 800c88e <_svfiprintf_r+0x32>
 800c874:	2140      	movs	r1, #64	; 0x40
 800c876:	f7fb fd49 	bl	800830c <_malloc_r>
 800c87a:	6028      	str	r0, [r5, #0]
 800c87c:	6128      	str	r0, [r5, #16]
 800c87e:	b920      	cbnz	r0, 800c88a <_svfiprintf_r+0x2e>
 800c880:	230c      	movs	r3, #12
 800c882:	603b      	str	r3, [r7, #0]
 800c884:	f04f 30ff 	mov.w	r0, #4294967295
 800c888:	e0d1      	b.n	800ca2e <_svfiprintf_r+0x1d2>
 800c88a:	2340      	movs	r3, #64	; 0x40
 800c88c:	616b      	str	r3, [r5, #20]
 800c88e:	2300      	movs	r3, #0
 800c890:	9309      	str	r3, [sp, #36]	; 0x24
 800c892:	2320      	movs	r3, #32
 800c894:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c898:	f8cd 800c 	str.w	r8, [sp, #12]
 800c89c:	2330      	movs	r3, #48	; 0x30
 800c89e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ca48 <_svfiprintf_r+0x1ec>
 800c8a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c8a6:	f04f 0901 	mov.w	r9, #1
 800c8aa:	4623      	mov	r3, r4
 800c8ac:	469a      	mov	sl, r3
 800c8ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8b2:	b10a      	cbz	r2, 800c8b8 <_svfiprintf_r+0x5c>
 800c8b4:	2a25      	cmp	r2, #37	; 0x25
 800c8b6:	d1f9      	bne.n	800c8ac <_svfiprintf_r+0x50>
 800c8b8:	ebba 0b04 	subs.w	fp, sl, r4
 800c8bc:	d00b      	beq.n	800c8d6 <_svfiprintf_r+0x7a>
 800c8be:	465b      	mov	r3, fp
 800c8c0:	4622      	mov	r2, r4
 800c8c2:	4629      	mov	r1, r5
 800c8c4:	4638      	mov	r0, r7
 800c8c6:	f7ff ff6e 	bl	800c7a6 <__ssputs_r>
 800c8ca:	3001      	adds	r0, #1
 800c8cc:	f000 80aa 	beq.w	800ca24 <_svfiprintf_r+0x1c8>
 800c8d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8d2:	445a      	add	r2, fp
 800c8d4:	9209      	str	r2, [sp, #36]	; 0x24
 800c8d6:	f89a 3000 	ldrb.w	r3, [sl]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	f000 80a2 	beq.w	800ca24 <_svfiprintf_r+0x1c8>
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	f04f 32ff 	mov.w	r2, #4294967295
 800c8e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8ea:	f10a 0a01 	add.w	sl, sl, #1
 800c8ee:	9304      	str	r3, [sp, #16]
 800c8f0:	9307      	str	r3, [sp, #28]
 800c8f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c8f6:	931a      	str	r3, [sp, #104]	; 0x68
 800c8f8:	4654      	mov	r4, sl
 800c8fa:	2205      	movs	r2, #5
 800c8fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c900:	4851      	ldr	r0, [pc, #324]	; (800ca48 <_svfiprintf_r+0x1ec>)
 800c902:	f7f3 fc7d 	bl	8000200 <memchr>
 800c906:	9a04      	ldr	r2, [sp, #16]
 800c908:	b9d8      	cbnz	r0, 800c942 <_svfiprintf_r+0xe6>
 800c90a:	06d0      	lsls	r0, r2, #27
 800c90c:	bf44      	itt	mi
 800c90e:	2320      	movmi	r3, #32
 800c910:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c914:	0711      	lsls	r1, r2, #28
 800c916:	bf44      	itt	mi
 800c918:	232b      	movmi	r3, #43	; 0x2b
 800c91a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c91e:	f89a 3000 	ldrb.w	r3, [sl]
 800c922:	2b2a      	cmp	r3, #42	; 0x2a
 800c924:	d015      	beq.n	800c952 <_svfiprintf_r+0xf6>
 800c926:	9a07      	ldr	r2, [sp, #28]
 800c928:	4654      	mov	r4, sl
 800c92a:	2000      	movs	r0, #0
 800c92c:	f04f 0c0a 	mov.w	ip, #10
 800c930:	4621      	mov	r1, r4
 800c932:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c936:	3b30      	subs	r3, #48	; 0x30
 800c938:	2b09      	cmp	r3, #9
 800c93a:	d94e      	bls.n	800c9da <_svfiprintf_r+0x17e>
 800c93c:	b1b0      	cbz	r0, 800c96c <_svfiprintf_r+0x110>
 800c93e:	9207      	str	r2, [sp, #28]
 800c940:	e014      	b.n	800c96c <_svfiprintf_r+0x110>
 800c942:	eba0 0308 	sub.w	r3, r0, r8
 800c946:	fa09 f303 	lsl.w	r3, r9, r3
 800c94a:	4313      	orrs	r3, r2
 800c94c:	9304      	str	r3, [sp, #16]
 800c94e:	46a2      	mov	sl, r4
 800c950:	e7d2      	b.n	800c8f8 <_svfiprintf_r+0x9c>
 800c952:	9b03      	ldr	r3, [sp, #12]
 800c954:	1d19      	adds	r1, r3, #4
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	9103      	str	r1, [sp, #12]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	bfbb      	ittet	lt
 800c95e:	425b      	neglt	r3, r3
 800c960:	f042 0202 	orrlt.w	r2, r2, #2
 800c964:	9307      	strge	r3, [sp, #28]
 800c966:	9307      	strlt	r3, [sp, #28]
 800c968:	bfb8      	it	lt
 800c96a:	9204      	strlt	r2, [sp, #16]
 800c96c:	7823      	ldrb	r3, [r4, #0]
 800c96e:	2b2e      	cmp	r3, #46	; 0x2e
 800c970:	d10c      	bne.n	800c98c <_svfiprintf_r+0x130>
 800c972:	7863      	ldrb	r3, [r4, #1]
 800c974:	2b2a      	cmp	r3, #42	; 0x2a
 800c976:	d135      	bne.n	800c9e4 <_svfiprintf_r+0x188>
 800c978:	9b03      	ldr	r3, [sp, #12]
 800c97a:	1d1a      	adds	r2, r3, #4
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	9203      	str	r2, [sp, #12]
 800c980:	2b00      	cmp	r3, #0
 800c982:	bfb8      	it	lt
 800c984:	f04f 33ff 	movlt.w	r3, #4294967295
 800c988:	3402      	adds	r4, #2
 800c98a:	9305      	str	r3, [sp, #20]
 800c98c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ca58 <_svfiprintf_r+0x1fc>
 800c990:	7821      	ldrb	r1, [r4, #0]
 800c992:	2203      	movs	r2, #3
 800c994:	4650      	mov	r0, sl
 800c996:	f7f3 fc33 	bl	8000200 <memchr>
 800c99a:	b140      	cbz	r0, 800c9ae <_svfiprintf_r+0x152>
 800c99c:	2340      	movs	r3, #64	; 0x40
 800c99e:	eba0 000a 	sub.w	r0, r0, sl
 800c9a2:	fa03 f000 	lsl.w	r0, r3, r0
 800c9a6:	9b04      	ldr	r3, [sp, #16]
 800c9a8:	4303      	orrs	r3, r0
 800c9aa:	3401      	adds	r4, #1
 800c9ac:	9304      	str	r3, [sp, #16]
 800c9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9b2:	4826      	ldr	r0, [pc, #152]	; (800ca4c <_svfiprintf_r+0x1f0>)
 800c9b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9b8:	2206      	movs	r2, #6
 800c9ba:	f7f3 fc21 	bl	8000200 <memchr>
 800c9be:	2800      	cmp	r0, #0
 800c9c0:	d038      	beq.n	800ca34 <_svfiprintf_r+0x1d8>
 800c9c2:	4b23      	ldr	r3, [pc, #140]	; (800ca50 <_svfiprintf_r+0x1f4>)
 800c9c4:	bb1b      	cbnz	r3, 800ca0e <_svfiprintf_r+0x1b2>
 800c9c6:	9b03      	ldr	r3, [sp, #12]
 800c9c8:	3307      	adds	r3, #7
 800c9ca:	f023 0307 	bic.w	r3, r3, #7
 800c9ce:	3308      	adds	r3, #8
 800c9d0:	9303      	str	r3, [sp, #12]
 800c9d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9d4:	4433      	add	r3, r6
 800c9d6:	9309      	str	r3, [sp, #36]	; 0x24
 800c9d8:	e767      	b.n	800c8aa <_svfiprintf_r+0x4e>
 800c9da:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9de:	460c      	mov	r4, r1
 800c9e0:	2001      	movs	r0, #1
 800c9e2:	e7a5      	b.n	800c930 <_svfiprintf_r+0xd4>
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	3401      	adds	r4, #1
 800c9e8:	9305      	str	r3, [sp, #20]
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	f04f 0c0a 	mov.w	ip, #10
 800c9f0:	4620      	mov	r0, r4
 800c9f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9f6:	3a30      	subs	r2, #48	; 0x30
 800c9f8:	2a09      	cmp	r2, #9
 800c9fa:	d903      	bls.n	800ca04 <_svfiprintf_r+0x1a8>
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d0c5      	beq.n	800c98c <_svfiprintf_r+0x130>
 800ca00:	9105      	str	r1, [sp, #20]
 800ca02:	e7c3      	b.n	800c98c <_svfiprintf_r+0x130>
 800ca04:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca08:	4604      	mov	r4, r0
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	e7f0      	b.n	800c9f0 <_svfiprintf_r+0x194>
 800ca0e:	ab03      	add	r3, sp, #12
 800ca10:	9300      	str	r3, [sp, #0]
 800ca12:	462a      	mov	r2, r5
 800ca14:	4b0f      	ldr	r3, [pc, #60]	; (800ca54 <_svfiprintf_r+0x1f8>)
 800ca16:	a904      	add	r1, sp, #16
 800ca18:	4638      	mov	r0, r7
 800ca1a:	f7fb fd8b 	bl	8008534 <_printf_float>
 800ca1e:	1c42      	adds	r2, r0, #1
 800ca20:	4606      	mov	r6, r0
 800ca22:	d1d6      	bne.n	800c9d2 <_svfiprintf_r+0x176>
 800ca24:	89ab      	ldrh	r3, [r5, #12]
 800ca26:	065b      	lsls	r3, r3, #25
 800ca28:	f53f af2c 	bmi.w	800c884 <_svfiprintf_r+0x28>
 800ca2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca2e:	b01d      	add	sp, #116	; 0x74
 800ca30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca34:	ab03      	add	r3, sp, #12
 800ca36:	9300      	str	r3, [sp, #0]
 800ca38:	462a      	mov	r2, r5
 800ca3a:	4b06      	ldr	r3, [pc, #24]	; (800ca54 <_svfiprintf_r+0x1f8>)
 800ca3c:	a904      	add	r1, sp, #16
 800ca3e:	4638      	mov	r0, r7
 800ca40:	f7fc f81c 	bl	8008a7c <_printf_i>
 800ca44:	e7eb      	b.n	800ca1e <_svfiprintf_r+0x1c2>
 800ca46:	bf00      	nop
 800ca48:	0800e58c 	.word	0x0800e58c
 800ca4c:	0800e596 	.word	0x0800e596
 800ca50:	08008535 	.word	0x08008535
 800ca54:	0800c7a7 	.word	0x0800c7a7
 800ca58:	0800e592 	.word	0x0800e592

0800ca5c <_sungetc_r>:
 800ca5c:	b538      	push	{r3, r4, r5, lr}
 800ca5e:	1c4b      	adds	r3, r1, #1
 800ca60:	4614      	mov	r4, r2
 800ca62:	d103      	bne.n	800ca6c <_sungetc_r+0x10>
 800ca64:	f04f 35ff 	mov.w	r5, #4294967295
 800ca68:	4628      	mov	r0, r5
 800ca6a:	bd38      	pop	{r3, r4, r5, pc}
 800ca6c:	8993      	ldrh	r3, [r2, #12]
 800ca6e:	f023 0320 	bic.w	r3, r3, #32
 800ca72:	8193      	strh	r3, [r2, #12]
 800ca74:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca76:	6852      	ldr	r2, [r2, #4]
 800ca78:	b2cd      	uxtb	r5, r1
 800ca7a:	b18b      	cbz	r3, 800caa0 <_sungetc_r+0x44>
 800ca7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	dd08      	ble.n	800ca94 <_sungetc_r+0x38>
 800ca82:	6823      	ldr	r3, [r4, #0]
 800ca84:	1e5a      	subs	r2, r3, #1
 800ca86:	6022      	str	r2, [r4, #0]
 800ca88:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ca8c:	6863      	ldr	r3, [r4, #4]
 800ca8e:	3301      	adds	r3, #1
 800ca90:	6063      	str	r3, [r4, #4]
 800ca92:	e7e9      	b.n	800ca68 <_sungetc_r+0xc>
 800ca94:	4621      	mov	r1, r4
 800ca96:	f000 fbdf 	bl	800d258 <__submore>
 800ca9a:	2800      	cmp	r0, #0
 800ca9c:	d0f1      	beq.n	800ca82 <_sungetc_r+0x26>
 800ca9e:	e7e1      	b.n	800ca64 <_sungetc_r+0x8>
 800caa0:	6921      	ldr	r1, [r4, #16]
 800caa2:	6823      	ldr	r3, [r4, #0]
 800caa4:	b151      	cbz	r1, 800cabc <_sungetc_r+0x60>
 800caa6:	4299      	cmp	r1, r3
 800caa8:	d208      	bcs.n	800cabc <_sungetc_r+0x60>
 800caaa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800caae:	42a9      	cmp	r1, r5
 800cab0:	d104      	bne.n	800cabc <_sungetc_r+0x60>
 800cab2:	3b01      	subs	r3, #1
 800cab4:	3201      	adds	r2, #1
 800cab6:	6023      	str	r3, [r4, #0]
 800cab8:	6062      	str	r2, [r4, #4]
 800caba:	e7d5      	b.n	800ca68 <_sungetc_r+0xc>
 800cabc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800cac0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cac4:	6363      	str	r3, [r4, #52]	; 0x34
 800cac6:	2303      	movs	r3, #3
 800cac8:	63a3      	str	r3, [r4, #56]	; 0x38
 800caca:	4623      	mov	r3, r4
 800cacc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cad0:	6023      	str	r3, [r4, #0]
 800cad2:	2301      	movs	r3, #1
 800cad4:	e7dc      	b.n	800ca90 <_sungetc_r+0x34>

0800cad6 <__ssrefill_r>:
 800cad6:	b510      	push	{r4, lr}
 800cad8:	460c      	mov	r4, r1
 800cada:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cadc:	b169      	cbz	r1, 800cafa <__ssrefill_r+0x24>
 800cade:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cae2:	4299      	cmp	r1, r3
 800cae4:	d001      	beq.n	800caea <__ssrefill_r+0x14>
 800cae6:	f7fb fba5 	bl	8008234 <_free_r>
 800caea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800caec:	6063      	str	r3, [r4, #4]
 800caee:	2000      	movs	r0, #0
 800caf0:	6360      	str	r0, [r4, #52]	; 0x34
 800caf2:	b113      	cbz	r3, 800cafa <__ssrefill_r+0x24>
 800caf4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800caf6:	6023      	str	r3, [r4, #0]
 800caf8:	bd10      	pop	{r4, pc}
 800cafa:	6923      	ldr	r3, [r4, #16]
 800cafc:	6023      	str	r3, [r4, #0]
 800cafe:	2300      	movs	r3, #0
 800cb00:	6063      	str	r3, [r4, #4]
 800cb02:	89a3      	ldrh	r3, [r4, #12]
 800cb04:	f043 0320 	orr.w	r3, r3, #32
 800cb08:	81a3      	strh	r3, [r4, #12]
 800cb0a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb0e:	e7f3      	b.n	800caf8 <__ssrefill_r+0x22>

0800cb10 <__ssvfiscanf_r>:
 800cb10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb14:	460c      	mov	r4, r1
 800cb16:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800cb1a:	2100      	movs	r1, #0
 800cb1c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800cb20:	49a6      	ldr	r1, [pc, #664]	; (800cdbc <__ssvfiscanf_r+0x2ac>)
 800cb22:	91a0      	str	r1, [sp, #640]	; 0x280
 800cb24:	f10d 0804 	add.w	r8, sp, #4
 800cb28:	49a5      	ldr	r1, [pc, #660]	; (800cdc0 <__ssvfiscanf_r+0x2b0>)
 800cb2a:	4fa6      	ldr	r7, [pc, #664]	; (800cdc4 <__ssvfiscanf_r+0x2b4>)
 800cb2c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800cdc8 <__ssvfiscanf_r+0x2b8>
 800cb30:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800cb34:	4606      	mov	r6, r0
 800cb36:	91a1      	str	r1, [sp, #644]	; 0x284
 800cb38:	9300      	str	r3, [sp, #0]
 800cb3a:	7813      	ldrb	r3, [r2, #0]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f000 815a 	beq.w	800cdf6 <__ssvfiscanf_r+0x2e6>
 800cb42:	5dd9      	ldrb	r1, [r3, r7]
 800cb44:	f011 0108 	ands.w	r1, r1, #8
 800cb48:	f102 0501 	add.w	r5, r2, #1
 800cb4c:	d019      	beq.n	800cb82 <__ssvfiscanf_r+0x72>
 800cb4e:	6863      	ldr	r3, [r4, #4]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	dd0f      	ble.n	800cb74 <__ssvfiscanf_r+0x64>
 800cb54:	6823      	ldr	r3, [r4, #0]
 800cb56:	781a      	ldrb	r2, [r3, #0]
 800cb58:	5cba      	ldrb	r2, [r7, r2]
 800cb5a:	0712      	lsls	r2, r2, #28
 800cb5c:	d401      	bmi.n	800cb62 <__ssvfiscanf_r+0x52>
 800cb5e:	462a      	mov	r2, r5
 800cb60:	e7eb      	b.n	800cb3a <__ssvfiscanf_r+0x2a>
 800cb62:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cb64:	3201      	adds	r2, #1
 800cb66:	9245      	str	r2, [sp, #276]	; 0x114
 800cb68:	6862      	ldr	r2, [r4, #4]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	3a01      	subs	r2, #1
 800cb6e:	6062      	str	r2, [r4, #4]
 800cb70:	6023      	str	r3, [r4, #0]
 800cb72:	e7ec      	b.n	800cb4e <__ssvfiscanf_r+0x3e>
 800cb74:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cb76:	4621      	mov	r1, r4
 800cb78:	4630      	mov	r0, r6
 800cb7a:	4798      	blx	r3
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	d0e9      	beq.n	800cb54 <__ssvfiscanf_r+0x44>
 800cb80:	e7ed      	b.n	800cb5e <__ssvfiscanf_r+0x4e>
 800cb82:	2b25      	cmp	r3, #37	; 0x25
 800cb84:	d012      	beq.n	800cbac <__ssvfiscanf_r+0x9c>
 800cb86:	469a      	mov	sl, r3
 800cb88:	6863      	ldr	r3, [r4, #4]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	f340 8091 	ble.w	800ccb2 <__ssvfiscanf_r+0x1a2>
 800cb90:	6822      	ldr	r2, [r4, #0]
 800cb92:	7813      	ldrb	r3, [r2, #0]
 800cb94:	4553      	cmp	r3, sl
 800cb96:	f040 812e 	bne.w	800cdf6 <__ssvfiscanf_r+0x2e6>
 800cb9a:	6863      	ldr	r3, [r4, #4]
 800cb9c:	3b01      	subs	r3, #1
 800cb9e:	6063      	str	r3, [r4, #4]
 800cba0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800cba2:	3201      	adds	r2, #1
 800cba4:	3301      	adds	r3, #1
 800cba6:	6022      	str	r2, [r4, #0]
 800cba8:	9345      	str	r3, [sp, #276]	; 0x114
 800cbaa:	e7d8      	b.n	800cb5e <__ssvfiscanf_r+0x4e>
 800cbac:	9141      	str	r1, [sp, #260]	; 0x104
 800cbae:	9143      	str	r1, [sp, #268]	; 0x10c
 800cbb0:	7853      	ldrb	r3, [r2, #1]
 800cbb2:	2b2a      	cmp	r3, #42	; 0x2a
 800cbb4:	bf02      	ittt	eq
 800cbb6:	2310      	moveq	r3, #16
 800cbb8:	1c95      	addeq	r5, r2, #2
 800cbba:	9341      	streq	r3, [sp, #260]	; 0x104
 800cbbc:	220a      	movs	r2, #10
 800cbbe:	46aa      	mov	sl, r5
 800cbc0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800cbc4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800cbc8:	2b09      	cmp	r3, #9
 800cbca:	d91d      	bls.n	800cc08 <__ssvfiscanf_r+0xf8>
 800cbcc:	487e      	ldr	r0, [pc, #504]	; (800cdc8 <__ssvfiscanf_r+0x2b8>)
 800cbce:	2203      	movs	r2, #3
 800cbd0:	f7f3 fb16 	bl	8000200 <memchr>
 800cbd4:	b140      	cbz	r0, 800cbe8 <__ssvfiscanf_r+0xd8>
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	eba0 0009 	sub.w	r0, r0, r9
 800cbdc:	fa03 f000 	lsl.w	r0, r3, r0
 800cbe0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cbe2:	4318      	orrs	r0, r3
 800cbe4:	9041      	str	r0, [sp, #260]	; 0x104
 800cbe6:	4655      	mov	r5, sl
 800cbe8:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cbec:	2b78      	cmp	r3, #120	; 0x78
 800cbee:	d806      	bhi.n	800cbfe <__ssvfiscanf_r+0xee>
 800cbf0:	2b57      	cmp	r3, #87	; 0x57
 800cbf2:	d810      	bhi.n	800cc16 <__ssvfiscanf_r+0x106>
 800cbf4:	2b25      	cmp	r3, #37	; 0x25
 800cbf6:	d0c6      	beq.n	800cb86 <__ssvfiscanf_r+0x76>
 800cbf8:	d856      	bhi.n	800cca8 <__ssvfiscanf_r+0x198>
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d064      	beq.n	800ccc8 <__ssvfiscanf_r+0x1b8>
 800cbfe:	2303      	movs	r3, #3
 800cc00:	9347      	str	r3, [sp, #284]	; 0x11c
 800cc02:	230a      	movs	r3, #10
 800cc04:	9342      	str	r3, [sp, #264]	; 0x108
 800cc06:	e071      	b.n	800ccec <__ssvfiscanf_r+0x1dc>
 800cc08:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800cc0a:	fb02 1103 	mla	r1, r2, r3, r1
 800cc0e:	3930      	subs	r1, #48	; 0x30
 800cc10:	9143      	str	r1, [sp, #268]	; 0x10c
 800cc12:	4655      	mov	r5, sl
 800cc14:	e7d3      	b.n	800cbbe <__ssvfiscanf_r+0xae>
 800cc16:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800cc1a:	2a20      	cmp	r2, #32
 800cc1c:	d8ef      	bhi.n	800cbfe <__ssvfiscanf_r+0xee>
 800cc1e:	a101      	add	r1, pc, #4	; (adr r1, 800cc24 <__ssvfiscanf_r+0x114>)
 800cc20:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cc24:	0800ccd7 	.word	0x0800ccd7
 800cc28:	0800cbff 	.word	0x0800cbff
 800cc2c:	0800cbff 	.word	0x0800cbff
 800cc30:	0800cd35 	.word	0x0800cd35
 800cc34:	0800cbff 	.word	0x0800cbff
 800cc38:	0800cbff 	.word	0x0800cbff
 800cc3c:	0800cbff 	.word	0x0800cbff
 800cc40:	0800cbff 	.word	0x0800cbff
 800cc44:	0800cbff 	.word	0x0800cbff
 800cc48:	0800cbff 	.word	0x0800cbff
 800cc4c:	0800cbff 	.word	0x0800cbff
 800cc50:	0800cd4b 	.word	0x0800cd4b
 800cc54:	0800cd21 	.word	0x0800cd21
 800cc58:	0800ccaf 	.word	0x0800ccaf
 800cc5c:	0800ccaf 	.word	0x0800ccaf
 800cc60:	0800ccaf 	.word	0x0800ccaf
 800cc64:	0800cbff 	.word	0x0800cbff
 800cc68:	0800cd25 	.word	0x0800cd25
 800cc6c:	0800cbff 	.word	0x0800cbff
 800cc70:	0800cbff 	.word	0x0800cbff
 800cc74:	0800cbff 	.word	0x0800cbff
 800cc78:	0800cbff 	.word	0x0800cbff
 800cc7c:	0800cd5b 	.word	0x0800cd5b
 800cc80:	0800cd2d 	.word	0x0800cd2d
 800cc84:	0800cccf 	.word	0x0800cccf
 800cc88:	0800cbff 	.word	0x0800cbff
 800cc8c:	0800cbff 	.word	0x0800cbff
 800cc90:	0800cd57 	.word	0x0800cd57
 800cc94:	0800cbff 	.word	0x0800cbff
 800cc98:	0800cd21 	.word	0x0800cd21
 800cc9c:	0800cbff 	.word	0x0800cbff
 800cca0:	0800cbff 	.word	0x0800cbff
 800cca4:	0800ccd7 	.word	0x0800ccd7
 800cca8:	3b45      	subs	r3, #69	; 0x45
 800ccaa:	2b02      	cmp	r3, #2
 800ccac:	d8a7      	bhi.n	800cbfe <__ssvfiscanf_r+0xee>
 800ccae:	2305      	movs	r3, #5
 800ccb0:	e01b      	b.n	800ccea <__ssvfiscanf_r+0x1da>
 800ccb2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ccb4:	4621      	mov	r1, r4
 800ccb6:	4630      	mov	r0, r6
 800ccb8:	4798      	blx	r3
 800ccba:	2800      	cmp	r0, #0
 800ccbc:	f43f af68 	beq.w	800cb90 <__ssvfiscanf_r+0x80>
 800ccc0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ccc2:	2800      	cmp	r0, #0
 800ccc4:	f040 808d 	bne.w	800cde2 <__ssvfiscanf_r+0x2d2>
 800ccc8:	f04f 30ff 	mov.w	r0, #4294967295
 800cccc:	e08f      	b.n	800cdee <__ssvfiscanf_r+0x2de>
 800ccce:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ccd0:	f042 0220 	orr.w	r2, r2, #32
 800ccd4:	9241      	str	r2, [sp, #260]	; 0x104
 800ccd6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ccd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ccdc:	9241      	str	r2, [sp, #260]	; 0x104
 800ccde:	2210      	movs	r2, #16
 800cce0:	2b6f      	cmp	r3, #111	; 0x6f
 800cce2:	9242      	str	r2, [sp, #264]	; 0x108
 800cce4:	bf34      	ite	cc
 800cce6:	2303      	movcc	r3, #3
 800cce8:	2304      	movcs	r3, #4
 800ccea:	9347      	str	r3, [sp, #284]	; 0x11c
 800ccec:	6863      	ldr	r3, [r4, #4]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	dd42      	ble.n	800cd78 <__ssvfiscanf_r+0x268>
 800ccf2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ccf4:	0659      	lsls	r1, r3, #25
 800ccf6:	d404      	bmi.n	800cd02 <__ssvfiscanf_r+0x1f2>
 800ccf8:	6823      	ldr	r3, [r4, #0]
 800ccfa:	781a      	ldrb	r2, [r3, #0]
 800ccfc:	5cba      	ldrb	r2, [r7, r2]
 800ccfe:	0712      	lsls	r2, r2, #28
 800cd00:	d441      	bmi.n	800cd86 <__ssvfiscanf_r+0x276>
 800cd02:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800cd04:	2b02      	cmp	r3, #2
 800cd06:	dc50      	bgt.n	800cdaa <__ssvfiscanf_r+0x29a>
 800cd08:	466b      	mov	r3, sp
 800cd0a:	4622      	mov	r2, r4
 800cd0c:	a941      	add	r1, sp, #260	; 0x104
 800cd0e:	4630      	mov	r0, r6
 800cd10:	f000 f876 	bl	800ce00 <_scanf_chars>
 800cd14:	2801      	cmp	r0, #1
 800cd16:	d06e      	beq.n	800cdf6 <__ssvfiscanf_r+0x2e6>
 800cd18:	2802      	cmp	r0, #2
 800cd1a:	f47f af20 	bne.w	800cb5e <__ssvfiscanf_r+0x4e>
 800cd1e:	e7cf      	b.n	800ccc0 <__ssvfiscanf_r+0x1b0>
 800cd20:	220a      	movs	r2, #10
 800cd22:	e7dd      	b.n	800cce0 <__ssvfiscanf_r+0x1d0>
 800cd24:	2300      	movs	r3, #0
 800cd26:	9342      	str	r3, [sp, #264]	; 0x108
 800cd28:	2303      	movs	r3, #3
 800cd2a:	e7de      	b.n	800ccea <__ssvfiscanf_r+0x1da>
 800cd2c:	2308      	movs	r3, #8
 800cd2e:	9342      	str	r3, [sp, #264]	; 0x108
 800cd30:	2304      	movs	r3, #4
 800cd32:	e7da      	b.n	800ccea <__ssvfiscanf_r+0x1da>
 800cd34:	4629      	mov	r1, r5
 800cd36:	4640      	mov	r0, r8
 800cd38:	f000 f9ce 	bl	800d0d8 <__sccl>
 800cd3c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cd3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd42:	9341      	str	r3, [sp, #260]	; 0x104
 800cd44:	4605      	mov	r5, r0
 800cd46:	2301      	movs	r3, #1
 800cd48:	e7cf      	b.n	800ccea <__ssvfiscanf_r+0x1da>
 800cd4a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cd4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd50:	9341      	str	r3, [sp, #260]	; 0x104
 800cd52:	2300      	movs	r3, #0
 800cd54:	e7c9      	b.n	800ccea <__ssvfiscanf_r+0x1da>
 800cd56:	2302      	movs	r3, #2
 800cd58:	e7c7      	b.n	800ccea <__ssvfiscanf_r+0x1da>
 800cd5a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800cd5c:	06c3      	lsls	r3, r0, #27
 800cd5e:	f53f aefe 	bmi.w	800cb5e <__ssvfiscanf_r+0x4e>
 800cd62:	9b00      	ldr	r3, [sp, #0]
 800cd64:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cd66:	1d19      	adds	r1, r3, #4
 800cd68:	9100      	str	r1, [sp, #0]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f010 0f01 	tst.w	r0, #1
 800cd70:	bf14      	ite	ne
 800cd72:	801a      	strhne	r2, [r3, #0]
 800cd74:	601a      	streq	r2, [r3, #0]
 800cd76:	e6f2      	b.n	800cb5e <__ssvfiscanf_r+0x4e>
 800cd78:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cd7a:	4621      	mov	r1, r4
 800cd7c:	4630      	mov	r0, r6
 800cd7e:	4798      	blx	r3
 800cd80:	2800      	cmp	r0, #0
 800cd82:	d0b6      	beq.n	800ccf2 <__ssvfiscanf_r+0x1e2>
 800cd84:	e79c      	b.n	800ccc0 <__ssvfiscanf_r+0x1b0>
 800cd86:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cd88:	3201      	adds	r2, #1
 800cd8a:	9245      	str	r2, [sp, #276]	; 0x114
 800cd8c:	6862      	ldr	r2, [r4, #4]
 800cd8e:	3a01      	subs	r2, #1
 800cd90:	2a00      	cmp	r2, #0
 800cd92:	6062      	str	r2, [r4, #4]
 800cd94:	dd02      	ble.n	800cd9c <__ssvfiscanf_r+0x28c>
 800cd96:	3301      	adds	r3, #1
 800cd98:	6023      	str	r3, [r4, #0]
 800cd9a:	e7ad      	b.n	800ccf8 <__ssvfiscanf_r+0x1e8>
 800cd9c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cd9e:	4621      	mov	r1, r4
 800cda0:	4630      	mov	r0, r6
 800cda2:	4798      	blx	r3
 800cda4:	2800      	cmp	r0, #0
 800cda6:	d0a7      	beq.n	800ccf8 <__ssvfiscanf_r+0x1e8>
 800cda8:	e78a      	b.n	800ccc0 <__ssvfiscanf_r+0x1b0>
 800cdaa:	2b04      	cmp	r3, #4
 800cdac:	dc0e      	bgt.n	800cdcc <__ssvfiscanf_r+0x2bc>
 800cdae:	466b      	mov	r3, sp
 800cdb0:	4622      	mov	r2, r4
 800cdb2:	a941      	add	r1, sp, #260	; 0x104
 800cdb4:	4630      	mov	r0, r6
 800cdb6:	f000 f87d 	bl	800ceb4 <_scanf_i>
 800cdba:	e7ab      	b.n	800cd14 <__ssvfiscanf_r+0x204>
 800cdbc:	0800ca5d 	.word	0x0800ca5d
 800cdc0:	0800cad7 	.word	0x0800cad7
 800cdc4:	0800e1c1 	.word	0x0800e1c1
 800cdc8:	0800e592 	.word	0x0800e592
 800cdcc:	4b0b      	ldr	r3, [pc, #44]	; (800cdfc <__ssvfiscanf_r+0x2ec>)
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	f43f aec5 	beq.w	800cb5e <__ssvfiscanf_r+0x4e>
 800cdd4:	466b      	mov	r3, sp
 800cdd6:	4622      	mov	r2, r4
 800cdd8:	a941      	add	r1, sp, #260	; 0x104
 800cdda:	4630      	mov	r0, r6
 800cddc:	f7fb ff74 	bl	8008cc8 <_scanf_float>
 800cde0:	e798      	b.n	800cd14 <__ssvfiscanf_r+0x204>
 800cde2:	89a3      	ldrh	r3, [r4, #12]
 800cde4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cde8:	bf18      	it	ne
 800cdea:	f04f 30ff 	movne.w	r0, #4294967295
 800cdee:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800cdf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf6:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cdf8:	e7f9      	b.n	800cdee <__ssvfiscanf_r+0x2de>
 800cdfa:	bf00      	nop
 800cdfc:	08008cc9 	.word	0x08008cc9

0800ce00 <_scanf_chars>:
 800ce00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce04:	4615      	mov	r5, r2
 800ce06:	688a      	ldr	r2, [r1, #8]
 800ce08:	4680      	mov	r8, r0
 800ce0a:	460c      	mov	r4, r1
 800ce0c:	b932      	cbnz	r2, 800ce1c <_scanf_chars+0x1c>
 800ce0e:	698a      	ldr	r2, [r1, #24]
 800ce10:	2a00      	cmp	r2, #0
 800ce12:	bf0c      	ite	eq
 800ce14:	2201      	moveq	r2, #1
 800ce16:	f04f 32ff 	movne.w	r2, #4294967295
 800ce1a:	608a      	str	r2, [r1, #8]
 800ce1c:	6822      	ldr	r2, [r4, #0]
 800ce1e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800ceb0 <_scanf_chars+0xb0>
 800ce22:	06d1      	lsls	r1, r2, #27
 800ce24:	bf5f      	itttt	pl
 800ce26:	681a      	ldrpl	r2, [r3, #0]
 800ce28:	1d11      	addpl	r1, r2, #4
 800ce2a:	6019      	strpl	r1, [r3, #0]
 800ce2c:	6816      	ldrpl	r6, [r2, #0]
 800ce2e:	2700      	movs	r7, #0
 800ce30:	69a0      	ldr	r0, [r4, #24]
 800ce32:	b188      	cbz	r0, 800ce58 <_scanf_chars+0x58>
 800ce34:	2801      	cmp	r0, #1
 800ce36:	d107      	bne.n	800ce48 <_scanf_chars+0x48>
 800ce38:	682a      	ldr	r2, [r5, #0]
 800ce3a:	7811      	ldrb	r1, [r2, #0]
 800ce3c:	6962      	ldr	r2, [r4, #20]
 800ce3e:	5c52      	ldrb	r2, [r2, r1]
 800ce40:	b952      	cbnz	r2, 800ce58 <_scanf_chars+0x58>
 800ce42:	2f00      	cmp	r7, #0
 800ce44:	d031      	beq.n	800ceaa <_scanf_chars+0xaa>
 800ce46:	e022      	b.n	800ce8e <_scanf_chars+0x8e>
 800ce48:	2802      	cmp	r0, #2
 800ce4a:	d120      	bne.n	800ce8e <_scanf_chars+0x8e>
 800ce4c:	682b      	ldr	r3, [r5, #0]
 800ce4e:	781b      	ldrb	r3, [r3, #0]
 800ce50:	f813 3009 	ldrb.w	r3, [r3, r9]
 800ce54:	071b      	lsls	r3, r3, #28
 800ce56:	d41a      	bmi.n	800ce8e <_scanf_chars+0x8e>
 800ce58:	6823      	ldr	r3, [r4, #0]
 800ce5a:	06da      	lsls	r2, r3, #27
 800ce5c:	bf5e      	ittt	pl
 800ce5e:	682b      	ldrpl	r3, [r5, #0]
 800ce60:	781b      	ldrbpl	r3, [r3, #0]
 800ce62:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ce66:	682a      	ldr	r2, [r5, #0]
 800ce68:	686b      	ldr	r3, [r5, #4]
 800ce6a:	3201      	adds	r2, #1
 800ce6c:	602a      	str	r2, [r5, #0]
 800ce6e:	68a2      	ldr	r2, [r4, #8]
 800ce70:	3b01      	subs	r3, #1
 800ce72:	3a01      	subs	r2, #1
 800ce74:	606b      	str	r3, [r5, #4]
 800ce76:	3701      	adds	r7, #1
 800ce78:	60a2      	str	r2, [r4, #8]
 800ce7a:	b142      	cbz	r2, 800ce8e <_scanf_chars+0x8e>
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	dcd7      	bgt.n	800ce30 <_scanf_chars+0x30>
 800ce80:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ce84:	4629      	mov	r1, r5
 800ce86:	4640      	mov	r0, r8
 800ce88:	4798      	blx	r3
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	d0d0      	beq.n	800ce30 <_scanf_chars+0x30>
 800ce8e:	6823      	ldr	r3, [r4, #0]
 800ce90:	f013 0310 	ands.w	r3, r3, #16
 800ce94:	d105      	bne.n	800cea2 <_scanf_chars+0xa2>
 800ce96:	68e2      	ldr	r2, [r4, #12]
 800ce98:	3201      	adds	r2, #1
 800ce9a:	60e2      	str	r2, [r4, #12]
 800ce9c:	69a2      	ldr	r2, [r4, #24]
 800ce9e:	b102      	cbz	r2, 800cea2 <_scanf_chars+0xa2>
 800cea0:	7033      	strb	r3, [r6, #0]
 800cea2:	6923      	ldr	r3, [r4, #16]
 800cea4:	443b      	add	r3, r7
 800cea6:	6123      	str	r3, [r4, #16]
 800cea8:	2000      	movs	r0, #0
 800ceaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ceae:	bf00      	nop
 800ceb0:	0800e1c1 	.word	0x0800e1c1

0800ceb4 <_scanf_i>:
 800ceb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb8:	4698      	mov	r8, r3
 800ceba:	4b76      	ldr	r3, [pc, #472]	; (800d094 <_scanf_i+0x1e0>)
 800cebc:	460c      	mov	r4, r1
 800cebe:	4682      	mov	sl, r0
 800cec0:	4616      	mov	r6, r2
 800cec2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cec6:	b087      	sub	sp, #28
 800cec8:	ab03      	add	r3, sp, #12
 800ceca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cece:	4b72      	ldr	r3, [pc, #456]	; (800d098 <_scanf_i+0x1e4>)
 800ced0:	69a1      	ldr	r1, [r4, #24]
 800ced2:	4a72      	ldr	r2, [pc, #456]	; (800d09c <_scanf_i+0x1e8>)
 800ced4:	2903      	cmp	r1, #3
 800ced6:	bf18      	it	ne
 800ced8:	461a      	movne	r2, r3
 800ceda:	68a3      	ldr	r3, [r4, #8]
 800cedc:	9201      	str	r2, [sp, #4]
 800cede:	1e5a      	subs	r2, r3, #1
 800cee0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cee4:	bf88      	it	hi
 800cee6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ceea:	4627      	mov	r7, r4
 800ceec:	bf82      	ittt	hi
 800ceee:	eb03 0905 	addhi.w	r9, r3, r5
 800cef2:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cef6:	60a3      	strhi	r3, [r4, #8]
 800cef8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cefc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800cf00:	bf98      	it	ls
 800cf02:	f04f 0900 	movls.w	r9, #0
 800cf06:	6023      	str	r3, [r4, #0]
 800cf08:	463d      	mov	r5, r7
 800cf0a:	f04f 0b00 	mov.w	fp, #0
 800cf0e:	6831      	ldr	r1, [r6, #0]
 800cf10:	ab03      	add	r3, sp, #12
 800cf12:	7809      	ldrb	r1, [r1, #0]
 800cf14:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cf18:	2202      	movs	r2, #2
 800cf1a:	f7f3 f971 	bl	8000200 <memchr>
 800cf1e:	b328      	cbz	r0, 800cf6c <_scanf_i+0xb8>
 800cf20:	f1bb 0f01 	cmp.w	fp, #1
 800cf24:	d159      	bne.n	800cfda <_scanf_i+0x126>
 800cf26:	6862      	ldr	r2, [r4, #4]
 800cf28:	b92a      	cbnz	r2, 800cf36 <_scanf_i+0x82>
 800cf2a:	6822      	ldr	r2, [r4, #0]
 800cf2c:	2308      	movs	r3, #8
 800cf2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cf32:	6063      	str	r3, [r4, #4]
 800cf34:	6022      	str	r2, [r4, #0]
 800cf36:	6822      	ldr	r2, [r4, #0]
 800cf38:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800cf3c:	6022      	str	r2, [r4, #0]
 800cf3e:	68a2      	ldr	r2, [r4, #8]
 800cf40:	1e51      	subs	r1, r2, #1
 800cf42:	60a1      	str	r1, [r4, #8]
 800cf44:	b192      	cbz	r2, 800cf6c <_scanf_i+0xb8>
 800cf46:	6832      	ldr	r2, [r6, #0]
 800cf48:	1c51      	adds	r1, r2, #1
 800cf4a:	6031      	str	r1, [r6, #0]
 800cf4c:	7812      	ldrb	r2, [r2, #0]
 800cf4e:	f805 2b01 	strb.w	r2, [r5], #1
 800cf52:	6872      	ldr	r2, [r6, #4]
 800cf54:	3a01      	subs	r2, #1
 800cf56:	2a00      	cmp	r2, #0
 800cf58:	6072      	str	r2, [r6, #4]
 800cf5a:	dc07      	bgt.n	800cf6c <_scanf_i+0xb8>
 800cf5c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800cf60:	4631      	mov	r1, r6
 800cf62:	4650      	mov	r0, sl
 800cf64:	4790      	blx	r2
 800cf66:	2800      	cmp	r0, #0
 800cf68:	f040 8085 	bne.w	800d076 <_scanf_i+0x1c2>
 800cf6c:	f10b 0b01 	add.w	fp, fp, #1
 800cf70:	f1bb 0f03 	cmp.w	fp, #3
 800cf74:	d1cb      	bne.n	800cf0e <_scanf_i+0x5a>
 800cf76:	6863      	ldr	r3, [r4, #4]
 800cf78:	b90b      	cbnz	r3, 800cf7e <_scanf_i+0xca>
 800cf7a:	230a      	movs	r3, #10
 800cf7c:	6063      	str	r3, [r4, #4]
 800cf7e:	6863      	ldr	r3, [r4, #4]
 800cf80:	4947      	ldr	r1, [pc, #284]	; (800d0a0 <_scanf_i+0x1ec>)
 800cf82:	6960      	ldr	r0, [r4, #20]
 800cf84:	1ac9      	subs	r1, r1, r3
 800cf86:	f000 f8a7 	bl	800d0d8 <__sccl>
 800cf8a:	f04f 0b00 	mov.w	fp, #0
 800cf8e:	68a3      	ldr	r3, [r4, #8]
 800cf90:	6822      	ldr	r2, [r4, #0]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d03d      	beq.n	800d012 <_scanf_i+0x15e>
 800cf96:	6831      	ldr	r1, [r6, #0]
 800cf98:	6960      	ldr	r0, [r4, #20]
 800cf9a:	f891 c000 	ldrb.w	ip, [r1]
 800cf9e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800cfa2:	2800      	cmp	r0, #0
 800cfa4:	d035      	beq.n	800d012 <_scanf_i+0x15e>
 800cfa6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800cfaa:	d124      	bne.n	800cff6 <_scanf_i+0x142>
 800cfac:	0510      	lsls	r0, r2, #20
 800cfae:	d522      	bpl.n	800cff6 <_scanf_i+0x142>
 800cfb0:	f10b 0b01 	add.w	fp, fp, #1
 800cfb4:	f1b9 0f00 	cmp.w	r9, #0
 800cfb8:	d003      	beq.n	800cfc2 <_scanf_i+0x10e>
 800cfba:	3301      	adds	r3, #1
 800cfbc:	f109 39ff 	add.w	r9, r9, #4294967295
 800cfc0:	60a3      	str	r3, [r4, #8]
 800cfc2:	6873      	ldr	r3, [r6, #4]
 800cfc4:	3b01      	subs	r3, #1
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	6073      	str	r3, [r6, #4]
 800cfca:	dd1b      	ble.n	800d004 <_scanf_i+0x150>
 800cfcc:	6833      	ldr	r3, [r6, #0]
 800cfce:	3301      	adds	r3, #1
 800cfd0:	6033      	str	r3, [r6, #0]
 800cfd2:	68a3      	ldr	r3, [r4, #8]
 800cfd4:	3b01      	subs	r3, #1
 800cfd6:	60a3      	str	r3, [r4, #8]
 800cfd8:	e7d9      	b.n	800cf8e <_scanf_i+0xda>
 800cfda:	f1bb 0f02 	cmp.w	fp, #2
 800cfde:	d1ae      	bne.n	800cf3e <_scanf_i+0x8a>
 800cfe0:	6822      	ldr	r2, [r4, #0]
 800cfe2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800cfe6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cfea:	d1bf      	bne.n	800cf6c <_scanf_i+0xb8>
 800cfec:	2310      	movs	r3, #16
 800cfee:	6063      	str	r3, [r4, #4]
 800cff0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cff4:	e7a2      	b.n	800cf3c <_scanf_i+0x88>
 800cff6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800cffa:	6022      	str	r2, [r4, #0]
 800cffc:	780b      	ldrb	r3, [r1, #0]
 800cffe:	f805 3b01 	strb.w	r3, [r5], #1
 800d002:	e7de      	b.n	800cfc2 <_scanf_i+0x10e>
 800d004:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d008:	4631      	mov	r1, r6
 800d00a:	4650      	mov	r0, sl
 800d00c:	4798      	blx	r3
 800d00e:	2800      	cmp	r0, #0
 800d010:	d0df      	beq.n	800cfd2 <_scanf_i+0x11e>
 800d012:	6823      	ldr	r3, [r4, #0]
 800d014:	05db      	lsls	r3, r3, #23
 800d016:	d50d      	bpl.n	800d034 <_scanf_i+0x180>
 800d018:	42bd      	cmp	r5, r7
 800d01a:	d909      	bls.n	800d030 <_scanf_i+0x17c>
 800d01c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d020:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d024:	4632      	mov	r2, r6
 800d026:	4650      	mov	r0, sl
 800d028:	4798      	blx	r3
 800d02a:	f105 39ff 	add.w	r9, r5, #4294967295
 800d02e:	464d      	mov	r5, r9
 800d030:	42bd      	cmp	r5, r7
 800d032:	d02d      	beq.n	800d090 <_scanf_i+0x1dc>
 800d034:	6822      	ldr	r2, [r4, #0]
 800d036:	f012 0210 	ands.w	r2, r2, #16
 800d03a:	d113      	bne.n	800d064 <_scanf_i+0x1b0>
 800d03c:	702a      	strb	r2, [r5, #0]
 800d03e:	6863      	ldr	r3, [r4, #4]
 800d040:	9e01      	ldr	r6, [sp, #4]
 800d042:	4639      	mov	r1, r7
 800d044:	4650      	mov	r0, sl
 800d046:	47b0      	blx	r6
 800d048:	6821      	ldr	r1, [r4, #0]
 800d04a:	f8d8 3000 	ldr.w	r3, [r8]
 800d04e:	f011 0f20 	tst.w	r1, #32
 800d052:	d013      	beq.n	800d07c <_scanf_i+0x1c8>
 800d054:	1d1a      	adds	r2, r3, #4
 800d056:	f8c8 2000 	str.w	r2, [r8]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	6018      	str	r0, [r3, #0]
 800d05e:	68e3      	ldr	r3, [r4, #12]
 800d060:	3301      	adds	r3, #1
 800d062:	60e3      	str	r3, [r4, #12]
 800d064:	1bed      	subs	r5, r5, r7
 800d066:	44ab      	add	fp, r5
 800d068:	6925      	ldr	r5, [r4, #16]
 800d06a:	445d      	add	r5, fp
 800d06c:	6125      	str	r5, [r4, #16]
 800d06e:	2000      	movs	r0, #0
 800d070:	b007      	add	sp, #28
 800d072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d076:	f04f 0b00 	mov.w	fp, #0
 800d07a:	e7ca      	b.n	800d012 <_scanf_i+0x15e>
 800d07c:	1d1a      	adds	r2, r3, #4
 800d07e:	f8c8 2000 	str.w	r2, [r8]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f011 0f01 	tst.w	r1, #1
 800d088:	bf14      	ite	ne
 800d08a:	8018      	strhne	r0, [r3, #0]
 800d08c:	6018      	streq	r0, [r3, #0]
 800d08e:	e7e6      	b.n	800d05e <_scanf_i+0x1aa>
 800d090:	2001      	movs	r0, #1
 800d092:	e7ed      	b.n	800d070 <_scanf_i+0x1bc>
 800d094:	0800da44 	.word	0x0800da44
 800d098:	0800d255 	.word	0x0800d255
 800d09c:	0800a525 	.word	0x0800a525
 800d0a0:	0800e5b6 	.word	0x0800e5b6

0800d0a4 <_read_r>:
 800d0a4:	b538      	push	{r3, r4, r5, lr}
 800d0a6:	4d07      	ldr	r5, [pc, #28]	; (800d0c4 <_read_r+0x20>)
 800d0a8:	4604      	mov	r4, r0
 800d0aa:	4608      	mov	r0, r1
 800d0ac:	4611      	mov	r1, r2
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	602a      	str	r2, [r5, #0]
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	f7f4 fe16 	bl	8001ce4 <_read>
 800d0b8:	1c43      	adds	r3, r0, #1
 800d0ba:	d102      	bne.n	800d0c2 <_read_r+0x1e>
 800d0bc:	682b      	ldr	r3, [r5, #0]
 800d0be:	b103      	cbz	r3, 800d0c2 <_read_r+0x1e>
 800d0c0:	6023      	str	r3, [r4, #0]
 800d0c2:	bd38      	pop	{r3, r4, r5, pc}
 800d0c4:	2000080c 	.word	0x2000080c

0800d0c8 <nan>:
 800d0c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d0d0 <nan+0x8>
 800d0cc:	4770      	bx	lr
 800d0ce:	bf00      	nop
 800d0d0:	00000000 	.word	0x00000000
 800d0d4:	7ff80000 	.word	0x7ff80000

0800d0d8 <__sccl>:
 800d0d8:	b570      	push	{r4, r5, r6, lr}
 800d0da:	780b      	ldrb	r3, [r1, #0]
 800d0dc:	4604      	mov	r4, r0
 800d0de:	2b5e      	cmp	r3, #94	; 0x5e
 800d0e0:	bf0b      	itete	eq
 800d0e2:	784b      	ldrbeq	r3, [r1, #1]
 800d0e4:	1c48      	addne	r0, r1, #1
 800d0e6:	1c88      	addeq	r0, r1, #2
 800d0e8:	2200      	movne	r2, #0
 800d0ea:	bf08      	it	eq
 800d0ec:	2201      	moveq	r2, #1
 800d0ee:	1e61      	subs	r1, r4, #1
 800d0f0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d0f4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800d0f8:	42a9      	cmp	r1, r5
 800d0fa:	d1fb      	bne.n	800d0f4 <__sccl+0x1c>
 800d0fc:	b90b      	cbnz	r3, 800d102 <__sccl+0x2a>
 800d0fe:	3801      	subs	r0, #1
 800d100:	bd70      	pop	{r4, r5, r6, pc}
 800d102:	f082 0201 	eor.w	r2, r2, #1
 800d106:	54e2      	strb	r2, [r4, r3]
 800d108:	4605      	mov	r5, r0
 800d10a:	4628      	mov	r0, r5
 800d10c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800d110:	292d      	cmp	r1, #45	; 0x2d
 800d112:	d006      	beq.n	800d122 <__sccl+0x4a>
 800d114:	295d      	cmp	r1, #93	; 0x5d
 800d116:	d0f3      	beq.n	800d100 <__sccl+0x28>
 800d118:	b909      	cbnz	r1, 800d11e <__sccl+0x46>
 800d11a:	4628      	mov	r0, r5
 800d11c:	e7f0      	b.n	800d100 <__sccl+0x28>
 800d11e:	460b      	mov	r3, r1
 800d120:	e7f1      	b.n	800d106 <__sccl+0x2e>
 800d122:	786e      	ldrb	r6, [r5, #1]
 800d124:	2e5d      	cmp	r6, #93	; 0x5d
 800d126:	d0fa      	beq.n	800d11e <__sccl+0x46>
 800d128:	42b3      	cmp	r3, r6
 800d12a:	dcf8      	bgt.n	800d11e <__sccl+0x46>
 800d12c:	3502      	adds	r5, #2
 800d12e:	4619      	mov	r1, r3
 800d130:	3101      	adds	r1, #1
 800d132:	428e      	cmp	r6, r1
 800d134:	5462      	strb	r2, [r4, r1]
 800d136:	dcfb      	bgt.n	800d130 <__sccl+0x58>
 800d138:	1af1      	subs	r1, r6, r3
 800d13a:	3901      	subs	r1, #1
 800d13c:	1c58      	adds	r0, r3, #1
 800d13e:	42b3      	cmp	r3, r6
 800d140:	bfa8      	it	ge
 800d142:	2100      	movge	r1, #0
 800d144:	1843      	adds	r3, r0, r1
 800d146:	e7e0      	b.n	800d10a <__sccl+0x32>

0800d148 <strncmp>:
 800d148:	b510      	push	{r4, lr}
 800d14a:	b17a      	cbz	r2, 800d16c <strncmp+0x24>
 800d14c:	4603      	mov	r3, r0
 800d14e:	3901      	subs	r1, #1
 800d150:	1884      	adds	r4, r0, r2
 800d152:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d156:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d15a:	4290      	cmp	r0, r2
 800d15c:	d101      	bne.n	800d162 <strncmp+0x1a>
 800d15e:	42a3      	cmp	r3, r4
 800d160:	d101      	bne.n	800d166 <strncmp+0x1e>
 800d162:	1a80      	subs	r0, r0, r2
 800d164:	bd10      	pop	{r4, pc}
 800d166:	2800      	cmp	r0, #0
 800d168:	d1f3      	bne.n	800d152 <strncmp+0xa>
 800d16a:	e7fa      	b.n	800d162 <strncmp+0x1a>
 800d16c:	4610      	mov	r0, r2
 800d16e:	e7f9      	b.n	800d164 <strncmp+0x1c>

0800d170 <_strtoul_l.constprop.0>:
 800d170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d174:	4f36      	ldr	r7, [pc, #216]	; (800d250 <_strtoul_l.constprop.0+0xe0>)
 800d176:	4686      	mov	lr, r0
 800d178:	460d      	mov	r5, r1
 800d17a:	4628      	mov	r0, r5
 800d17c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d180:	5de6      	ldrb	r6, [r4, r7]
 800d182:	f016 0608 	ands.w	r6, r6, #8
 800d186:	d1f8      	bne.n	800d17a <_strtoul_l.constprop.0+0xa>
 800d188:	2c2d      	cmp	r4, #45	; 0x2d
 800d18a:	d12f      	bne.n	800d1ec <_strtoul_l.constprop.0+0x7c>
 800d18c:	782c      	ldrb	r4, [r5, #0]
 800d18e:	2601      	movs	r6, #1
 800d190:	1c85      	adds	r5, r0, #2
 800d192:	2b00      	cmp	r3, #0
 800d194:	d057      	beq.n	800d246 <_strtoul_l.constprop.0+0xd6>
 800d196:	2b10      	cmp	r3, #16
 800d198:	d109      	bne.n	800d1ae <_strtoul_l.constprop.0+0x3e>
 800d19a:	2c30      	cmp	r4, #48	; 0x30
 800d19c:	d107      	bne.n	800d1ae <_strtoul_l.constprop.0+0x3e>
 800d19e:	7828      	ldrb	r0, [r5, #0]
 800d1a0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d1a4:	2858      	cmp	r0, #88	; 0x58
 800d1a6:	d149      	bne.n	800d23c <_strtoul_l.constprop.0+0xcc>
 800d1a8:	786c      	ldrb	r4, [r5, #1]
 800d1aa:	2310      	movs	r3, #16
 800d1ac:	3502      	adds	r5, #2
 800d1ae:	f04f 38ff 	mov.w	r8, #4294967295
 800d1b2:	2700      	movs	r7, #0
 800d1b4:	fbb8 f8f3 	udiv	r8, r8, r3
 800d1b8:	fb03 f908 	mul.w	r9, r3, r8
 800d1bc:	ea6f 0909 	mvn.w	r9, r9
 800d1c0:	4638      	mov	r0, r7
 800d1c2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d1c6:	f1bc 0f09 	cmp.w	ip, #9
 800d1ca:	d814      	bhi.n	800d1f6 <_strtoul_l.constprop.0+0x86>
 800d1cc:	4664      	mov	r4, ip
 800d1ce:	42a3      	cmp	r3, r4
 800d1d0:	dd22      	ble.n	800d218 <_strtoul_l.constprop.0+0xa8>
 800d1d2:	2f00      	cmp	r7, #0
 800d1d4:	db1d      	blt.n	800d212 <_strtoul_l.constprop.0+0xa2>
 800d1d6:	4580      	cmp	r8, r0
 800d1d8:	d31b      	bcc.n	800d212 <_strtoul_l.constprop.0+0xa2>
 800d1da:	d101      	bne.n	800d1e0 <_strtoul_l.constprop.0+0x70>
 800d1dc:	45a1      	cmp	r9, r4
 800d1de:	db18      	blt.n	800d212 <_strtoul_l.constprop.0+0xa2>
 800d1e0:	fb00 4003 	mla	r0, r0, r3, r4
 800d1e4:	2701      	movs	r7, #1
 800d1e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1ea:	e7ea      	b.n	800d1c2 <_strtoul_l.constprop.0+0x52>
 800d1ec:	2c2b      	cmp	r4, #43	; 0x2b
 800d1ee:	bf04      	itt	eq
 800d1f0:	782c      	ldrbeq	r4, [r5, #0]
 800d1f2:	1c85      	addeq	r5, r0, #2
 800d1f4:	e7cd      	b.n	800d192 <_strtoul_l.constprop.0+0x22>
 800d1f6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d1fa:	f1bc 0f19 	cmp.w	ip, #25
 800d1fe:	d801      	bhi.n	800d204 <_strtoul_l.constprop.0+0x94>
 800d200:	3c37      	subs	r4, #55	; 0x37
 800d202:	e7e4      	b.n	800d1ce <_strtoul_l.constprop.0+0x5e>
 800d204:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d208:	f1bc 0f19 	cmp.w	ip, #25
 800d20c:	d804      	bhi.n	800d218 <_strtoul_l.constprop.0+0xa8>
 800d20e:	3c57      	subs	r4, #87	; 0x57
 800d210:	e7dd      	b.n	800d1ce <_strtoul_l.constprop.0+0x5e>
 800d212:	f04f 37ff 	mov.w	r7, #4294967295
 800d216:	e7e6      	b.n	800d1e6 <_strtoul_l.constprop.0+0x76>
 800d218:	2f00      	cmp	r7, #0
 800d21a:	da07      	bge.n	800d22c <_strtoul_l.constprop.0+0xbc>
 800d21c:	2322      	movs	r3, #34	; 0x22
 800d21e:	f8ce 3000 	str.w	r3, [lr]
 800d222:	f04f 30ff 	mov.w	r0, #4294967295
 800d226:	b932      	cbnz	r2, 800d236 <_strtoul_l.constprop.0+0xc6>
 800d228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d22c:	b106      	cbz	r6, 800d230 <_strtoul_l.constprop.0+0xc0>
 800d22e:	4240      	negs	r0, r0
 800d230:	2a00      	cmp	r2, #0
 800d232:	d0f9      	beq.n	800d228 <_strtoul_l.constprop.0+0xb8>
 800d234:	b107      	cbz	r7, 800d238 <_strtoul_l.constprop.0+0xc8>
 800d236:	1e69      	subs	r1, r5, #1
 800d238:	6011      	str	r1, [r2, #0]
 800d23a:	e7f5      	b.n	800d228 <_strtoul_l.constprop.0+0xb8>
 800d23c:	2430      	movs	r4, #48	; 0x30
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d1b5      	bne.n	800d1ae <_strtoul_l.constprop.0+0x3e>
 800d242:	2308      	movs	r3, #8
 800d244:	e7b3      	b.n	800d1ae <_strtoul_l.constprop.0+0x3e>
 800d246:	2c30      	cmp	r4, #48	; 0x30
 800d248:	d0a9      	beq.n	800d19e <_strtoul_l.constprop.0+0x2e>
 800d24a:	230a      	movs	r3, #10
 800d24c:	e7af      	b.n	800d1ae <_strtoul_l.constprop.0+0x3e>
 800d24e:	bf00      	nop
 800d250:	0800e1c1 	.word	0x0800e1c1

0800d254 <_strtoul_r>:
 800d254:	f7ff bf8c 	b.w	800d170 <_strtoul_l.constprop.0>

0800d258 <__submore>:
 800d258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d25c:	460c      	mov	r4, r1
 800d25e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d260:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d264:	4299      	cmp	r1, r3
 800d266:	d11d      	bne.n	800d2a4 <__submore+0x4c>
 800d268:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d26c:	f7fb f84e 	bl	800830c <_malloc_r>
 800d270:	b918      	cbnz	r0, 800d27a <__submore+0x22>
 800d272:	f04f 30ff 	mov.w	r0, #4294967295
 800d276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d27a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d27e:	63a3      	str	r3, [r4, #56]	; 0x38
 800d280:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d284:	6360      	str	r0, [r4, #52]	; 0x34
 800d286:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d28a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d28e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d292:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d296:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d29a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d29e:	6020      	str	r0, [r4, #0]
 800d2a0:	2000      	movs	r0, #0
 800d2a2:	e7e8      	b.n	800d276 <__submore+0x1e>
 800d2a4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d2a6:	0077      	lsls	r7, r6, #1
 800d2a8:	463a      	mov	r2, r7
 800d2aa:	f000 f867 	bl	800d37c <_realloc_r>
 800d2ae:	4605      	mov	r5, r0
 800d2b0:	2800      	cmp	r0, #0
 800d2b2:	d0de      	beq.n	800d272 <__submore+0x1a>
 800d2b4:	eb00 0806 	add.w	r8, r0, r6
 800d2b8:	4601      	mov	r1, r0
 800d2ba:	4632      	mov	r2, r6
 800d2bc:	4640      	mov	r0, r8
 800d2be:	f7fe fd81 	bl	800bdc4 <memcpy>
 800d2c2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d2c6:	f8c4 8000 	str.w	r8, [r4]
 800d2ca:	e7e9      	b.n	800d2a0 <__submore+0x48>

0800d2cc <__ascii_wctomb>:
 800d2cc:	b149      	cbz	r1, 800d2e2 <__ascii_wctomb+0x16>
 800d2ce:	2aff      	cmp	r2, #255	; 0xff
 800d2d0:	bf85      	ittet	hi
 800d2d2:	238a      	movhi	r3, #138	; 0x8a
 800d2d4:	6003      	strhi	r3, [r0, #0]
 800d2d6:	700a      	strbls	r2, [r1, #0]
 800d2d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800d2dc:	bf98      	it	ls
 800d2de:	2001      	movls	r0, #1
 800d2e0:	4770      	bx	lr
 800d2e2:	4608      	mov	r0, r1
 800d2e4:	4770      	bx	lr
	...

0800d2e8 <__assert_func>:
 800d2e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2ea:	4614      	mov	r4, r2
 800d2ec:	461a      	mov	r2, r3
 800d2ee:	4b09      	ldr	r3, [pc, #36]	; (800d314 <__assert_func+0x2c>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	4605      	mov	r5, r0
 800d2f4:	68d8      	ldr	r0, [r3, #12]
 800d2f6:	b14c      	cbz	r4, 800d30c <__assert_func+0x24>
 800d2f8:	4b07      	ldr	r3, [pc, #28]	; (800d318 <__assert_func+0x30>)
 800d2fa:	9100      	str	r1, [sp, #0]
 800d2fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d300:	4906      	ldr	r1, [pc, #24]	; (800d31c <__assert_func+0x34>)
 800d302:	462b      	mov	r3, r5
 800d304:	f000 f80e 	bl	800d324 <fiprintf>
 800d308:	f7fa ff52 	bl	80081b0 <abort>
 800d30c:	4b04      	ldr	r3, [pc, #16]	; (800d320 <__assert_func+0x38>)
 800d30e:	461c      	mov	r4, r3
 800d310:	e7f3      	b.n	800d2fa <__assert_func+0x12>
 800d312:	bf00      	nop
 800d314:	2000002c 	.word	0x2000002c
 800d318:	0800e5b8 	.word	0x0800e5b8
 800d31c:	0800e5c5 	.word	0x0800e5c5
 800d320:	0800e5f3 	.word	0x0800e5f3

0800d324 <fiprintf>:
 800d324:	b40e      	push	{r1, r2, r3}
 800d326:	b503      	push	{r0, r1, lr}
 800d328:	4601      	mov	r1, r0
 800d32a:	ab03      	add	r3, sp, #12
 800d32c:	4805      	ldr	r0, [pc, #20]	; (800d344 <fiprintf+0x20>)
 800d32e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d332:	6800      	ldr	r0, [r0, #0]
 800d334:	9301      	str	r3, [sp, #4]
 800d336:	f000 f879 	bl	800d42c <_vfiprintf_r>
 800d33a:	b002      	add	sp, #8
 800d33c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d340:	b003      	add	sp, #12
 800d342:	4770      	bx	lr
 800d344:	2000002c 	.word	0x2000002c

0800d348 <memmove>:
 800d348:	4288      	cmp	r0, r1
 800d34a:	b510      	push	{r4, lr}
 800d34c:	eb01 0402 	add.w	r4, r1, r2
 800d350:	d902      	bls.n	800d358 <memmove+0x10>
 800d352:	4284      	cmp	r4, r0
 800d354:	4623      	mov	r3, r4
 800d356:	d807      	bhi.n	800d368 <memmove+0x20>
 800d358:	1e43      	subs	r3, r0, #1
 800d35a:	42a1      	cmp	r1, r4
 800d35c:	d008      	beq.n	800d370 <memmove+0x28>
 800d35e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d362:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d366:	e7f8      	b.n	800d35a <memmove+0x12>
 800d368:	4402      	add	r2, r0
 800d36a:	4601      	mov	r1, r0
 800d36c:	428a      	cmp	r2, r1
 800d36e:	d100      	bne.n	800d372 <memmove+0x2a>
 800d370:	bd10      	pop	{r4, pc}
 800d372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d37a:	e7f7      	b.n	800d36c <memmove+0x24>

0800d37c <_realloc_r>:
 800d37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d380:	4680      	mov	r8, r0
 800d382:	4614      	mov	r4, r2
 800d384:	460e      	mov	r6, r1
 800d386:	b921      	cbnz	r1, 800d392 <_realloc_r+0x16>
 800d388:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d38c:	4611      	mov	r1, r2
 800d38e:	f7fa bfbd 	b.w	800830c <_malloc_r>
 800d392:	b92a      	cbnz	r2, 800d3a0 <_realloc_r+0x24>
 800d394:	f7fa ff4e 	bl	8008234 <_free_r>
 800d398:	4625      	mov	r5, r4
 800d39a:	4628      	mov	r0, r5
 800d39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3a0:	f000 fa9a 	bl	800d8d8 <_malloc_usable_size_r>
 800d3a4:	4284      	cmp	r4, r0
 800d3a6:	4607      	mov	r7, r0
 800d3a8:	d802      	bhi.n	800d3b0 <_realloc_r+0x34>
 800d3aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d3ae:	d812      	bhi.n	800d3d6 <_realloc_r+0x5a>
 800d3b0:	4621      	mov	r1, r4
 800d3b2:	4640      	mov	r0, r8
 800d3b4:	f7fa ffaa 	bl	800830c <_malloc_r>
 800d3b8:	4605      	mov	r5, r0
 800d3ba:	2800      	cmp	r0, #0
 800d3bc:	d0ed      	beq.n	800d39a <_realloc_r+0x1e>
 800d3be:	42bc      	cmp	r4, r7
 800d3c0:	4622      	mov	r2, r4
 800d3c2:	4631      	mov	r1, r6
 800d3c4:	bf28      	it	cs
 800d3c6:	463a      	movcs	r2, r7
 800d3c8:	f7fe fcfc 	bl	800bdc4 <memcpy>
 800d3cc:	4631      	mov	r1, r6
 800d3ce:	4640      	mov	r0, r8
 800d3d0:	f7fa ff30 	bl	8008234 <_free_r>
 800d3d4:	e7e1      	b.n	800d39a <_realloc_r+0x1e>
 800d3d6:	4635      	mov	r5, r6
 800d3d8:	e7df      	b.n	800d39a <_realloc_r+0x1e>

0800d3da <__sfputc_r>:
 800d3da:	6893      	ldr	r3, [r2, #8]
 800d3dc:	3b01      	subs	r3, #1
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	b410      	push	{r4}
 800d3e2:	6093      	str	r3, [r2, #8]
 800d3e4:	da08      	bge.n	800d3f8 <__sfputc_r+0x1e>
 800d3e6:	6994      	ldr	r4, [r2, #24]
 800d3e8:	42a3      	cmp	r3, r4
 800d3ea:	db01      	blt.n	800d3f0 <__sfputc_r+0x16>
 800d3ec:	290a      	cmp	r1, #10
 800d3ee:	d103      	bne.n	800d3f8 <__sfputc_r+0x1e>
 800d3f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3f4:	f000 b94a 	b.w	800d68c <__swbuf_r>
 800d3f8:	6813      	ldr	r3, [r2, #0]
 800d3fa:	1c58      	adds	r0, r3, #1
 800d3fc:	6010      	str	r0, [r2, #0]
 800d3fe:	7019      	strb	r1, [r3, #0]
 800d400:	4608      	mov	r0, r1
 800d402:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d406:	4770      	bx	lr

0800d408 <__sfputs_r>:
 800d408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d40a:	4606      	mov	r6, r0
 800d40c:	460f      	mov	r7, r1
 800d40e:	4614      	mov	r4, r2
 800d410:	18d5      	adds	r5, r2, r3
 800d412:	42ac      	cmp	r4, r5
 800d414:	d101      	bne.n	800d41a <__sfputs_r+0x12>
 800d416:	2000      	movs	r0, #0
 800d418:	e007      	b.n	800d42a <__sfputs_r+0x22>
 800d41a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d41e:	463a      	mov	r2, r7
 800d420:	4630      	mov	r0, r6
 800d422:	f7ff ffda 	bl	800d3da <__sfputc_r>
 800d426:	1c43      	adds	r3, r0, #1
 800d428:	d1f3      	bne.n	800d412 <__sfputs_r+0xa>
 800d42a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d42c <_vfiprintf_r>:
 800d42c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d430:	460d      	mov	r5, r1
 800d432:	b09d      	sub	sp, #116	; 0x74
 800d434:	4614      	mov	r4, r2
 800d436:	4698      	mov	r8, r3
 800d438:	4606      	mov	r6, r0
 800d43a:	b118      	cbz	r0, 800d444 <_vfiprintf_r+0x18>
 800d43c:	6983      	ldr	r3, [r0, #24]
 800d43e:	b90b      	cbnz	r3, 800d444 <_vfiprintf_r+0x18>
 800d440:	f7fe f888 	bl	800b554 <__sinit>
 800d444:	4b89      	ldr	r3, [pc, #548]	; (800d66c <_vfiprintf_r+0x240>)
 800d446:	429d      	cmp	r5, r3
 800d448:	d11b      	bne.n	800d482 <_vfiprintf_r+0x56>
 800d44a:	6875      	ldr	r5, [r6, #4]
 800d44c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d44e:	07d9      	lsls	r1, r3, #31
 800d450:	d405      	bmi.n	800d45e <_vfiprintf_r+0x32>
 800d452:	89ab      	ldrh	r3, [r5, #12]
 800d454:	059a      	lsls	r2, r3, #22
 800d456:	d402      	bmi.n	800d45e <_vfiprintf_r+0x32>
 800d458:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d45a:	f7fe fc8c 	bl	800bd76 <__retarget_lock_acquire_recursive>
 800d45e:	89ab      	ldrh	r3, [r5, #12]
 800d460:	071b      	lsls	r3, r3, #28
 800d462:	d501      	bpl.n	800d468 <_vfiprintf_r+0x3c>
 800d464:	692b      	ldr	r3, [r5, #16]
 800d466:	b9eb      	cbnz	r3, 800d4a4 <_vfiprintf_r+0x78>
 800d468:	4629      	mov	r1, r5
 800d46a:	4630      	mov	r0, r6
 800d46c:	f000 f960 	bl	800d730 <__swsetup_r>
 800d470:	b1c0      	cbz	r0, 800d4a4 <_vfiprintf_r+0x78>
 800d472:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d474:	07dc      	lsls	r4, r3, #31
 800d476:	d50e      	bpl.n	800d496 <_vfiprintf_r+0x6a>
 800d478:	f04f 30ff 	mov.w	r0, #4294967295
 800d47c:	b01d      	add	sp, #116	; 0x74
 800d47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d482:	4b7b      	ldr	r3, [pc, #492]	; (800d670 <_vfiprintf_r+0x244>)
 800d484:	429d      	cmp	r5, r3
 800d486:	d101      	bne.n	800d48c <_vfiprintf_r+0x60>
 800d488:	68b5      	ldr	r5, [r6, #8]
 800d48a:	e7df      	b.n	800d44c <_vfiprintf_r+0x20>
 800d48c:	4b79      	ldr	r3, [pc, #484]	; (800d674 <_vfiprintf_r+0x248>)
 800d48e:	429d      	cmp	r5, r3
 800d490:	bf08      	it	eq
 800d492:	68f5      	ldreq	r5, [r6, #12]
 800d494:	e7da      	b.n	800d44c <_vfiprintf_r+0x20>
 800d496:	89ab      	ldrh	r3, [r5, #12]
 800d498:	0598      	lsls	r0, r3, #22
 800d49a:	d4ed      	bmi.n	800d478 <_vfiprintf_r+0x4c>
 800d49c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d49e:	f7fe fc6b 	bl	800bd78 <__retarget_lock_release_recursive>
 800d4a2:	e7e9      	b.n	800d478 <_vfiprintf_r+0x4c>
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	9309      	str	r3, [sp, #36]	; 0x24
 800d4a8:	2320      	movs	r3, #32
 800d4aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d4ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4b2:	2330      	movs	r3, #48	; 0x30
 800d4b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d678 <_vfiprintf_r+0x24c>
 800d4b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d4bc:	f04f 0901 	mov.w	r9, #1
 800d4c0:	4623      	mov	r3, r4
 800d4c2:	469a      	mov	sl, r3
 800d4c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d4c8:	b10a      	cbz	r2, 800d4ce <_vfiprintf_r+0xa2>
 800d4ca:	2a25      	cmp	r2, #37	; 0x25
 800d4cc:	d1f9      	bne.n	800d4c2 <_vfiprintf_r+0x96>
 800d4ce:	ebba 0b04 	subs.w	fp, sl, r4
 800d4d2:	d00b      	beq.n	800d4ec <_vfiprintf_r+0xc0>
 800d4d4:	465b      	mov	r3, fp
 800d4d6:	4622      	mov	r2, r4
 800d4d8:	4629      	mov	r1, r5
 800d4da:	4630      	mov	r0, r6
 800d4dc:	f7ff ff94 	bl	800d408 <__sfputs_r>
 800d4e0:	3001      	adds	r0, #1
 800d4e2:	f000 80aa 	beq.w	800d63a <_vfiprintf_r+0x20e>
 800d4e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4e8:	445a      	add	r2, fp
 800d4ea:	9209      	str	r2, [sp, #36]	; 0x24
 800d4ec:	f89a 3000 	ldrb.w	r3, [sl]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	f000 80a2 	beq.w	800d63a <_vfiprintf_r+0x20e>
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800d4fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d500:	f10a 0a01 	add.w	sl, sl, #1
 800d504:	9304      	str	r3, [sp, #16]
 800d506:	9307      	str	r3, [sp, #28]
 800d508:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d50c:	931a      	str	r3, [sp, #104]	; 0x68
 800d50e:	4654      	mov	r4, sl
 800d510:	2205      	movs	r2, #5
 800d512:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d516:	4858      	ldr	r0, [pc, #352]	; (800d678 <_vfiprintf_r+0x24c>)
 800d518:	f7f2 fe72 	bl	8000200 <memchr>
 800d51c:	9a04      	ldr	r2, [sp, #16]
 800d51e:	b9d8      	cbnz	r0, 800d558 <_vfiprintf_r+0x12c>
 800d520:	06d1      	lsls	r1, r2, #27
 800d522:	bf44      	itt	mi
 800d524:	2320      	movmi	r3, #32
 800d526:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d52a:	0713      	lsls	r3, r2, #28
 800d52c:	bf44      	itt	mi
 800d52e:	232b      	movmi	r3, #43	; 0x2b
 800d530:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d534:	f89a 3000 	ldrb.w	r3, [sl]
 800d538:	2b2a      	cmp	r3, #42	; 0x2a
 800d53a:	d015      	beq.n	800d568 <_vfiprintf_r+0x13c>
 800d53c:	9a07      	ldr	r2, [sp, #28]
 800d53e:	4654      	mov	r4, sl
 800d540:	2000      	movs	r0, #0
 800d542:	f04f 0c0a 	mov.w	ip, #10
 800d546:	4621      	mov	r1, r4
 800d548:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d54c:	3b30      	subs	r3, #48	; 0x30
 800d54e:	2b09      	cmp	r3, #9
 800d550:	d94e      	bls.n	800d5f0 <_vfiprintf_r+0x1c4>
 800d552:	b1b0      	cbz	r0, 800d582 <_vfiprintf_r+0x156>
 800d554:	9207      	str	r2, [sp, #28]
 800d556:	e014      	b.n	800d582 <_vfiprintf_r+0x156>
 800d558:	eba0 0308 	sub.w	r3, r0, r8
 800d55c:	fa09 f303 	lsl.w	r3, r9, r3
 800d560:	4313      	orrs	r3, r2
 800d562:	9304      	str	r3, [sp, #16]
 800d564:	46a2      	mov	sl, r4
 800d566:	e7d2      	b.n	800d50e <_vfiprintf_r+0xe2>
 800d568:	9b03      	ldr	r3, [sp, #12]
 800d56a:	1d19      	adds	r1, r3, #4
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	9103      	str	r1, [sp, #12]
 800d570:	2b00      	cmp	r3, #0
 800d572:	bfbb      	ittet	lt
 800d574:	425b      	neglt	r3, r3
 800d576:	f042 0202 	orrlt.w	r2, r2, #2
 800d57a:	9307      	strge	r3, [sp, #28]
 800d57c:	9307      	strlt	r3, [sp, #28]
 800d57e:	bfb8      	it	lt
 800d580:	9204      	strlt	r2, [sp, #16]
 800d582:	7823      	ldrb	r3, [r4, #0]
 800d584:	2b2e      	cmp	r3, #46	; 0x2e
 800d586:	d10c      	bne.n	800d5a2 <_vfiprintf_r+0x176>
 800d588:	7863      	ldrb	r3, [r4, #1]
 800d58a:	2b2a      	cmp	r3, #42	; 0x2a
 800d58c:	d135      	bne.n	800d5fa <_vfiprintf_r+0x1ce>
 800d58e:	9b03      	ldr	r3, [sp, #12]
 800d590:	1d1a      	adds	r2, r3, #4
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	9203      	str	r2, [sp, #12]
 800d596:	2b00      	cmp	r3, #0
 800d598:	bfb8      	it	lt
 800d59a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d59e:	3402      	adds	r4, #2
 800d5a0:	9305      	str	r3, [sp, #20]
 800d5a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d688 <_vfiprintf_r+0x25c>
 800d5a6:	7821      	ldrb	r1, [r4, #0]
 800d5a8:	2203      	movs	r2, #3
 800d5aa:	4650      	mov	r0, sl
 800d5ac:	f7f2 fe28 	bl	8000200 <memchr>
 800d5b0:	b140      	cbz	r0, 800d5c4 <_vfiprintf_r+0x198>
 800d5b2:	2340      	movs	r3, #64	; 0x40
 800d5b4:	eba0 000a 	sub.w	r0, r0, sl
 800d5b8:	fa03 f000 	lsl.w	r0, r3, r0
 800d5bc:	9b04      	ldr	r3, [sp, #16]
 800d5be:	4303      	orrs	r3, r0
 800d5c0:	3401      	adds	r4, #1
 800d5c2:	9304      	str	r3, [sp, #16]
 800d5c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5c8:	482c      	ldr	r0, [pc, #176]	; (800d67c <_vfiprintf_r+0x250>)
 800d5ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d5ce:	2206      	movs	r2, #6
 800d5d0:	f7f2 fe16 	bl	8000200 <memchr>
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	d03f      	beq.n	800d658 <_vfiprintf_r+0x22c>
 800d5d8:	4b29      	ldr	r3, [pc, #164]	; (800d680 <_vfiprintf_r+0x254>)
 800d5da:	bb1b      	cbnz	r3, 800d624 <_vfiprintf_r+0x1f8>
 800d5dc:	9b03      	ldr	r3, [sp, #12]
 800d5de:	3307      	adds	r3, #7
 800d5e0:	f023 0307 	bic.w	r3, r3, #7
 800d5e4:	3308      	adds	r3, #8
 800d5e6:	9303      	str	r3, [sp, #12]
 800d5e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5ea:	443b      	add	r3, r7
 800d5ec:	9309      	str	r3, [sp, #36]	; 0x24
 800d5ee:	e767      	b.n	800d4c0 <_vfiprintf_r+0x94>
 800d5f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5f4:	460c      	mov	r4, r1
 800d5f6:	2001      	movs	r0, #1
 800d5f8:	e7a5      	b.n	800d546 <_vfiprintf_r+0x11a>
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	3401      	adds	r4, #1
 800d5fe:	9305      	str	r3, [sp, #20]
 800d600:	4619      	mov	r1, r3
 800d602:	f04f 0c0a 	mov.w	ip, #10
 800d606:	4620      	mov	r0, r4
 800d608:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d60c:	3a30      	subs	r2, #48	; 0x30
 800d60e:	2a09      	cmp	r2, #9
 800d610:	d903      	bls.n	800d61a <_vfiprintf_r+0x1ee>
 800d612:	2b00      	cmp	r3, #0
 800d614:	d0c5      	beq.n	800d5a2 <_vfiprintf_r+0x176>
 800d616:	9105      	str	r1, [sp, #20]
 800d618:	e7c3      	b.n	800d5a2 <_vfiprintf_r+0x176>
 800d61a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d61e:	4604      	mov	r4, r0
 800d620:	2301      	movs	r3, #1
 800d622:	e7f0      	b.n	800d606 <_vfiprintf_r+0x1da>
 800d624:	ab03      	add	r3, sp, #12
 800d626:	9300      	str	r3, [sp, #0]
 800d628:	462a      	mov	r2, r5
 800d62a:	4b16      	ldr	r3, [pc, #88]	; (800d684 <_vfiprintf_r+0x258>)
 800d62c:	a904      	add	r1, sp, #16
 800d62e:	4630      	mov	r0, r6
 800d630:	f7fa ff80 	bl	8008534 <_printf_float>
 800d634:	4607      	mov	r7, r0
 800d636:	1c78      	adds	r0, r7, #1
 800d638:	d1d6      	bne.n	800d5e8 <_vfiprintf_r+0x1bc>
 800d63a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d63c:	07d9      	lsls	r1, r3, #31
 800d63e:	d405      	bmi.n	800d64c <_vfiprintf_r+0x220>
 800d640:	89ab      	ldrh	r3, [r5, #12]
 800d642:	059a      	lsls	r2, r3, #22
 800d644:	d402      	bmi.n	800d64c <_vfiprintf_r+0x220>
 800d646:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d648:	f7fe fb96 	bl	800bd78 <__retarget_lock_release_recursive>
 800d64c:	89ab      	ldrh	r3, [r5, #12]
 800d64e:	065b      	lsls	r3, r3, #25
 800d650:	f53f af12 	bmi.w	800d478 <_vfiprintf_r+0x4c>
 800d654:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d656:	e711      	b.n	800d47c <_vfiprintf_r+0x50>
 800d658:	ab03      	add	r3, sp, #12
 800d65a:	9300      	str	r3, [sp, #0]
 800d65c:	462a      	mov	r2, r5
 800d65e:	4b09      	ldr	r3, [pc, #36]	; (800d684 <_vfiprintf_r+0x258>)
 800d660:	a904      	add	r1, sp, #16
 800d662:	4630      	mov	r0, r6
 800d664:	f7fb fa0a 	bl	8008a7c <_printf_i>
 800d668:	e7e4      	b.n	800d634 <_vfiprintf_r+0x208>
 800d66a:	bf00      	nop
 800d66c:	0800e374 	.word	0x0800e374
 800d670:	0800e394 	.word	0x0800e394
 800d674:	0800e354 	.word	0x0800e354
 800d678:	0800e58c 	.word	0x0800e58c
 800d67c:	0800e596 	.word	0x0800e596
 800d680:	08008535 	.word	0x08008535
 800d684:	0800d409 	.word	0x0800d409
 800d688:	0800e592 	.word	0x0800e592

0800d68c <__swbuf_r>:
 800d68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d68e:	460e      	mov	r6, r1
 800d690:	4614      	mov	r4, r2
 800d692:	4605      	mov	r5, r0
 800d694:	b118      	cbz	r0, 800d69e <__swbuf_r+0x12>
 800d696:	6983      	ldr	r3, [r0, #24]
 800d698:	b90b      	cbnz	r3, 800d69e <__swbuf_r+0x12>
 800d69a:	f7fd ff5b 	bl	800b554 <__sinit>
 800d69e:	4b21      	ldr	r3, [pc, #132]	; (800d724 <__swbuf_r+0x98>)
 800d6a0:	429c      	cmp	r4, r3
 800d6a2:	d12b      	bne.n	800d6fc <__swbuf_r+0x70>
 800d6a4:	686c      	ldr	r4, [r5, #4]
 800d6a6:	69a3      	ldr	r3, [r4, #24]
 800d6a8:	60a3      	str	r3, [r4, #8]
 800d6aa:	89a3      	ldrh	r3, [r4, #12]
 800d6ac:	071a      	lsls	r2, r3, #28
 800d6ae:	d52f      	bpl.n	800d710 <__swbuf_r+0x84>
 800d6b0:	6923      	ldr	r3, [r4, #16]
 800d6b2:	b36b      	cbz	r3, 800d710 <__swbuf_r+0x84>
 800d6b4:	6923      	ldr	r3, [r4, #16]
 800d6b6:	6820      	ldr	r0, [r4, #0]
 800d6b8:	1ac0      	subs	r0, r0, r3
 800d6ba:	6963      	ldr	r3, [r4, #20]
 800d6bc:	b2f6      	uxtb	r6, r6
 800d6be:	4283      	cmp	r3, r0
 800d6c0:	4637      	mov	r7, r6
 800d6c2:	dc04      	bgt.n	800d6ce <__swbuf_r+0x42>
 800d6c4:	4621      	mov	r1, r4
 800d6c6:	4628      	mov	r0, r5
 800d6c8:	f7fd fe72 	bl	800b3b0 <_fflush_r>
 800d6cc:	bb30      	cbnz	r0, 800d71c <__swbuf_r+0x90>
 800d6ce:	68a3      	ldr	r3, [r4, #8]
 800d6d0:	3b01      	subs	r3, #1
 800d6d2:	60a3      	str	r3, [r4, #8]
 800d6d4:	6823      	ldr	r3, [r4, #0]
 800d6d6:	1c5a      	adds	r2, r3, #1
 800d6d8:	6022      	str	r2, [r4, #0]
 800d6da:	701e      	strb	r6, [r3, #0]
 800d6dc:	6963      	ldr	r3, [r4, #20]
 800d6de:	3001      	adds	r0, #1
 800d6e0:	4283      	cmp	r3, r0
 800d6e2:	d004      	beq.n	800d6ee <__swbuf_r+0x62>
 800d6e4:	89a3      	ldrh	r3, [r4, #12]
 800d6e6:	07db      	lsls	r3, r3, #31
 800d6e8:	d506      	bpl.n	800d6f8 <__swbuf_r+0x6c>
 800d6ea:	2e0a      	cmp	r6, #10
 800d6ec:	d104      	bne.n	800d6f8 <__swbuf_r+0x6c>
 800d6ee:	4621      	mov	r1, r4
 800d6f0:	4628      	mov	r0, r5
 800d6f2:	f7fd fe5d 	bl	800b3b0 <_fflush_r>
 800d6f6:	b988      	cbnz	r0, 800d71c <__swbuf_r+0x90>
 800d6f8:	4638      	mov	r0, r7
 800d6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6fc:	4b0a      	ldr	r3, [pc, #40]	; (800d728 <__swbuf_r+0x9c>)
 800d6fe:	429c      	cmp	r4, r3
 800d700:	d101      	bne.n	800d706 <__swbuf_r+0x7a>
 800d702:	68ac      	ldr	r4, [r5, #8]
 800d704:	e7cf      	b.n	800d6a6 <__swbuf_r+0x1a>
 800d706:	4b09      	ldr	r3, [pc, #36]	; (800d72c <__swbuf_r+0xa0>)
 800d708:	429c      	cmp	r4, r3
 800d70a:	bf08      	it	eq
 800d70c:	68ec      	ldreq	r4, [r5, #12]
 800d70e:	e7ca      	b.n	800d6a6 <__swbuf_r+0x1a>
 800d710:	4621      	mov	r1, r4
 800d712:	4628      	mov	r0, r5
 800d714:	f000 f80c 	bl	800d730 <__swsetup_r>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d0cb      	beq.n	800d6b4 <__swbuf_r+0x28>
 800d71c:	f04f 37ff 	mov.w	r7, #4294967295
 800d720:	e7ea      	b.n	800d6f8 <__swbuf_r+0x6c>
 800d722:	bf00      	nop
 800d724:	0800e374 	.word	0x0800e374
 800d728:	0800e394 	.word	0x0800e394
 800d72c:	0800e354 	.word	0x0800e354

0800d730 <__swsetup_r>:
 800d730:	4b32      	ldr	r3, [pc, #200]	; (800d7fc <__swsetup_r+0xcc>)
 800d732:	b570      	push	{r4, r5, r6, lr}
 800d734:	681d      	ldr	r5, [r3, #0]
 800d736:	4606      	mov	r6, r0
 800d738:	460c      	mov	r4, r1
 800d73a:	b125      	cbz	r5, 800d746 <__swsetup_r+0x16>
 800d73c:	69ab      	ldr	r3, [r5, #24]
 800d73e:	b913      	cbnz	r3, 800d746 <__swsetup_r+0x16>
 800d740:	4628      	mov	r0, r5
 800d742:	f7fd ff07 	bl	800b554 <__sinit>
 800d746:	4b2e      	ldr	r3, [pc, #184]	; (800d800 <__swsetup_r+0xd0>)
 800d748:	429c      	cmp	r4, r3
 800d74a:	d10f      	bne.n	800d76c <__swsetup_r+0x3c>
 800d74c:	686c      	ldr	r4, [r5, #4]
 800d74e:	89a3      	ldrh	r3, [r4, #12]
 800d750:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d754:	0719      	lsls	r1, r3, #28
 800d756:	d42c      	bmi.n	800d7b2 <__swsetup_r+0x82>
 800d758:	06dd      	lsls	r5, r3, #27
 800d75a:	d411      	bmi.n	800d780 <__swsetup_r+0x50>
 800d75c:	2309      	movs	r3, #9
 800d75e:	6033      	str	r3, [r6, #0]
 800d760:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d764:	81a3      	strh	r3, [r4, #12]
 800d766:	f04f 30ff 	mov.w	r0, #4294967295
 800d76a:	e03e      	b.n	800d7ea <__swsetup_r+0xba>
 800d76c:	4b25      	ldr	r3, [pc, #148]	; (800d804 <__swsetup_r+0xd4>)
 800d76e:	429c      	cmp	r4, r3
 800d770:	d101      	bne.n	800d776 <__swsetup_r+0x46>
 800d772:	68ac      	ldr	r4, [r5, #8]
 800d774:	e7eb      	b.n	800d74e <__swsetup_r+0x1e>
 800d776:	4b24      	ldr	r3, [pc, #144]	; (800d808 <__swsetup_r+0xd8>)
 800d778:	429c      	cmp	r4, r3
 800d77a:	bf08      	it	eq
 800d77c:	68ec      	ldreq	r4, [r5, #12]
 800d77e:	e7e6      	b.n	800d74e <__swsetup_r+0x1e>
 800d780:	0758      	lsls	r0, r3, #29
 800d782:	d512      	bpl.n	800d7aa <__swsetup_r+0x7a>
 800d784:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d786:	b141      	cbz	r1, 800d79a <__swsetup_r+0x6a>
 800d788:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d78c:	4299      	cmp	r1, r3
 800d78e:	d002      	beq.n	800d796 <__swsetup_r+0x66>
 800d790:	4630      	mov	r0, r6
 800d792:	f7fa fd4f 	bl	8008234 <_free_r>
 800d796:	2300      	movs	r3, #0
 800d798:	6363      	str	r3, [r4, #52]	; 0x34
 800d79a:	89a3      	ldrh	r3, [r4, #12]
 800d79c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d7a0:	81a3      	strh	r3, [r4, #12]
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	6063      	str	r3, [r4, #4]
 800d7a6:	6923      	ldr	r3, [r4, #16]
 800d7a8:	6023      	str	r3, [r4, #0]
 800d7aa:	89a3      	ldrh	r3, [r4, #12]
 800d7ac:	f043 0308 	orr.w	r3, r3, #8
 800d7b0:	81a3      	strh	r3, [r4, #12]
 800d7b2:	6923      	ldr	r3, [r4, #16]
 800d7b4:	b94b      	cbnz	r3, 800d7ca <__swsetup_r+0x9a>
 800d7b6:	89a3      	ldrh	r3, [r4, #12]
 800d7b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d7bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7c0:	d003      	beq.n	800d7ca <__swsetup_r+0x9a>
 800d7c2:	4621      	mov	r1, r4
 800d7c4:	4630      	mov	r0, r6
 800d7c6:	f000 f847 	bl	800d858 <__smakebuf_r>
 800d7ca:	89a0      	ldrh	r0, [r4, #12]
 800d7cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d7d0:	f010 0301 	ands.w	r3, r0, #1
 800d7d4:	d00a      	beq.n	800d7ec <__swsetup_r+0xbc>
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	60a3      	str	r3, [r4, #8]
 800d7da:	6963      	ldr	r3, [r4, #20]
 800d7dc:	425b      	negs	r3, r3
 800d7de:	61a3      	str	r3, [r4, #24]
 800d7e0:	6923      	ldr	r3, [r4, #16]
 800d7e2:	b943      	cbnz	r3, 800d7f6 <__swsetup_r+0xc6>
 800d7e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d7e8:	d1ba      	bne.n	800d760 <__swsetup_r+0x30>
 800d7ea:	bd70      	pop	{r4, r5, r6, pc}
 800d7ec:	0781      	lsls	r1, r0, #30
 800d7ee:	bf58      	it	pl
 800d7f0:	6963      	ldrpl	r3, [r4, #20]
 800d7f2:	60a3      	str	r3, [r4, #8]
 800d7f4:	e7f4      	b.n	800d7e0 <__swsetup_r+0xb0>
 800d7f6:	2000      	movs	r0, #0
 800d7f8:	e7f7      	b.n	800d7ea <__swsetup_r+0xba>
 800d7fa:	bf00      	nop
 800d7fc:	2000002c 	.word	0x2000002c
 800d800:	0800e374 	.word	0x0800e374
 800d804:	0800e394 	.word	0x0800e394
 800d808:	0800e354 	.word	0x0800e354

0800d80c <__swhatbuf_r>:
 800d80c:	b570      	push	{r4, r5, r6, lr}
 800d80e:	460e      	mov	r6, r1
 800d810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d814:	2900      	cmp	r1, #0
 800d816:	b096      	sub	sp, #88	; 0x58
 800d818:	4614      	mov	r4, r2
 800d81a:	461d      	mov	r5, r3
 800d81c:	da08      	bge.n	800d830 <__swhatbuf_r+0x24>
 800d81e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d822:	2200      	movs	r2, #0
 800d824:	602a      	str	r2, [r5, #0]
 800d826:	061a      	lsls	r2, r3, #24
 800d828:	d410      	bmi.n	800d84c <__swhatbuf_r+0x40>
 800d82a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d82e:	e00e      	b.n	800d84e <__swhatbuf_r+0x42>
 800d830:	466a      	mov	r2, sp
 800d832:	f000 f859 	bl	800d8e8 <_fstat_r>
 800d836:	2800      	cmp	r0, #0
 800d838:	dbf1      	blt.n	800d81e <__swhatbuf_r+0x12>
 800d83a:	9a01      	ldr	r2, [sp, #4]
 800d83c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d840:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d844:	425a      	negs	r2, r3
 800d846:	415a      	adcs	r2, r3
 800d848:	602a      	str	r2, [r5, #0]
 800d84a:	e7ee      	b.n	800d82a <__swhatbuf_r+0x1e>
 800d84c:	2340      	movs	r3, #64	; 0x40
 800d84e:	2000      	movs	r0, #0
 800d850:	6023      	str	r3, [r4, #0]
 800d852:	b016      	add	sp, #88	; 0x58
 800d854:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d858 <__smakebuf_r>:
 800d858:	898b      	ldrh	r3, [r1, #12]
 800d85a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d85c:	079d      	lsls	r5, r3, #30
 800d85e:	4606      	mov	r6, r0
 800d860:	460c      	mov	r4, r1
 800d862:	d507      	bpl.n	800d874 <__smakebuf_r+0x1c>
 800d864:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d868:	6023      	str	r3, [r4, #0]
 800d86a:	6123      	str	r3, [r4, #16]
 800d86c:	2301      	movs	r3, #1
 800d86e:	6163      	str	r3, [r4, #20]
 800d870:	b002      	add	sp, #8
 800d872:	bd70      	pop	{r4, r5, r6, pc}
 800d874:	ab01      	add	r3, sp, #4
 800d876:	466a      	mov	r2, sp
 800d878:	f7ff ffc8 	bl	800d80c <__swhatbuf_r>
 800d87c:	9900      	ldr	r1, [sp, #0]
 800d87e:	4605      	mov	r5, r0
 800d880:	4630      	mov	r0, r6
 800d882:	f7fa fd43 	bl	800830c <_malloc_r>
 800d886:	b948      	cbnz	r0, 800d89c <__smakebuf_r+0x44>
 800d888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d88c:	059a      	lsls	r2, r3, #22
 800d88e:	d4ef      	bmi.n	800d870 <__smakebuf_r+0x18>
 800d890:	f023 0303 	bic.w	r3, r3, #3
 800d894:	f043 0302 	orr.w	r3, r3, #2
 800d898:	81a3      	strh	r3, [r4, #12]
 800d89a:	e7e3      	b.n	800d864 <__smakebuf_r+0xc>
 800d89c:	4b0d      	ldr	r3, [pc, #52]	; (800d8d4 <__smakebuf_r+0x7c>)
 800d89e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d8a0:	89a3      	ldrh	r3, [r4, #12]
 800d8a2:	6020      	str	r0, [r4, #0]
 800d8a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8a8:	81a3      	strh	r3, [r4, #12]
 800d8aa:	9b00      	ldr	r3, [sp, #0]
 800d8ac:	6163      	str	r3, [r4, #20]
 800d8ae:	9b01      	ldr	r3, [sp, #4]
 800d8b0:	6120      	str	r0, [r4, #16]
 800d8b2:	b15b      	cbz	r3, 800d8cc <__smakebuf_r+0x74>
 800d8b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8b8:	4630      	mov	r0, r6
 800d8ba:	f000 f827 	bl	800d90c <_isatty_r>
 800d8be:	b128      	cbz	r0, 800d8cc <__smakebuf_r+0x74>
 800d8c0:	89a3      	ldrh	r3, [r4, #12]
 800d8c2:	f023 0303 	bic.w	r3, r3, #3
 800d8c6:	f043 0301 	orr.w	r3, r3, #1
 800d8ca:	81a3      	strh	r3, [r4, #12]
 800d8cc:	89a0      	ldrh	r0, [r4, #12]
 800d8ce:	4305      	orrs	r5, r0
 800d8d0:	81a5      	strh	r5, [r4, #12]
 800d8d2:	e7cd      	b.n	800d870 <__smakebuf_r+0x18>
 800d8d4:	0800b4ed 	.word	0x0800b4ed

0800d8d8 <_malloc_usable_size_r>:
 800d8d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8dc:	1f18      	subs	r0, r3, #4
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	bfbc      	itt	lt
 800d8e2:	580b      	ldrlt	r3, [r1, r0]
 800d8e4:	18c0      	addlt	r0, r0, r3
 800d8e6:	4770      	bx	lr

0800d8e8 <_fstat_r>:
 800d8e8:	b538      	push	{r3, r4, r5, lr}
 800d8ea:	4d07      	ldr	r5, [pc, #28]	; (800d908 <_fstat_r+0x20>)
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	4604      	mov	r4, r0
 800d8f0:	4608      	mov	r0, r1
 800d8f2:	4611      	mov	r1, r2
 800d8f4:	602b      	str	r3, [r5, #0]
 800d8f6:	f7f4 fa3a 	bl	8001d6e <_fstat>
 800d8fa:	1c43      	adds	r3, r0, #1
 800d8fc:	d102      	bne.n	800d904 <_fstat_r+0x1c>
 800d8fe:	682b      	ldr	r3, [r5, #0]
 800d900:	b103      	cbz	r3, 800d904 <_fstat_r+0x1c>
 800d902:	6023      	str	r3, [r4, #0]
 800d904:	bd38      	pop	{r3, r4, r5, pc}
 800d906:	bf00      	nop
 800d908:	2000080c 	.word	0x2000080c

0800d90c <_isatty_r>:
 800d90c:	b538      	push	{r3, r4, r5, lr}
 800d90e:	4d06      	ldr	r5, [pc, #24]	; (800d928 <_isatty_r+0x1c>)
 800d910:	2300      	movs	r3, #0
 800d912:	4604      	mov	r4, r0
 800d914:	4608      	mov	r0, r1
 800d916:	602b      	str	r3, [r5, #0]
 800d918:	f7f4 fa39 	bl	8001d8e <_isatty>
 800d91c:	1c43      	adds	r3, r0, #1
 800d91e:	d102      	bne.n	800d926 <_isatty_r+0x1a>
 800d920:	682b      	ldr	r3, [r5, #0]
 800d922:	b103      	cbz	r3, 800d926 <_isatty_r+0x1a>
 800d924:	6023      	str	r3, [r4, #0]
 800d926:	bd38      	pop	{r3, r4, r5, pc}
 800d928:	2000080c 	.word	0x2000080c

0800d92c <_init>:
 800d92c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d92e:	bf00      	nop
 800d930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d932:	bc08      	pop	{r3}
 800d934:	469e      	mov	lr, r3
 800d936:	4770      	bx	lr

0800d938 <_fini>:
 800d938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d93a:	bf00      	nop
 800d93c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d93e:	bc08      	pop	{r3}
 800d940:	469e      	mov	lr, r3
 800d942:	4770      	bx	lr
