#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 20 00:53:28 2022
# Process ID: 33506
# Current directory: /home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv
# Command line: vivado -mode batch -source /home/wes/projects/dependencies/uhd/fpga/usrp3/tools/scripts/viv_sim_project.tcl -log xsim.log -nojournal
# Log file: /home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim.log
# Journal file: 
#-----------------------------------------------------------
source /home/wes/projects/dependencies/uhd/fpga/usrp3/tools/scripts/viv_sim_project.tcl
# set simulator       $::env(VIV_SIMULATOR)
# set design_srcs     $::env(VIV_DESIGN_SRCS)
# set sim_srcs        $::env(VIV_SIM_SRCS)
# set inc_srcs        $::env(VIV_INC_SRCS)
# set sim_top         $::env(VIV_SIM_TOP)
# set part_name       $::env(VIV_PART_NAME)
# set sim_runtime     $::env(VIV_SIM_RUNTIME)
# set sim_fast        $::env(VIV_SIM_FAST)
# set vivado_mode     $::env(VIV_MODE)
# set verilog_defs    $::env(VIV_VERILOG_DEFS)
# set working_dir     [pwd]
# set sim_fileset "sim_1"
# set project_name "[string tolower $simulator]_proj"
# if [info exists ::env(VIV_SIM_COMPLIBDIR) ] {
#     set sim_complibdir  $::env(VIV_SIM_COMPLIBDIR)
#     if [expr [file isdirectory $sim_complibdir] == 0] {
#         set sim_complibdir  ""
#     }
# } else {
#     set sim_complibdir  ""
# }
# if [expr ([string equal $simulator "XSim"] == 0) && ([string length $sim_complibdir] == 0)] {
#     puts "BUILDER: \[ERROR\]: Could not resolve the location for the compiled simulation libraries."
#     puts "                  Please build libraries for chosen simulator and set the env or"
#     puts "                  makefile variable SIM_COMPLIBDIR to point to the location."
#     exit 1
# }
# puts "BUILDER: Creating Vivado simulation project part $part_name"
BUILDER: Creating Vivado simulation project part xc7z020clg484-3
# create_project -part $part_name -force $project_name/$project_name
# foreach src_file $design_srcs {
#     if [expr [file isdirectory $src_file] == 1] {
#         puts "BUILDER: Expanding Directory : $src_file"
#         set dir_contents [glob $src_file/*.*]
#         append design_srcs " " $dir_contents
#     }
# }
# foreach src_file $design_srcs {
#     set src_ext [file extension $src_file ]
#     if [expr [lsearch {.vhd .vhdl} $src_ext] >= 0] {
#         puts "BUILDER: Adding VHDL    : $src_file"
#         read_vhdl $src_file
#     } elseif [expr [lsearch {.v .vh} $src_ext] >= 0] {
#         puts "BUILDER: Adding Verilog : $src_file"
#         read_verilog $src_file
#     } elseif [expr [lsearch {.sv .svh} $src_ext] >= 0] {
#         puts "BUILDER: Adding SVerilog: $src_file"
#         read_verilog -sv $src_file
#     } elseif [expr [lsearch {.xdc} $src_ext] >= 0] {
#         puts "BUILDER: Adding XDC     : $src_file"
#         read_xdc $src_file
#     } elseif [expr [lsearch {.xci} $src_ext] >= 0] {
#         puts "BUILDER: Adding IP      : $src_file"
#         read_ip $src_file
#     } elseif [expr [lsearch {.ngc .edif} $src_ext] >= 0] {
#         puts "BUILDER: Adding Netlist : $src_file"
#         read_edif $src_file
#     } elseif [expr [lsearch {.dat} $src_ext] >= 0] {
#         puts "BUILDER: Adding Data File : $src_file"
#         add_files -fileset $sim_fileset -norecurse $src_file
#     } elseif [expr [lsearch {.bd} $src_ext] >= 0] {
#         puts "BUILDER: Adding Block Diagram: $src_file"
#         add_files -norecurse $src_file
#     } elseif [expr [lsearch {.bxml} $src_ext] >= 0] {
#         puts "BUILDER: Adding Block Diagram XML: $src_file"
#         add_files -norecurse $src_file
#     } else {
#         puts "BUILDER: \[WARNING\] File ignored!!!: $src_file"
#     }
# }
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_demux4.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_demux8.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_demux.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo16.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo16_to_fifo32.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_bram.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_cascade.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_flop2.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_flop.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_short.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_filter_mux4.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_loopback.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_mux4.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_mux8.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_mux_select.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_mux.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_packet_gate.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/fifo64_to_axi4lite.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/shortfifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axis_fifo_monitor.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axis_strm_monitor.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_chdr_header_trigger.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_chdr_test_pattern.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_defs.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_dma_fifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_dma_master.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_embed_tlast.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_extract_tlast.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_fast_extract_tlast.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_embed_tlast_tkeep.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_extract_tlast_tkeep.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_fast_fifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_to_strobed.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_data_swap.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_dummy.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/strobed_to_axi.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_add_preamble.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axi_strip_preamble.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/crc_xnor.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_packet_flush.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_shift_register.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_upsizer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_downsizer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_width_conv.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_split.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_packetize.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/ad5662_auto_spi.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/arb_qualify_master.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axi_crossbar.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axi_crossbar_regport.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axi_fifo_header.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axi_forwarding_cam.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axi_setting_reg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axi_slave_mux.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axi_test_vfifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/bin2gray.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/binary_encoder.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/db_control.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/fe_control.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/filter_bad_sid.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/gearbox_2x1.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/gpio_atr_io.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/gpio_atr.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/gray2bin.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/por_gen.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/priority_encoder_one_hot.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/priority_encoder.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/ram_2port_impl.vh
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/ram_2port.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/reset_sync.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/s7_icap_wb.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/serial_to_settings.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/setting_reg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/settings_bus_mux.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/settings_bus_timed_2clk.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/simple_i2c_core.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/simple_spi_core.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/simple_spi_core_64bit.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/synchronizer_impl.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/synchronizer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/pulse_synchronizer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/user_settings.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axil_regport_master.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axil_to_ni_regport.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/regport_resp_mux.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/regport_to_xbar_settingsbus.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/regport_to_settingsbus.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/pulse_stretch.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/pulse_stretch_min.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/mdio_master.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/map/cam_priority_encoder.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/map/cam_bram.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/map/cam_srl.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/map/cam.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/map/kv_map.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/map/axis_muxed_kv_map.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/axil_ctrlport_master.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/handshake.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/ctrlport_to_regport.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/glitch_free_mux.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/timing/time_compare.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/timing/timekeeper_legacy.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/timing/pps_generator.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/timing/pps_synchronizer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/timing/pulse_generator.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/packet_proc/chdr_chunker.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/packet_proc/chdr_dechunker.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/packet_proc/arm_deframer.v
BUILDER: Adding VHDL    : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/packet_proc/arp_responder/arp_responder.vhd
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/acc.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/add2_and_clip_reg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/add2_and_clip.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/add2_and_round_reg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/add2_and_round.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/add2_reg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/add2.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/add_then_mac.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/cic_decim.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/cic_dec_shifter.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/cic_interp.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/cic_int_shifter.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/cic_strober.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/clip_reg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/clip.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/cordic_stage.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/cordic_z24.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/ddc_chain.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/duc_chain.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/hb47_int.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/hb_dec.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/hb_interp.v
BUILDER: [WARNING] File ignored!!!: /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/Makefile.srcs
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/mult_add_clip.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/round_reg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/round_sd.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/round.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/rx_dcoffset.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/rx_frontend.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/sign_extend.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/small_hb_dec.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/small_hb_int.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/srl.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/tx_frontend.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/dsp/variable_delay_line.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/chdr_fifo_large.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/noc_shell_regs.vh
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_bit_reduce.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/null_source.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/split_stream.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/split_stream_fifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/conj.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/delay_fifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/delay_type2.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/delay_type3.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/delay_type4.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/complex_to_magsq.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/phase_accum.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/complex_invert.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/periodic_framer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/moving_sum.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/counter.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/ram_to_fifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/const.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/const_sreg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cmul.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cadd.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/keep_one_in_n.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/vector_iir.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/addsub.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_pipe.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/multiply.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/mult.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/mult_add.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/mult_rc.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/mult_add_rc.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fft_shift.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_pipe_join.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_pipe_mac.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_round_and_clip_complex.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_round_complex.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_clip_complex.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_join.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_sync.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/split_complex.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_round_and_clip.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/join_complex.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_round.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_clip.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_clip_unsigned.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_serializer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_deserializer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_packer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/complex_to_mag_approx.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/file_source.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/delay.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/fifo_srl.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/rng.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_avg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_binmap.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_core.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_eoseq.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_histo_mem.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_line_mem.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_logpwr.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_maxhold.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_packetizer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_rise_decay.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_wf_agg.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fosphor/axi_logpwr.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_modify.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_async_stream.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_rate_change.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_tag_time.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_drop_partial_packet.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/ddc.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/duc.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cic_decimate.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/cic_interpolate.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/sine_tone.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_fir_filter.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/fir_filter_slice.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/axi_fir_filter_dec.v
BUILDER: Adding VHDL    : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/addsub.vhd
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/dds_freq_tune.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/dds_freq_tune_duc.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/dds_timed.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/dds_wrapper.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/datapath_gatekeeper.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_endpoint.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_master.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_slave.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_compute_tkeep.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_chdr_data.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_pyld_ctxt.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_data.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_pyld_ctxt_to_chdr.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_data_to_chdr.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_ingress_fifo.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_mgmt_pkt_handler.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_data_swapper.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_endpoint.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_input.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_output.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_ctrl.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/ctrlport_endpoint.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/backend_iface.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/rfnoc_core_kernel.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_trim_payload.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_pad_packet.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_resize.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_convert_up.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/chdr_convert_down.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/context_handler_sync.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/context_builder.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/context_parser.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_timer.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_combiner.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_decoder.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_decoder_param.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_splitter.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_resp_combine.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_clk_cross.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_reg_rw.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_reg_ro.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_to_settings_bus.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/noc_shell_generic_ctrlport_pyld_chdr.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/timekeeper.v
BUILDER: Adding Verilog : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_terminator.v
BUILDER: Adding Verilog : /home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/rfnoc_block_conv.v
BUILDER: Adding Verilog : /home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/noc_shell_conv.v
BUILDER: Adding IP      : /home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/build-ip/xc7z020clg484-3/axi_conv/axi_conv.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
# foreach sim_src $sim_srcs {
#     puts "BUILDER: Adding Sim Src : $sim_src"
#     add_files -fileset $sim_fileset -norecurse $sim_src
# }
BUILDER: Adding Sim Src : /home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/rfnoc_block_conv_tb.sv
# foreach inc_src $inc_srcs {
#     puts "BUILDER: Adding Inc Src : $inc_src"
#     add_files -fileset $sim_fileset -norecurse $inc_src
# }
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/general/sim_clks_rsts.vh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/general/sim_exec_report.vh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/general/sim_math.vh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/general/sim_file_io.svh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/axi/sim_axi4_lib.svh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/axi/sim_axis_lib.svh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/axi/sim_cvita_lib.svh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/control/sim_set_rb_lib.svh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi4lite_sv/PkgAxiLite.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi4lite_sv/AxiLiteIf.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi4s_sv/AxiStreamIf.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgTestExec.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/test_exec.svh
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/sim_clock_gen.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiLiteBfm.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgEthernet.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrData.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrUtils.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrBfm.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxisCtrlBfm.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocItemUtils.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgCtrlIfaceBfm.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrIfaceBfm.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/packages/PkgMath.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/packages/PkgComplex.sv
BUILDER: Adding Inc Src : /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/packages/PkgRandom.sv
# set_property top $sim_top [get_filesets $sim_fileset]
# set_property default_lib xil_defaultlib [current_project]
# update_compile_order -fileset sim_1 -quiet
# set_property target_simulator $simulator [current_project]
# if [expr [string equal $simulator "XSim"] == 1] {
#     append verilog_defs " WORKING_DIR=\"$working_dir\""
# } else {
#     append verilog_defs " WORKING_DIR=$working_dir"
# }
# set_property verilog_define $verilog_defs [get_filesets $sim_fileset]
# set_property xsim.simulate.runtime "${sim_runtime}us" -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.debug_level "all" -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.unifast $sim_fast -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.xelab.more_options -value {-timescale 1ns/1ns} -objects [get_filesets $sim_fileset]
# if [expr [string equal $simulator "Modelsim"] == 1] {
#     set sim_64bit       $::env(VIV_SIM_64BIT)
# 
#     set_property compxlib.modelsim_compiled_library_dir $sim_complibdir [current_project]
#     # Does not work yet (as of Vivado 2015.2), but will be useful for 32-bit support
#     # See: http://www.xilinx.com/support/answers/62210.html
#     set_property modelsim.64bit $sim_64bit -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.runtime "${sim_runtime}ns" -objects [get_filesets $sim_fileset]
#     set_property modelsim.elaborate.acc "true" -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.log_all_signals "true" -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.vsim.more_options -value "-c" -objects [get_filesets $sim_fileset]
#     set_property modelsim.elaborate.unifast $sim_fast -objects [get_filesets $sim_fileset]
#     if [info exists ::env(VIV_SIM_USER_DO) ] {
#         set_property modelsim.simulate.custom_udo -value "$::env(VIV_SIM_USER_DO)" -objects [get_filesets $sim_fileset]
#     }
# }
# launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/wes/zdrive/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rfnoc_block_conv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj rfnoc_block_conv_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_flop2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_fifo_short.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_short
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/fifo/axi_packet_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_packet_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ctrl_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ctrl_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_downsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_packet_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_packet_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/axis_pyld_ctxt_to_chdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_pyld_ctxt_to_chdr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi/axis_width_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_width_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/backend_iface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module backend_iface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/bin2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_compute_tkeep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_compute_tkeep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_pyld_ctxt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_to_axis_pyld_ctxt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/rfnoc/core/ctrlport_endpoint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlport_endpoint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/gray2bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray2bin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/noc_shell_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_shell_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/pulse_stretch_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_stretch_min
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/pulse_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/ram_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_impl_auto
INFO: [VRFC 10-311] analyzing module ram_2port_impl_reg
INFO: [VRFC 10-311] analyzing module ram_2port_impl_lutram
INFO: [VRFC 10-311] analyzing module ram_2port_impl_bram
INFO: [VRFC 10-311] analyzing module ram_2port_impl_uram
INFO: [VRFC 10-311] analyzing module ram_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/rfnoc_block_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rfnoc_block_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/control/synchronizer_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer_impl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/lib/axi4s_sv/AxiStreamIf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrData.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrUtils.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxisCtrlBfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrBfm.sv" into library xil_defaultlib
WARNING: [VRFC 10-674] expression with variable or undeterminable width as argument to $bits [/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrBfm.sv:342]
WARNING: [VRFC 10-674] expression with variable or undeterminable width as argument to $bits [/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrBfm.sv:379]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgChdrIfaceBfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgCtrlIfaceBfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocItemUtils.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgTestExec.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/sim_clock_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clock_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/rfnoc_block_conv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rfnoc_block_conv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj rfnoc_block_conv_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/build-ip/xc7z020clg484-3/axi_conv/sim/axi_conv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_conv'
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.188 ; gain = 0.000 ; free physical = 1169 ; free virtual = 3198
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
xelab -wto c5c02e08b8784216a6007431366783e3 --incr --debug all --relax --mt 8 -d UHD_FPGA_DIR=/home/wes/projects/dependencies/uhd/fpga/usrp3/top/../.. -d WORKING_DIR=/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_shift_ram_v12_0_13 -L convolution_v9_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rfnoc_block_conv_tb_behav xil_defaultlib.rfnoc_block_conv_tb xil_defaultlib.glbl -log elaborate.log -timescale 1ns/1ns
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c5c02e08b8784216a6007431366783e3 --incr --debug all --relax --mt 8 -d UHD_FPGA_DIR=/home/wes/projects/dependencies/uhd/fpga/usrp3/top/../.. -d WORKING_DIR=/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_shift_ram_v12_0_13 -L convolution_v9_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rfnoc_block_conv_tb_behav xil_defaultlib.rfnoc_block_conv_tb xil_defaultlib.glbl -log elaborate.log -timescale 1ns/1ns 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv:245]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 245, File /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 245, File /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv Line: 183 : Sensitivity on input argument "port_num" of task "connect_master_data_port" may never get triggered.
WARNING: [XSIM 43-3980] File "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" Line 183 : The SystemVerilog feature ": Sensitivity on input argument of Class Member Task" is not supported yet for simulation.
WARNING: [XSIM 43-4328] File: /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv Line: 199 : Sensitivity on input argument "port_num" of task "connect_slave_data_port" may never get triggered.
WARNING: [XSIM 43-3980] File "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" Line 199 : The SystemVerilog feature ": Sensitivity on input argument of Class Member Task" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package convolution_v9_0_14.conv_ul_utils
Compiling package convolution_v9_0_14.conv_pkg
Compiling package convolution_v9_0_14.convolution_v9_0_14_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xil_defaultlib.PkgRfnocBlockCtrlBfm
Compiling package xil_defaultlib.PkgChdrUtils
Compiling package xil_defaultlib.PkgChdrData
Compiling package xil_defaultlib.PkgChdrBfm
Compiling package xil_defaultlib.PkgAxiStreamBfm
Compiling package std.std
Compiling package xil_defaultlib.PkgCtrlIfaceBfm
Compiling package xil_defaultlib.PkgAxisCtrlBfm
Compiling package xil_defaultlib.PkgChdrIfaceBfm
Compiling package xil_defaultlib.PkgTestExec
Compiling package xil_defaultlib.PkgRfnocItemUtils
Compiling package xil_defaultlib.$unit_AxiStreamIf_sv
Compiling module xil_defaultlib.RfnocBackendIf
Compiling module xil_defaultlib.AxiStreamIf(DATA_WIDTH=32)
Compiling module xil_defaultlib.AxiStreamIf_default
Compiling module xil_defaultlib.sim_clock_gen(PERIOD=5.0)
Compiling module xil_defaultlib.sim_clock_gen(PERIOD=8.0)
Compiling module xil_defaultlib.sim_clock_gen(PERIOD=4.0)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=33,INITI...
Compiling module xil_defaultlib.synchronizer(WIDTH=33,INITIAL_VA...
Compiling module xil_defaultlib.synchronizer_impl_default
Compiling module xil_defaultlib.synchronizer_default
Compiling module xil_defaultlib.pulse_synchronizer(MODE="POSEDGE...
Compiling module xil_defaultlib.pulse_stretch_min(LENGTH=32)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=2,INITIA...
Compiling module xil_defaultlib.synchronizer(WIDTH=2,INITIAL_VAL...
Compiling module xil_defaultlib.backend_iface(NOC_ID=32'b0100010...
Compiling module xil_defaultlib.synchronizer_impl(INITIAL_VAL=1'...
Compiling module xil_defaultlib.synchronizer(INITIAL_VAL=1'b1)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=5)
Compiling module xil_defaultlib.synchronizer(WIDTH=5)
Compiling module xil_defaultlib.bin2gray(WIDTH=5)
Compiling module xil_defaultlib.gray2bin(WIDTH=5)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33,PI...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33,PI...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=67)
Compiling module xil_defaultlib.axis_upsizer(RATIO=2)
Compiling module xil_defaultlib.axis_downsizer(OUT_DATA_W=64,OUT...
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.ram_2port_impl_lutram(DWIDTH=67,...
Compiling module xil_defaultlib.ram_2port(DWIDTH=67,AWIDTH=4,RW_...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=4)
Compiling module xil_defaultlib.axi_fifo(WIDTH=4,SIZE=1)
Compiling module xil_defaultlib.axi_packet_gate(WIDTH=66,SIZE=4)
Compiling module xil_defaultlib.axis_upsizer(IN_DATA_W=64,IN_USE...
Compiling module xil_defaultlib.axis_downsizer(RATIO=2)
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.axis_ctrl_slave
Compiling module xil_defaultlib.ctrlport_endpoint(THIS_PORTID=10...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=65)
Compiling module xil_defaultlib.chdr_compute_tkeep(CHDR_W=64,ITE...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=69)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=73)
Compiling module xil_defaultlib.axis_upsizer(IN_DATA_W=64,IN_USE...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=73)
Compiling module xil_defaultlib.axi_fifo(WIDTH=73,SIZE=1)
Compiling module xil_defaultlib.axis_downsizer(OUT_DATA_W=8,RATI...
Compiling module xil_defaultlib.axis_width_conv(IN_WORDS=8,OUT_W...
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=4,INITIA...
Compiling module xil_defaultlib.synchronizer(WIDTH=4,INITIAL_VAL...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=10)
Compiling module xil_defaultlib.axis_packet_flush(WIDTH=9,PIPELI...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=69)
Compiling module xil_defaultlib.axis_packet_flush(WIDTH=68,PIPEL...
Compiling module xil_defaultlib.chdr_to_axis_pyld_ctxt(CHDR_W=64...
Compiling module xil_defaultlib.axis_upsizer(IN_DATA_W=8,RATIO=8...
Compiling module xil_defaultlib.axis_downsizer(OUT_DATA_W=64,OUT...
Compiling module xil_defaultlib.axis_width_conv(IN_WORDS=1,OUT_W...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=65)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=66)
Compiling module xil_defaultlib.axis_packet_flush(WIDTH=65,PIPEL...
Compiling module xil_defaultlib.ram_2port_impl_auto(DWIDTH=65,AW...
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=6'b01...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=6'b01010)
Compiling module xil_defaultlib.axi_fifo(WIDTH=6'b01010,SIZE=32'...
Compiling module xil_defaultlib.axi_fifo(WIDTH=6'b01010,SIZE=1)
Compiling module xil_defaultlib.axi_packet_gate(SIZE=6'b01010)
Compiling module xil_defaultlib.axis_pyld_ctxt_to_chdr(CHDR_W=64...
Compiling module xil_defaultlib.noc_shell_conv(THIS_PORTID=10'b0...
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=2,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=2,afull_th...]
Compiling architecture synth of entity convolution_v9_0_14.conv_bit_reg [\conv_bit_reg(c_has_ce=1,c_has_a...]
Compiling architecture synth of entity convolution_v9_0_14.conv_sync [\conv_sync(c_has_nd=1,c_has_ce=1...]
Compiling architecture synth of entity convolution_v9_0_14.conv_reg [\conv_reg(c_width=7,c_has_ce=1,c...]
Compiling architecture synth of entity convolution_v9_0_14.convolution_v9_0_14_main [\convolution_v9_0_14_main(c_outp...]
Compiling architecture synth of entity convolution_v9_0_14.convolution_axi_wrapper [\convolution_axi_wrapper(c_has_m...]
Compiling architecture synth of entity convolution_v9_0_14.convolution_v9_0_14_viv [\convolution_v9_0_14_viv(c_has_m...]
Compiling architecture xilinx of entity convolution_v9_0_14.convolution_v9_0_14 [\convolution_v9_0_14(c_has_m_axi...]
Compiling architecture axi_conv_arch of entity xil_defaultlib.axi_conv [axi_conv_default]
Compiling module xil_defaultlib.rfnoc_block_conv(THIS_PORTID=10'...
Compiling module xil_defaultlib.rfnoc_block_conv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rfnoc_block_conv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/xsim.dir/rfnoc_block_conv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/xsim.dir/rfnoc_block_conv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 20 00:55:52 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 20 00:55:52 2022...
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1424.188 ; gain = 0.000 ; free physical = 1165 ; free virtual = 3197
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rfnoc_block_conv_tb_behav -key {Behavioral:sim_1:Functional:rfnoc_block_conv_tb} -tclbatch {rfnoc_block_conv_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source rfnoc_block_conv_tb.tcl
## current_wave_config
WARNING: Simulation object /rfnoc_block_conv_tb/blk_ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
========================================================
TESTBENCH STARTED: rfnoc_block_conv_tb
========================================================
[TEST CASE   1] (t =         0 ns) BEGIN: Flush block then reset it...
[TEST CASE   1] (t =      2455 ns) DONE... Passed
[TEST CASE   2] (t =      2455 ns) BEGIN: Verify Block Info...
[TEST CASE   2] (t =      2455 ns) DONE... Passed
[TEST CASE   3] (t =      2455 ns) BEGIN: Test passing through samples...
Sent input packet from send_samples

Fatal: Timeout: Testbench "rfnoc_block_conv_tb" time limit exceeded
Time: 10 ms  Iteration: 0  Process: /PkgTestExec/TestExec::start_timeout/Block260_9/timeout  File: /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgTestExec.sv
$finish called at time : 10 ms : File "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgTestExec.sv" Line 235
run: Time (s): cpu = 00:00:09 ; elapsed = 00:05:10 . Memory (MB): peak = 1456.984 ; gain = 0.000 ; free physical = 1103 ; free virtual = 3191
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:05:11 . Memory (MB): peak = 1456.984 ; gain = 23.824 ; free physical = 1103 ; free virtual = 3191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rfnoc_block_conv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000000us
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:05:56 . Memory (MB): peak = 1456.984 ; gain = 42.445 ; free physical = 1103 ; free virtual = 3191
# if { [info exists ::env(VIV_SYNTH_TOP)] } {
#    puts "BUILDER: Synthesizing"
#    # Synthesize requested modules
#    foreach synth_top "$::env(VIV_SYNTH_TOP)" {
#       set_property top $synth_top [current_fileset]
#       synth_design -mode out_of_context
#       # Perform a simple regex-based search for all clock signals and constrain
#       # them to 500 MHz for the timing report.
#       set clk_regexp "(?i)^(?!.*en.*).*(clk|clock).*"
#       foreach clk_inst [get_ports -regexp $clk_regexp] {
#          create_clock -name $clk_inst -period 2.0 [get_ports $clk_inst]
#       }
#       report_utilization -no_primitives -file ${working_dir}/${synth_top}_synth.rpt
#       report_timing_summary -setup -max_paths 3 -unique_pins -no_header -append -file ${working_dir}/${synth_top}_synth.rpt
#       write_checkpoint -force ${working_dir}/${synth_top}_synth.dcp
#    }
# } else {
#    puts "BUILDER: Skipping resource report because VIV_SYNTH_TOP is not set"
# }
BUILDER: Synthesizing
# if [string equal $vivado_mode "batch"] {
#     puts "BUILDER: Closing project"
#     close_project
# } else {
#     puts "BUILDER: In GUI mode. Leaving project open."
# }
BUILDER: Closing project
INFO: [Common 17-206] Exiting Vivado at Fri May 20 01:01:12 2022...
