#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_1 */
#define Pin_1__0__AG CYREG_PRT0_AG
#define Pin_1__0__AMUX CYREG_PRT0_AMUX
#define Pin_1__0__BIE CYREG_PRT0_BIE
#define Pin_1__0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__0__BYP CYREG_PRT0_BYP
#define Pin_1__0__CTL CYREG_PRT0_CTL
#define Pin_1__0__DM0 CYREG_PRT0_DM0
#define Pin_1__0__DM1 CYREG_PRT0_DM1
#define Pin_1__0__DM2 CYREG_PRT0_DM2
#define Pin_1__0__DR CYREG_PRT0_DR
#define Pin_1__0__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_1__0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__0__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PC CYREG_PRT0_PC0
#define Pin_1__0__PORT 0u
#define Pin_1__0__PRT CYREG_PRT0_PRT
#define Pin_1__0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__0__PS CYREG_PRT0_PS
#define Pin_1__0__SHIFT 0u
#define Pin_1__0__SLW CYREG_PRT0_SLW
#define Pin_1__1__AG CYREG_PRT0_AG
#define Pin_1__1__AMUX CYREG_PRT0_AMUX
#define Pin_1__1__BIE CYREG_PRT0_BIE
#define Pin_1__1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__1__BYP CYREG_PRT0_BYP
#define Pin_1__1__CTL CYREG_PRT0_CTL
#define Pin_1__1__DM0 CYREG_PRT0_DM0
#define Pin_1__1__DM1 CYREG_PRT0_DM1
#define Pin_1__1__DM2 CYREG_PRT0_DM2
#define Pin_1__1__DR CYREG_PRT0_DR
#define Pin_1__1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__1__INTTYPE CYREG_PICU0_INTTYPE1
#define Pin_1__1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__1__MASK 0x02u
#define Pin_1__1__PC CYREG_PRT0_PC1
#define Pin_1__1__PORT 0u
#define Pin_1__1__PRT CYREG_PRT0_PRT
#define Pin_1__1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__1__PS CYREG_PRT0_PS
#define Pin_1__1__SHIFT 1u
#define Pin_1__1__SLW CYREG_PRT0_SLW
#define Pin_1__10__AG CYREG_PRT2_AG
#define Pin_1__10__AMUX CYREG_PRT2_AMUX
#define Pin_1__10__BIE CYREG_PRT2_BIE
#define Pin_1__10__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__10__BYP CYREG_PRT2_BYP
#define Pin_1__10__CTL CYREG_PRT2_CTL
#define Pin_1__10__DM0 CYREG_PRT2_DM0
#define Pin_1__10__DM1 CYREG_PRT2_DM1
#define Pin_1__10__DM2 CYREG_PRT2_DM2
#define Pin_1__10__DR CYREG_PRT2_DR
#define Pin_1__10__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__10__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_1__10__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__10__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__10__MASK 0x04u
#define Pin_1__10__PC CYREG_PRT2_PC2
#define Pin_1__10__PORT 2u
#define Pin_1__10__PRT CYREG_PRT2_PRT
#define Pin_1__10__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__10__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__10__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__10__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__10__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__10__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__10__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__10__PS CYREG_PRT2_PS
#define Pin_1__10__SHIFT 2u
#define Pin_1__10__SLW CYREG_PRT2_SLW
#define Pin_1__11__AG CYREG_PRT2_AG
#define Pin_1__11__AMUX CYREG_PRT2_AMUX
#define Pin_1__11__BIE CYREG_PRT2_BIE
#define Pin_1__11__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__11__BYP CYREG_PRT2_BYP
#define Pin_1__11__CTL CYREG_PRT2_CTL
#define Pin_1__11__DM0 CYREG_PRT2_DM0
#define Pin_1__11__DM1 CYREG_PRT2_DM1
#define Pin_1__11__DM2 CYREG_PRT2_DM2
#define Pin_1__11__DR CYREG_PRT2_DR
#define Pin_1__11__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__11__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_1__11__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__11__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__11__MASK 0x08u
#define Pin_1__11__PC CYREG_PRT2_PC3
#define Pin_1__11__PORT 2u
#define Pin_1__11__PRT CYREG_PRT2_PRT
#define Pin_1__11__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__11__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__11__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__11__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__11__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__11__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__11__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__11__PS CYREG_PRT2_PS
#define Pin_1__11__SHIFT 3u
#define Pin_1__11__SLW CYREG_PRT2_SLW
#define Pin_1__12__AG CYREG_PRT2_AG
#define Pin_1__12__AMUX CYREG_PRT2_AMUX
#define Pin_1__12__BIE CYREG_PRT2_BIE
#define Pin_1__12__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__12__BYP CYREG_PRT2_BYP
#define Pin_1__12__CTL CYREG_PRT2_CTL
#define Pin_1__12__DM0 CYREG_PRT2_DM0
#define Pin_1__12__DM1 CYREG_PRT2_DM1
#define Pin_1__12__DM2 CYREG_PRT2_DM2
#define Pin_1__12__DR CYREG_PRT2_DR
#define Pin_1__12__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__12__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_1__12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__12__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__12__MASK 0x10u
#define Pin_1__12__PC CYREG_PRT2_PC4
#define Pin_1__12__PORT 2u
#define Pin_1__12__PRT CYREG_PRT2_PRT
#define Pin_1__12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__12__PS CYREG_PRT2_PS
#define Pin_1__12__SHIFT 4u
#define Pin_1__12__SLW CYREG_PRT2_SLW
#define Pin_1__13__AG CYREG_PRT2_AG
#define Pin_1__13__AMUX CYREG_PRT2_AMUX
#define Pin_1__13__BIE CYREG_PRT2_BIE
#define Pin_1__13__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__13__BYP CYREG_PRT2_BYP
#define Pin_1__13__CTL CYREG_PRT2_CTL
#define Pin_1__13__DM0 CYREG_PRT2_DM0
#define Pin_1__13__DM1 CYREG_PRT2_DM1
#define Pin_1__13__DM2 CYREG_PRT2_DM2
#define Pin_1__13__DR CYREG_PRT2_DR
#define Pin_1__13__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__13__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_1__13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__13__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__13__MASK 0x20u
#define Pin_1__13__PC CYREG_PRT2_PC5
#define Pin_1__13__PORT 2u
#define Pin_1__13__PRT CYREG_PRT2_PRT
#define Pin_1__13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__13__PS CYREG_PRT2_PS
#define Pin_1__13__SHIFT 5u
#define Pin_1__13__SLW CYREG_PRT2_SLW
#define Pin_1__14__AG CYREG_PRT2_AG
#define Pin_1__14__AMUX CYREG_PRT2_AMUX
#define Pin_1__14__BIE CYREG_PRT2_BIE
#define Pin_1__14__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__14__BYP CYREG_PRT2_BYP
#define Pin_1__14__CTL CYREG_PRT2_CTL
#define Pin_1__14__DM0 CYREG_PRT2_DM0
#define Pin_1__14__DM1 CYREG_PRT2_DM1
#define Pin_1__14__DM2 CYREG_PRT2_DM2
#define Pin_1__14__DR CYREG_PRT2_DR
#define Pin_1__14__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__14__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_1__14__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__14__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__14__MASK 0x40u
#define Pin_1__14__PC CYREG_PRT2_PC6
#define Pin_1__14__PORT 2u
#define Pin_1__14__PRT CYREG_PRT2_PRT
#define Pin_1__14__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__14__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__14__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__14__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__14__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__14__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__14__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__14__PS CYREG_PRT2_PS
#define Pin_1__14__SHIFT 6u
#define Pin_1__14__SLW CYREG_PRT2_SLW
#define Pin_1__15__AG CYREG_PRT2_AG
#define Pin_1__15__AMUX CYREG_PRT2_AMUX
#define Pin_1__15__BIE CYREG_PRT2_BIE
#define Pin_1__15__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__15__BYP CYREG_PRT2_BYP
#define Pin_1__15__CTL CYREG_PRT2_CTL
#define Pin_1__15__DM0 CYREG_PRT2_DM0
#define Pin_1__15__DM1 CYREG_PRT2_DM1
#define Pin_1__15__DM2 CYREG_PRT2_DM2
#define Pin_1__15__DR CYREG_PRT2_DR
#define Pin_1__15__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__15__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_1__15__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__15__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__15__MASK 0x80u
#define Pin_1__15__PC CYREG_PRT2_PC7
#define Pin_1__15__PORT 2u
#define Pin_1__15__PRT CYREG_PRT2_PRT
#define Pin_1__15__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__15__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__15__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__15__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__15__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__15__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__15__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__15__PS CYREG_PRT2_PS
#define Pin_1__15__SHIFT 7u
#define Pin_1__15__SLW CYREG_PRT2_SLW
#define Pin_1__16__AG CYREG_PRT3_AG
#define Pin_1__16__AMUX CYREG_PRT3_AMUX
#define Pin_1__16__BIE CYREG_PRT3_BIE
#define Pin_1__16__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__16__BYP CYREG_PRT3_BYP
#define Pin_1__16__CTL CYREG_PRT3_CTL
#define Pin_1__16__DM0 CYREG_PRT3_DM0
#define Pin_1__16__DM1 CYREG_PRT3_DM1
#define Pin_1__16__DM2 CYREG_PRT3_DM2
#define Pin_1__16__DR CYREG_PRT3_DR
#define Pin_1__16__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__16__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_1__16__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__16__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__16__MASK 0x01u
#define Pin_1__16__PC CYREG_PRT3_PC0
#define Pin_1__16__PORT 3u
#define Pin_1__16__PRT CYREG_PRT3_PRT
#define Pin_1__16__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__16__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__16__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__16__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__16__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__16__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__16__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__16__PS CYREG_PRT3_PS
#define Pin_1__16__SHIFT 0u
#define Pin_1__16__SLW CYREG_PRT3_SLW
#define Pin_1__17__AG CYREG_PRT3_AG
#define Pin_1__17__AMUX CYREG_PRT3_AMUX
#define Pin_1__17__BIE CYREG_PRT3_BIE
#define Pin_1__17__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__17__BYP CYREG_PRT3_BYP
#define Pin_1__17__CTL CYREG_PRT3_CTL
#define Pin_1__17__DM0 CYREG_PRT3_DM0
#define Pin_1__17__DM1 CYREG_PRT3_DM1
#define Pin_1__17__DM2 CYREG_PRT3_DM2
#define Pin_1__17__DR CYREG_PRT3_DR
#define Pin_1__17__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__17__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_1__17__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__17__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__17__MASK 0x02u
#define Pin_1__17__PC CYREG_PRT3_PC1
#define Pin_1__17__PORT 3u
#define Pin_1__17__PRT CYREG_PRT3_PRT
#define Pin_1__17__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__17__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__17__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__17__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__17__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__17__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__17__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__17__PS CYREG_PRT3_PS
#define Pin_1__17__SHIFT 1u
#define Pin_1__17__SLW CYREG_PRT3_SLW
#define Pin_1__18__AG CYREG_PRT3_AG
#define Pin_1__18__AMUX CYREG_PRT3_AMUX
#define Pin_1__18__BIE CYREG_PRT3_BIE
#define Pin_1__18__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__18__BYP CYREG_PRT3_BYP
#define Pin_1__18__CTL CYREG_PRT3_CTL
#define Pin_1__18__DM0 CYREG_PRT3_DM0
#define Pin_1__18__DM1 CYREG_PRT3_DM1
#define Pin_1__18__DM2 CYREG_PRT3_DM2
#define Pin_1__18__DR CYREG_PRT3_DR
#define Pin_1__18__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__18__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_1__18__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__18__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__18__MASK 0x04u
#define Pin_1__18__PC CYREG_PRT3_PC2
#define Pin_1__18__PORT 3u
#define Pin_1__18__PRT CYREG_PRT3_PRT
#define Pin_1__18__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__18__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__18__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__18__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__18__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__18__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__18__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__18__PS CYREG_PRT3_PS
#define Pin_1__18__SHIFT 2u
#define Pin_1__18__SLW CYREG_PRT3_SLW
#define Pin_1__19__AG CYREG_PRT3_AG
#define Pin_1__19__AMUX CYREG_PRT3_AMUX
#define Pin_1__19__BIE CYREG_PRT3_BIE
#define Pin_1__19__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__19__BYP CYREG_PRT3_BYP
#define Pin_1__19__CTL CYREG_PRT3_CTL
#define Pin_1__19__DM0 CYREG_PRT3_DM0
#define Pin_1__19__DM1 CYREG_PRT3_DM1
#define Pin_1__19__DM2 CYREG_PRT3_DM2
#define Pin_1__19__DR CYREG_PRT3_DR
#define Pin_1__19__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__19__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_1__19__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__19__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__19__MASK 0x08u
#define Pin_1__19__PC CYREG_PRT3_PC3
#define Pin_1__19__PORT 3u
#define Pin_1__19__PRT CYREG_PRT3_PRT
#define Pin_1__19__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__19__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__19__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__19__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__19__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__19__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__19__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__19__PS CYREG_PRT3_PS
#define Pin_1__19__SHIFT 3u
#define Pin_1__19__SLW CYREG_PRT3_SLW
#define Pin_1__2__AG CYREG_PRT0_AG
#define Pin_1__2__AMUX CYREG_PRT0_AMUX
#define Pin_1__2__BIE CYREG_PRT0_BIE
#define Pin_1__2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__2__BYP CYREG_PRT0_BYP
#define Pin_1__2__CTL CYREG_PRT0_CTL
#define Pin_1__2__DM0 CYREG_PRT0_DM0
#define Pin_1__2__DM1 CYREG_PRT0_DM1
#define Pin_1__2__DM2 CYREG_PRT0_DM2
#define Pin_1__2__DR CYREG_PRT0_DR
#define Pin_1__2__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__2__INTTYPE CYREG_PICU0_INTTYPE2
#define Pin_1__2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__2__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__2__MASK 0x04u
#define Pin_1__2__PC CYREG_PRT0_PC2
#define Pin_1__2__PORT 0u
#define Pin_1__2__PRT CYREG_PRT0_PRT
#define Pin_1__2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__2__PS CYREG_PRT0_PS
#define Pin_1__2__SHIFT 2u
#define Pin_1__2__SLW CYREG_PRT0_SLW
#define Pin_1__20__AG CYREG_PRT3_AG
#define Pin_1__20__AMUX CYREG_PRT3_AMUX
#define Pin_1__20__BIE CYREG_PRT3_BIE
#define Pin_1__20__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__20__BYP CYREG_PRT3_BYP
#define Pin_1__20__CTL CYREG_PRT3_CTL
#define Pin_1__20__DM0 CYREG_PRT3_DM0
#define Pin_1__20__DM1 CYREG_PRT3_DM1
#define Pin_1__20__DM2 CYREG_PRT3_DM2
#define Pin_1__20__DR CYREG_PRT3_DR
#define Pin_1__20__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__20__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_1__20__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__20__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__20__MASK 0x10u
#define Pin_1__20__PC CYREG_PRT3_PC4
#define Pin_1__20__PORT 3u
#define Pin_1__20__PRT CYREG_PRT3_PRT
#define Pin_1__20__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__20__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__20__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__20__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__20__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__20__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__20__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__20__PS CYREG_PRT3_PS
#define Pin_1__20__SHIFT 4u
#define Pin_1__20__SLW CYREG_PRT3_SLW
#define Pin_1__21__AG CYREG_PRT3_AG
#define Pin_1__21__AMUX CYREG_PRT3_AMUX
#define Pin_1__21__BIE CYREG_PRT3_BIE
#define Pin_1__21__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__21__BYP CYREG_PRT3_BYP
#define Pin_1__21__CTL CYREG_PRT3_CTL
#define Pin_1__21__DM0 CYREG_PRT3_DM0
#define Pin_1__21__DM1 CYREG_PRT3_DM1
#define Pin_1__21__DM2 CYREG_PRT3_DM2
#define Pin_1__21__DR CYREG_PRT3_DR
#define Pin_1__21__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__21__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_1__21__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__21__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__21__MASK 0x20u
#define Pin_1__21__PC CYREG_PRT3_PC5
#define Pin_1__21__PORT 3u
#define Pin_1__21__PRT CYREG_PRT3_PRT
#define Pin_1__21__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__21__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__21__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__21__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__21__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__21__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__21__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__21__PS CYREG_PRT3_PS
#define Pin_1__21__SHIFT 5u
#define Pin_1__21__SLW CYREG_PRT3_SLW
#define Pin_1__22__AG CYREG_PRT3_AG
#define Pin_1__22__AMUX CYREG_PRT3_AMUX
#define Pin_1__22__BIE CYREG_PRT3_BIE
#define Pin_1__22__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__22__BYP CYREG_PRT3_BYP
#define Pin_1__22__CTL CYREG_PRT3_CTL
#define Pin_1__22__DM0 CYREG_PRT3_DM0
#define Pin_1__22__DM1 CYREG_PRT3_DM1
#define Pin_1__22__DM2 CYREG_PRT3_DM2
#define Pin_1__22__DR CYREG_PRT3_DR
#define Pin_1__22__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__22__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_1__22__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__22__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__22__MASK 0x40u
#define Pin_1__22__PC CYREG_PRT3_PC6
#define Pin_1__22__PORT 3u
#define Pin_1__22__PRT CYREG_PRT3_PRT
#define Pin_1__22__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__22__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__22__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__22__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__22__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__22__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__22__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__22__PS CYREG_PRT3_PS
#define Pin_1__22__SHIFT 6u
#define Pin_1__22__SLW CYREG_PRT3_SLW
#define Pin_1__23__AG CYREG_PRT3_AG
#define Pin_1__23__AMUX CYREG_PRT3_AMUX
#define Pin_1__23__BIE CYREG_PRT3_BIE
#define Pin_1__23__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__23__BYP CYREG_PRT3_BYP
#define Pin_1__23__CTL CYREG_PRT3_CTL
#define Pin_1__23__DM0 CYREG_PRT3_DM0
#define Pin_1__23__DM1 CYREG_PRT3_DM1
#define Pin_1__23__DM2 CYREG_PRT3_DM2
#define Pin_1__23__DR CYREG_PRT3_DR
#define Pin_1__23__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__23__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_1__23__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__23__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__23__MASK 0x80u
#define Pin_1__23__PC CYREG_PRT3_PC7
#define Pin_1__23__PORT 3u
#define Pin_1__23__PRT CYREG_PRT3_PRT
#define Pin_1__23__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__23__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__23__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__23__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__23__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__23__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__23__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__23__PS CYREG_PRT3_PS
#define Pin_1__23__SHIFT 7u
#define Pin_1__23__SLW CYREG_PRT3_SLW
#define Pin_1__3__AG CYREG_PRT0_AG
#define Pin_1__3__AMUX CYREG_PRT0_AMUX
#define Pin_1__3__BIE CYREG_PRT0_BIE
#define Pin_1__3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__3__BYP CYREG_PRT0_BYP
#define Pin_1__3__CTL CYREG_PRT0_CTL
#define Pin_1__3__DM0 CYREG_PRT0_DM0
#define Pin_1__3__DM1 CYREG_PRT0_DM1
#define Pin_1__3__DM2 CYREG_PRT0_DM2
#define Pin_1__3__DR CYREG_PRT0_DR
#define Pin_1__3__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__3__INTTYPE CYREG_PICU0_INTTYPE3
#define Pin_1__3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__3__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__3__MASK 0x08u
#define Pin_1__3__PC CYREG_PRT0_PC3
#define Pin_1__3__PORT 0u
#define Pin_1__3__PRT CYREG_PRT0_PRT
#define Pin_1__3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__3__PS CYREG_PRT0_PS
#define Pin_1__3__SHIFT 3u
#define Pin_1__3__SLW CYREG_PRT0_SLW
#define Pin_1__4__AG CYREG_PRT0_AG
#define Pin_1__4__AMUX CYREG_PRT0_AMUX
#define Pin_1__4__BIE CYREG_PRT0_BIE
#define Pin_1__4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__4__BYP CYREG_PRT0_BYP
#define Pin_1__4__CTL CYREG_PRT0_CTL
#define Pin_1__4__DM0 CYREG_PRT0_DM0
#define Pin_1__4__DM1 CYREG_PRT0_DM1
#define Pin_1__4__DM2 CYREG_PRT0_DM2
#define Pin_1__4__DR CYREG_PRT0_DR
#define Pin_1__4__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__4__INTTYPE CYREG_PICU0_INTTYPE4
#define Pin_1__4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__4__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__4__MASK 0x10u
#define Pin_1__4__PC CYREG_PRT0_PC4
#define Pin_1__4__PORT 0u
#define Pin_1__4__PRT CYREG_PRT0_PRT
#define Pin_1__4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__4__PS CYREG_PRT0_PS
#define Pin_1__4__SHIFT 4u
#define Pin_1__4__SLW CYREG_PRT0_SLW
#define Pin_1__5__AG CYREG_PRT0_AG
#define Pin_1__5__AMUX CYREG_PRT0_AMUX
#define Pin_1__5__BIE CYREG_PRT0_BIE
#define Pin_1__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__5__BYP CYREG_PRT0_BYP
#define Pin_1__5__CTL CYREG_PRT0_CTL
#define Pin_1__5__DM0 CYREG_PRT0_DM0
#define Pin_1__5__DM1 CYREG_PRT0_DM1
#define Pin_1__5__DM2 CYREG_PRT0_DM2
#define Pin_1__5__DR CYREG_PRT0_DR
#define Pin_1__5__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__5__INTTYPE CYREG_PICU0_INTTYPE5
#define Pin_1__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__5__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__5__MASK 0x20u
#define Pin_1__5__PC CYREG_PRT0_PC5
#define Pin_1__5__PORT 0u
#define Pin_1__5__PRT CYREG_PRT0_PRT
#define Pin_1__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__5__PS CYREG_PRT0_PS
#define Pin_1__5__SHIFT 5u
#define Pin_1__5__SLW CYREG_PRT0_SLW
#define Pin_1__6__AG CYREG_PRT0_AG
#define Pin_1__6__AMUX CYREG_PRT0_AMUX
#define Pin_1__6__BIE CYREG_PRT0_BIE
#define Pin_1__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__6__BYP CYREG_PRT0_BYP
#define Pin_1__6__CTL CYREG_PRT0_CTL
#define Pin_1__6__DM0 CYREG_PRT0_DM0
#define Pin_1__6__DM1 CYREG_PRT0_DM1
#define Pin_1__6__DM2 CYREG_PRT0_DM2
#define Pin_1__6__DR CYREG_PRT0_DR
#define Pin_1__6__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__6__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_1__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__6__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__6__MASK 0x40u
#define Pin_1__6__PC CYREG_PRT0_PC6
#define Pin_1__6__PORT 0u
#define Pin_1__6__PRT CYREG_PRT0_PRT
#define Pin_1__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__6__PS CYREG_PRT0_PS
#define Pin_1__6__SHIFT 6u
#define Pin_1__6__SLW CYREG_PRT0_SLW
#define Pin_1__7__AG CYREG_PRT0_AG
#define Pin_1__7__AMUX CYREG_PRT0_AMUX
#define Pin_1__7__BIE CYREG_PRT0_BIE
#define Pin_1__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__7__BYP CYREG_PRT0_BYP
#define Pin_1__7__CTL CYREG_PRT0_CTL
#define Pin_1__7__DM0 CYREG_PRT0_DM0
#define Pin_1__7__DM1 CYREG_PRT0_DM1
#define Pin_1__7__DM2 CYREG_PRT0_DM2
#define Pin_1__7__DR CYREG_PRT0_DR
#define Pin_1__7__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__7__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_1__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__7__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__7__MASK 0x80u
#define Pin_1__7__PC CYREG_PRT0_PC7
#define Pin_1__7__PORT 0u
#define Pin_1__7__PRT CYREG_PRT0_PRT
#define Pin_1__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__7__PS CYREG_PRT0_PS
#define Pin_1__7__SHIFT 7u
#define Pin_1__7__SLW CYREG_PRT0_SLW
#define Pin_1__8__AG CYREG_PRT2_AG
#define Pin_1__8__AMUX CYREG_PRT2_AMUX
#define Pin_1__8__BIE CYREG_PRT2_BIE
#define Pin_1__8__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__8__BYP CYREG_PRT2_BYP
#define Pin_1__8__CTL CYREG_PRT2_CTL
#define Pin_1__8__DM0 CYREG_PRT2_DM0
#define Pin_1__8__DM1 CYREG_PRT2_DM1
#define Pin_1__8__DM2 CYREG_PRT2_DM2
#define Pin_1__8__DR CYREG_PRT2_DR
#define Pin_1__8__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__8__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_1__8__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__8__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__8__MASK 0x01u
#define Pin_1__8__PC CYREG_PRT2_PC0
#define Pin_1__8__PORT 2u
#define Pin_1__8__PRT CYREG_PRT2_PRT
#define Pin_1__8__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__8__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__8__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__8__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__8__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__8__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__8__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__8__PS CYREG_PRT2_PS
#define Pin_1__8__SHIFT 0u
#define Pin_1__8__SLW CYREG_PRT2_SLW
#define Pin_1__9__AG CYREG_PRT2_AG
#define Pin_1__9__AMUX CYREG_PRT2_AMUX
#define Pin_1__9__BIE CYREG_PRT2_BIE
#define Pin_1__9__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__9__BYP CYREG_PRT2_BYP
#define Pin_1__9__CTL CYREG_PRT2_CTL
#define Pin_1__9__DM0 CYREG_PRT2_DM0
#define Pin_1__9__DM1 CYREG_PRT2_DM1
#define Pin_1__9__DM2 CYREG_PRT2_DM2
#define Pin_1__9__DR CYREG_PRT2_DR
#define Pin_1__9__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__9__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_1__9__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__9__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__9__MASK 0x02u
#define Pin_1__9__PC CYREG_PRT2_PC1
#define Pin_1__9__PORT 2u
#define Pin_1__9__PRT CYREG_PRT2_PRT
#define Pin_1__9__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__9__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__9__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__9__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__9__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__9__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__9__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__9__PS CYREG_PRT2_PS
#define Pin_1__9__SHIFT 1u
#define Pin_1__9__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* USBFS_1_arb_int */
#define USBFS_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_arb_int__INTC_MASK 0x400000u
#define USBFS_1_arb_int__INTC_NUMBER 22u
#define USBFS_1_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_bus_reset */
#define USBFS_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_bus_reset__INTC_MASK 0x800000u
#define USBFS_1_bus_reset__INTC_NUMBER 23u
#define USBFS_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_Dm */
#define USBFS_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBFS_1_Dm__0__MASK 0x80u
#define USBFS_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_1_Dm__0__PORT 15u
#define USBFS_1_Dm__0__SHIFT 7u
#define USBFS_1_Dm__AG CYREG_PRT15_AG
#define USBFS_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_1_Dm__BIE CYREG_PRT15_BIE
#define USBFS_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_1_Dm__BYP CYREG_PRT15_BYP
#define USBFS_1_Dm__CTL CYREG_PRT15_CTL
#define USBFS_1_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_1_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_1_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_1_Dm__DR CYREG_PRT15_DR
#define USBFS_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_1_Dm__MASK 0x80u
#define USBFS_1_Dm__PORT 15u
#define USBFS_1_Dm__PRT CYREG_PRT15_PRT
#define USBFS_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_1_Dm__PS CYREG_PRT15_PS
#define USBFS_1_Dm__SHIFT 7u
#define USBFS_1_Dm__SLW CYREG_PRT15_SLW

/* USBFS_1_Dp */
#define USBFS_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBFS_1_Dp__0__MASK 0x40u
#define USBFS_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_1_Dp__0__PORT 15u
#define USBFS_1_Dp__0__SHIFT 6u
#define USBFS_1_Dp__AG CYREG_PRT15_AG
#define USBFS_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_1_Dp__BIE CYREG_PRT15_BIE
#define USBFS_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_1_Dp__BYP CYREG_PRT15_BYP
#define USBFS_1_Dp__CTL CYREG_PRT15_CTL
#define USBFS_1_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_1_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_1_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_1_Dp__DR CYREG_PRT15_DR
#define USBFS_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_1_Dp__MASK 0x40u
#define USBFS_1_Dp__PORT 15u
#define USBFS_1_Dp__PRT CYREG_PRT15_PRT
#define USBFS_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_1_Dp__PS CYREG_PRT15_PS
#define USBFS_1_Dp__SHIFT 6u
#define USBFS_1_Dp__SLW CYREG_PRT15_SLW
#define USBFS_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBFS_1_dp_int */
#define USBFS_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_dp_int__INTC_MASK 0x1000u
#define USBFS_1_dp_int__INTC_NUMBER 12u
#define USBFS_1_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_0 */
#define USBFS_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_0__INTC_MASK 0x1000000u
#define USBFS_1_ep_0__INTC_NUMBER 24u
#define USBFS_1_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_1 */
#define USBFS_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_1__INTC_MASK 0x01u
#define USBFS_1_ep_1__INTC_NUMBER 0u
#define USBFS_1_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBFS_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ord_int */
#define USBFS_1_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ord_int__INTC_MASK 0x2000000u
#define USBFS_1_ord_int__INTC_NUMBER 25u
#define USBFS_1_ord_int__INTC_PRIOR_NUM 7u
#define USBFS_1_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBFS_1_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_sof_int */
#define USBFS_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_sof_int__INTC_MASK 0x200000u
#define USBFS_1_sof_int__INTC_NUMBER 21u
#define USBFS_1_sof_int__INTC_PRIOR_NUM 7u
#define USBFS_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_USB */
#define USBFS_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_1_USB__CR0 CYREG_USB_CR0
#define USBFS_1_USB__CR1 CYREG_USB_CR1
#define USBFS_1_USB__CWA CYREG_USB_CWA
#define USBFS_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_1_USB__PM_ACT_MSK 0x01u
#define USBFS_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_1_USB__PM_STBY_MSK 0x01u
#define USBFS_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_1_USB__SOF0 CYREG_USB_SOF0
#define USBFS_1_USB__SOF1 CYREG_USB_SOF1
#define USBFS_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_1_sts_sts_reg__3__POS 3
#define Status_Reg_1_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_1_sts_sts_reg__4__POS 4
#define Status_Reg_1_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_1_sts_sts_reg__5__POS 5
#define Status_Reg_1_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_1_sts_sts_reg__6__POS 6
#define Status_Reg_1_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_1_sts_sts_reg__7__POS 7
#define Status_Reg_1_sts_sts_reg__MASK 0xFFu
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B0_UDB02_MSK
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B0_UDB02_ST

/* Status_Reg_2 */
#define Status_Reg_2_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_2_sts_sts_reg__0__POS 0
#define Status_Reg_2_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_2_sts_sts_reg__1__POS 1
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Status_Reg_2_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_2_sts_sts_reg__2__POS 2
#define Status_Reg_2_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_2_sts_sts_reg__3__POS 3
#define Status_Reg_2_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_2_sts_sts_reg__4__POS 4
#define Status_Reg_2_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_2_sts_sts_reg__5__POS 5
#define Status_Reg_2_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_2_sts_sts_reg__6__POS 6
#define Status_Reg_2_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_2_sts_sts_reg__7__POS 7
#define Status_Reg_2_sts_sts_reg__MASK 0xFFu
#define Status_Reg_2_sts_sts_reg__MASK_REG CYREG_B0_UDB04_MSK
#define Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_REG CYREG_B0_UDB04_ST

/* Status_Reg_3 */
#define Status_Reg_3_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_3_sts_sts_reg__0__POS 0
#define Status_Reg_3_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_3_sts_sts_reg__1__POS 1
#define Status_Reg_3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Status_Reg_3_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Status_Reg_3_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_3_sts_sts_reg__2__POS 2
#define Status_Reg_3_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_3_sts_sts_reg__3__POS 3
#define Status_Reg_3_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_3_sts_sts_reg__4__POS 4
#define Status_Reg_3_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_3_sts_sts_reg__5__POS 5
#define Status_Reg_3_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_3_sts_sts_reg__6__POS 6
#define Status_Reg_3_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_3_sts_sts_reg__7__POS 7
#define Status_Reg_3_sts_sts_reg__MASK 0xFFu
#define Status_Reg_3_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define Status_Reg_3_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Status_Reg_3_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "footpedaljoystick"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
