<!DOCTYPE html>
<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<title>CH32H417</title>

<style type="text/css">
#col-1 {
  position: relative;
  width: 50%;
  float: left;
  height: 90%;
}

#col-2 {
  position:fixed;
  right:0;
  top:0;
  width:50%;
  height:100%;
  overflow:auto;
}
</style>

<script>

var found=[];
var lelems=[], relems=[];

function lelems_init(){
  let ld = document.getElementById("col-1");
  lelems = ld.getElementsByClassName("content");
  relems.namedItem = (name)=>{return null;}
}

function search(){
  resetContent();
  let searchText=document.getElementById("search-field").value;
  for(let i=0; i<lelems.length; i++){
    if(lelems[i].textContent.indexOf(searchText)!==-1){
      expandDetails(lelems[i]);
      if(lelems[i].innerText.indexOf(searchText)!==-1){
        lelems[i].style.background='yellow';
      }
      found.push(lelems[i]);
    }
  }
}

function resetContent(){
  for(let i=0;i<found.length;i++){
    found[i].style.background='transparent';
  }
  let details=document.getElementsByTagName("DETAILS");
  for(let i=0;i<details.length;i++){
    details[i].removeAttribute("open");
  }
  found=[];
}

function expandDetails(element){
  let tagName=element.tagName;
  if(tagName==='BODY'){
    return;
  }
  if(tagName==='DETAILS'){
    element.setAttribute("open","");
  }
  expandDetails(element.parentElement);
}

function ElemHide(){
  for(let i=0; i<relems.length; i++){
    if(relems[i].children[0].children.length == 0)continue;
    if(relems[i].parentNode.parentNode.hasAttribute("open")){
      relems[i].hidden = false;
      continue;
    }
    if(relems[i].children[0].hasAttribute("open")){
      relems[i].hidden = false;
    }else{
      relems[i].hidden = true;
    }
  }
}

function ElemCh(name){
  let el = document.getElementsByName(name);
  if(event.newState == "open"){
    for(let i=0; i<el.length; i++){
      el[i].children[0].setAttribute("open","");
    }
  }else{
    for(let i=0; i<el.length; i++){
      el[i].children[0].removeAttribute("open");
    }
  }
  ElemHide();
}

function ElemOpen(){
  let lp = document.getElementById("col-1");
  let els = lp.getElementsByTagName("details");
  for(let i=0; i<els.length; i++){
    let name = els[i].parentNode.attributes.name;
    if(els[i].hasAttribute("open")){
      let rel = relems.namedItem(name.value);
      if(rel == null)continue;
      rel.hidden = false;
      rel.children[0].setAttribute("open", "");
    }
  }
}

var elem_prevaddr;
function ElemClick(reg_addr){
  let ncol = "#80FF80"
  if(reg_addr == elem_prevaddr)ncol = "transparent";
  
  let el = lelems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = lelems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  el = relems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = relems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  elem_prevaddr = reg_addr;
}

function rdfile(data){
  let rp = document.getElementById("col-2");
  let rd = rp.children[2];
  rd.innerHTML = data;
  rp.children[1].textContent = rd.getElementsByTagName("H1")[0].textContent;
  relems = rd.getElementsByClassName("content");
  rd.innerHTML = relems[0].parentElement.innerHTML;
  ElemHide();
  ElemOpen();
}

function LoadFromFile(){
  let ui = document.getElementById("LoadFile");
  let file = ui.files[0];
  if(!file){return;}
  const reader = new FileReader();
  function LoadFromFile_done(){
    rdfile(reader.result);
  }
  reader.onload = LoadFromFile_done;
  reader.readAsText(file);
}

function LoadHtml(){
  let addr = document.getElementById("url_open").value;
  fetch(addr).then(
    function (response){
      if (response.ok){
        return response.text();
      }
      throw response;
    }
  ).then(
    function (text){
      rdfile(text);
    }
  );
}

function OnLoad(){
  lelems_init();
}

</script>

</head>
<body onload="OnLoad();">
<div id="col-1">
    <H1>CH32H417</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content" name="per_40021000"><details ontoggle="ElemCh('per_40021000');"><summary>0x40021000<b style="margin: 20px;">RCC</b>// Reset and clock control</summary>
<ul>
<li class="content" name="reg_40021000"><details ontoggle="ElemCh('reg_40021000');"><summary>0x40021000<b style="margin: 20px;">CTLR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_40021000.0" onclick="ElemClick('fld_40021000.0');">
[0]<b style="margin: 20px;">HSION</b> (def=0x1)    //    Internal High Speed clock enable
</li>
<li class="content" name="fld_40021000.1" onclick="ElemClick('fld_40021000.1');">
[1]<b style="margin: 20px;">HSIRDY</b> (def=0x1)    //    Internal High Speed clock ready flag
</li>
<li class="content" name="fld_40021000.3" onclick="ElemClick('fld_40021000.3');">
[3:7]<b style="margin: 20px;">HSITRIM</b> (def=0x10)    //    Internal High Speed clock trimming
</li>
<li class="content" name="fld_40021000.16" onclick="ElemClick('fld_40021000.16');">
[16]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    External High Speed clock enable
</li>
<li class="content" name="fld_40021000.17" onclick="ElemClick('fld_40021000.17');">
[17]<b style="margin: 20px;">HSERDY</b> (def=0x0)    //    External High Speed clock ready flag
</li>
<li class="content" name="fld_40021000.18" onclick="ElemClick('fld_40021000.18');">
[18]<b style="margin: 20px;">HSEBYP</b> (def=0x0)    //    External High Speed clock Bypass
</li>
<li class="content" name="fld_40021000.19" onclick="ElemClick('fld_40021000.19');">
[19]<b style="margin: 20px;">CSSON</b> (def=0x0)    //    Clock Security System enable
</li>
<li class="content" name="fld_40021000.20" onclick="ElemClick('fld_40021000.20');">
[20]<b style="margin: 20px;">USBHS_PLLON</b> (def=0x0)    //    USBHS PLL clock enable
</li>
<li class="content" name="fld_40021000.21" onclick="ElemClick('fld_40021000.21');">
[21]<b style="margin: 20px;">USBHS_PLLRDY</b> (def=0x0)    //    USBHS PLL clock ready flag
</li>
<li class="content" name="fld_40021000.22" onclick="ElemClick('fld_40021000.22');">
[22]<b style="margin: 20px;">USBSS_PLLON</b> (def=0x0)    //    USBSS PLL clock enable
</li>
<li class="content" name="fld_40021000.23" onclick="ElemClick('fld_40021000.23');">
[23]<b style="margin: 20px;">USBSS_PLLRDY</b> (def=0x0)    //    USBSS PLL clock ready flag
</li>
<li class="content" name="fld_40021000.24" onclick="ElemClick('fld_40021000.24');">
[24]<b style="margin: 20px;">PLLON</b> (def=0x0)    //    PLL clock enable
</li>
<li class="content" name="fld_40021000.25" onclick="ElemClick('fld_40021000.25');">
[25]<b style="margin: 20px;">PLLRDY</b> (def=0x0)    //    PLL clock ready flag
</li>
<li class="content" name="fld_40021000.26" onclick="ElemClick('fld_40021000.26');">
[26]<b style="margin: 20px;">ETH_PLLON</b> (def=0x0)    //    ETH PLL clock enable
</li>
<li class="content" name="fld_40021000.27" onclick="ElemClick('fld_40021000.27');">
[27]<b style="margin: 20px;">ETH_PLLRDY</b> (def=0x0)    //    ETH PLL clock ready flag
</li>
<li class="content" name="fld_40021000.28" onclick="ElemClick('fld_40021000.28');">
[28]<b style="margin: 20px;">SERDES_PLLON</b> (def=0x0)    //    SERDES PLL clock enable
</li>
<li class="content" name="fld_40021000.29" onclick="ElemClick('fld_40021000.29');">
[29]<b style="margin: 20px;">SERDES_PLLRDY</b> (def=0x0)    //    SERDES PLL clock ready flag
</li>
<li class="content" name="fld_40021000.31" onclick="ElemClick('fld_40021000.31');">
[31]<b style="margin: 20px;">CSS_HSE_DIS</b> (def=0x0)    //    Upon the occurrence of an HSE failure event with CSSON enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40021004"><details ontoggle="ElemCh('reg_40021004');"><summary>0x40021004<b style="margin: 20px;">CFGR0</b>//   Clock configuration register (RCC_CFGR0)</summary>
<ul>
<li class="content" name="fld_40021004.0" onclick="ElemClick('fld_40021004.0');">
[0:1]<b style="margin: 20px;">SW</b> (def=0x0)    //    System clock Switch
</li>
<li class="content" name="fld_40021004.2" onclick="ElemClick('fld_40021004.2');">
[2:3]<b style="margin: 20px;">SWS</b> (def=0x0)    //    System Clock Switch Status
</li>
<li class="content" name="fld_40021004.4" onclick="ElemClick('fld_40021004.4');">
[4:7]<b style="margin: 20px;">HPRE</b> (def=0x0)    //    HB prescaler
</li>
<li class="content" name="fld_40021004.8" onclick="ElemClick('fld_40021004.8');">
[8:10]<b style="margin: 20px;">PPRE1</b> (def=0x0)    //    Timer prescaler (PB1)
</li>
<li class="content" name="fld_40021004.11" onclick="ElemClick('fld_40021004.11');">
[11:13]<b style="margin: 20px;">PPRE2</b> (def=0x0)    //    TIMER or ADC clock prescaler (PB2)
</li>
<li class="content" name="fld_40021004.14" onclick="ElemClick('fld_40021004.14');">
[14:15]<b style="margin: 20px;">ADCPRE</b> (def=0x0)    //    ADC prescaler
</li>
<li class="content" name="fld_40021004.16" onclick="ElemClick('fld_40021004.16');">
[16]<b style="margin: 20px;">FPRE</b> (def=0x0)    //    HCLK prescaler
</li>
<li class="content" name="fld_40021004.17" onclick="ElemClick('fld_40021004.17');">
[17]<b style="margin: 20px;">PLLXTPRE</b> (def=0x0)    //    HSE divider for PLL entry
</li>
<li class="content" name="fld_40021004.21" onclick="ElemClick('fld_40021004.21');">
[21]<b style="margin: 20px;">RGMIION</b> (def=0x0)    //    GMII clock gating enable
</li>
<li class="content" name="fld_40021004.22" onclick="ElemClick('fld_40021004.22');">
[22]<b style="margin: 20px;">PIPEON</b> (def=0x0)    //    USBSS_PLL clock gating enable
</li>
<li class="content" name="fld_40021004.23" onclick="ElemClick('fld_40021004.23');">
[23]<b style="margin: 20px;">UTMION</b> (def=0x0)    //    UTMI clock gating enable
</li>
<li class="content" name="fld_40021004.24" onclick="ElemClick('fld_40021004.24');">
[24:27]<b style="margin: 20px;">MCO</b> (def=0x0)    //    Microcontroller clock output
</li>
<li class="content" name="fld_40021004.30" onclick="ElemClick('fld_40021004.30');">
[30]<b style="margin: 20px;">ADC_DUTY_SEL</b> (def=0x0)    //    ADC clock duty cycle selection
</li>
<li class="content" name="fld_40021004.31" onclick="ElemClick('fld_40021004.31');">
[31]<b style="margin: 20px;">ADCSRC</b> (def=0x0)    //    ADC intput clock source selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40021008"><details ontoggle="ElemCh('reg_40021008');"><summary>0x40021008<b style="margin: 20px;">PLLCFGR</b>//   PLL clock configuration register (RCC_PLLCFGR)</summary>
<ul>
<li class="content" name="fld_40021008.0" onclick="ElemClick('fld_40021008.0');">
[0:4]<b style="margin: 20px;">PLLMUL</b> (def=0x4)    //    PLL clock multiplication factor
</li>
<li class="content" name="fld_40021008.5" onclick="ElemClick('fld_40021008.5');">
[5:7]<b style="margin: 20px;">PLLSRC</b> (def=0x0)    //    PLL intput clock source selection
</li>
<li class="content" name="fld_40021008.8" onclick="ElemClick('fld_40021008.8');">
[8:13]<b style="margin: 20px;">PLL_SRC_DIV</b> (def=0x0)    //    PLL intput clock source prescaler
</li>
<li class="content" name="fld_40021008.28" onclick="ElemClick('fld_40021008.28');">
[28:30]<b style="margin: 20px;">SYSPLL_SEL</b> (def=0x0)    //    Switch the System clock to PLL selection
</li>
<li class="content" name="fld_40021008.31" onclick="ElemClick('fld_40021008.31');">
[31]<b style="margin: 20px;">SYSPLL_GATE</b> (def=0x0)    //    Switch the System clock to PLL gate
</li>
</ul>
</details></li>
<li class="content" name="reg_4002100C"><details ontoggle="ElemCh('reg_4002100C');"><summary>0x4002100C<b style="margin: 20px;">INTR</b>//   Clock interrupt register (RCC_INTR)</summary>
<ul>
<li class="content" name="fld_4002100C.0" onclick="ElemClick('fld_4002100C.0');">
[0]<b style="margin: 20px;">LSIRDYF</b> (def=0x0)    //    LSI Ready Interrupt flag
</li>
<li class="content" name="fld_4002100C.1" onclick="ElemClick('fld_4002100C.1');">
[1]<b style="margin: 20px;">LSERDYF</b> (def=0x0)    //    LSE Ready Interrupt flag
</li>
<li class="content" name="fld_4002100C.2" onclick="ElemClick('fld_4002100C.2');">
[2]<b style="margin: 20px;">HSIRDYF</b> (def=0x0)    //    HSI Ready Interrupt flag
</li>
<li class="content" name="fld_4002100C.3" onclick="ElemClick('fld_4002100C.3');">
[3]<b style="margin: 20px;">HSERDYF</b> (def=0x0)    //    HSE Ready Interrupt flag
</li>
<li class="content" name="fld_4002100C.4" onclick="ElemClick('fld_4002100C.4');">
[4]<b style="margin: 20px;">PLLRDYF</b> (def=0x0)    //    PLL Ready Interrupt flag
</li>
<li class="content" name="fld_4002100C.5" onclick="ElemClick('fld_4002100C.5');">
[5]<b style="margin: 20px;">ETHPLLRDYF</b> (def=0x0)    //    ETH Ready Interrupt flag
</li>
<li class="content" name="fld_4002100C.6" onclick="ElemClick('fld_4002100C.6');">
[6]<b style="margin: 20px;">SERDESPLLRDYF</b> (def=0x0)    //    SERDES_PLL Ready Interrupt flag
</li>
<li class="content" name="fld_4002100C.7" onclick="ElemClick('fld_4002100C.7');">
[7]<b style="margin: 20px;">CSSF</b> (def=0x0)    //    Clock Security System Interrupt flag
</li>
<li class="content" name="fld_4002100C.8" onclick="ElemClick('fld_4002100C.8');">
[8]<b style="margin: 20px;">LSIRDYIE</b> (def=0x0)    //    LSI Ready Interrupt Enable
</li>
<li class="content" name="fld_4002100C.9" onclick="ElemClick('fld_4002100C.9');">
[9]<b style="margin: 20px;">LSERDYIE</b> (def=0x0)    //    LSE Ready Interrupt Enable
</li>
<li class="content" name="fld_4002100C.10" onclick="ElemClick('fld_4002100C.10');">
[10]<b style="margin: 20px;">HSIRDYIE</b> (def=0x0)    //    HSI Ready Interrupt Enable
</li>
<li class="content" name="fld_4002100C.11" onclick="ElemClick('fld_4002100C.11');">
[11]<b style="margin: 20px;">HSERDYIE</b> (def=0x0)    //    HSE Ready Interrupt Enable
</li>
<li class="content" name="fld_4002100C.12" onclick="ElemClick('fld_4002100C.12');">
[12]<b style="margin: 20px;">PLLRDYIE</b> (def=0x0)    //    PLL Ready Interrupt Enable
</li>
<li class="content" name="fld_4002100C.13" onclick="ElemClick('fld_4002100C.13');">
[13]<b style="margin: 20px;">ETHPLLRDYIE</b> (def=0x0)    //    ETHPLL Ready Interrupt Enable
</li>
<li class="content" name="fld_4002100C.14" onclick="ElemClick('fld_4002100C.14');">
[14]<b style="margin: 20px;">SERDESPLLRDYIE</b> (def=0x0)    //    SERDESPLL Ready Interrupt Enable
</li>
<li class="content" name="fld_4002100C.16" onclick="ElemClick('fld_4002100C.16');">
[16]<b style="margin: 20px;">LSIRDYC</b> (def=0x0)    //    LSI Ready Interrupt Clear
</li>
<li class="content" name="fld_4002100C.17" onclick="ElemClick('fld_4002100C.17');">
[17]<b style="margin: 20px;">LSERDYC</b> (def=0x0)    //    LSE Ready Interrupt Clear
</li>
<li class="content" name="fld_4002100C.18" onclick="ElemClick('fld_4002100C.18');">
[18]<b style="margin: 20px;">HSIRDYC</b> (def=0x0)    //    HSI Ready Interrupt Clear
</li>
<li class="content" name="fld_4002100C.19" onclick="ElemClick('fld_4002100C.19');">
[19]<b style="margin: 20px;">HSERDYC</b> (def=0x0)    //    HSE Ready Interrupt Clear
</li>
<li class="content" name="fld_4002100C.20" onclick="ElemClick('fld_4002100C.20');">
[20]<b style="margin: 20px;">PLLRDYC</b> (def=0x0)    //    PLL Ready Interrupt Clear
</li>
<li class="content" name="fld_4002100C.21" onclick="ElemClick('fld_4002100C.21');">
[21]<b style="margin: 20px;">ETHPLLRDYC</b> (def=0x0)    //    ETH PLL Ready Interrupt Clear
</li>
<li class="content" name="fld_4002100C.22" onclick="ElemClick('fld_4002100C.22');">
[22]<b style="margin: 20px;">SERDESPLLRDYC</b> (def=0x0)    //    SERDES Ready Interrupt Clear
</li>
<li class="content" name="fld_4002100C.23" onclick="ElemClick('fld_4002100C.23');">
[23]<b style="margin: 20px;">CSSC</b> (def=0x0)    //    Clock security system interrupt clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40021010"><details ontoggle="ElemCh('reg_40021010');"><summary>0x40021010<b style="margin: 20px;">HB2PRSTR</b>//   HB2 peripheral reset register (RCC_HB2PRSTR)</summary>
<ul>
<li class="content" name="fld_40021010.0" onclick="ElemClick('fld_40021010.0');">
[0]<b style="margin: 20px;">AFIORST</b> (def=0x0)    //    Alternate function I/O reset
</li>
<li class="content" name="fld_40021010.1" onclick="ElemClick('fld_40021010.1');">
[1]<b style="margin: 20px;">HSADCRST</b> (def=0x0)    //    HSADC reset
</li>
<li class="content" name="fld_40021010.2" onclick="ElemClick('fld_40021010.2');">
[2]<b style="margin: 20px;">IOPARST</b> (def=0x0)    //    IO port A reset
</li>
<li class="content" name="fld_40021010.3" onclick="ElemClick('fld_40021010.3');">
[3]<b style="margin: 20px;">IOPBRST</b> (def=0x0)    //    IO port B reset
</li>
<li class="content" name="fld_40021010.4" onclick="ElemClick('fld_40021010.4');">
[4]<b style="margin: 20px;">IOPCRST</b> (def=0x0)    //    IO port C reset
</li>
<li class="content" name="fld_40021010.5" onclick="ElemClick('fld_40021010.5');">
[5]<b style="margin: 20px;">IOPDRST</b> (def=0x0)    //    IO port D reset
</li>
<li class="content" name="fld_40021010.6" onclick="ElemClick('fld_40021010.6');">
[6]<b style="margin: 20px;">IOPERST</b> (def=0x0)    //    IO port E reset
</li>
<li class="content" name="fld_40021010.7" onclick="ElemClick('fld_40021010.7');">
[7]<b style="margin: 20px;">IOPFRST</b> (def=0x0)    //    IO port F reset
</li>
<li class="content" name="fld_40021010.9" onclick="ElemClick('fld_40021010.9');">
[9]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC 1 interface reset
</li>
<li class="content" name="fld_40021010.10" onclick="ElemClick('fld_40021010.10');">
[10]<b style="margin: 20px;">ADC2RST</b> (def=0x0)    //    ADC 2 interface reset
</li>
<li class="content" name="fld_40021010.11" onclick="ElemClick('fld_40021010.11');">
[11]<b style="margin: 20px;">TIM1RST</b> (def=0x0)    //    TIM1 timer reset
</li>
<li class="content" name="fld_40021010.12" onclick="ElemClick('fld_40021010.12');">
[12]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI 1 reset
</li>
<li class="content" name="fld_40021010.13" onclick="ElemClick('fld_40021010.13');">
[13]<b style="margin: 20px;">TIM8RST</b> (def=0x0)    //    TIM8 timer reset
</li>
<li class="content" name="fld_40021010.14" onclick="ElemClick('fld_40021010.14');">
[14]<b style="margin: 20px;">USART1RST</b> (def=0x0)    //    USART1 reset
</li>
<li class="content" name="fld_40021010.15" onclick="ElemClick('fld_40021010.15');">
[15]<b style="margin: 20px;">I2C4RST</b> (def=0x0)    //    I2C4 reset
</li>
<li class="content" name="fld_40021010.16" onclick="ElemClick('fld_40021010.16');">
[16]<b style="margin: 20px;">SAIRST</b> (def=0x0)    //    SAI reset
</li>
<li class="content" name="fld_40021010.18" onclick="ElemClick('fld_40021010.18');">
[18]<b style="margin: 20px;">SDIORST</b> (def=0x0)    //    SDIO reset
</li>
<li class="content" name="fld_40021010.19" onclick="ElemClick('fld_40021010.19');">
[19]<b style="margin: 20px;">TIM9RST</b> (def=0x0)    //    TIM9 timer reset
</li>
<li class="content" name="fld_40021010.20" onclick="ElemClick('fld_40021010.20');">
[20]<b style="margin: 20px;">TIM10RST</b> (def=0x0)    //    TIM10 timer reset
</li>
<li class="content" name="fld_40021010.21" onclick="ElemClick('fld_40021010.21');">
[21]<b style="margin: 20px;">TIM11RST</b> (def=0x0)    //    TIM11 timer reset
</li>
<li class="content" name="fld_40021010.22" onclick="ElemClick('fld_40021010.22');">
[22]<b style="margin: 20px;">TIM12RST</b> (def=0x0)    //    TIM12 timer reset
</li>
<li class="content" name="fld_40021010.23" onclick="ElemClick('fld_40021010.23');">
[23]<b style="margin: 20px;">OPCMRST</b> (def=0x0)    //    OPA and CMP reset
</li>
<li class="content" name="fld_40021010.25" onclick="ElemClick('fld_40021010.25');">
[25]<b style="margin: 20px;">DFSDMRST</b> (def=0x0)    //    DFSDM reset
</li>
<li class="content" name="fld_40021010.26" onclick="ElemClick('fld_40021010.26');">
[26]<b style="margin: 20px;">ECDCRST</b> (def=0x0)    //    ECDC reset
</li>
<li class="content" name="fld_40021010.27" onclick="ElemClick('fld_40021010.27');">
[27]<b style="margin: 20px;">GPHARST</b> (def=0x0)    //    GPHA reset
</li>
<li class="content" name="fld_40021010.30" onclick="ElemClick('fld_40021010.30');">
[30]<b style="margin: 20px;">LTDCRST</b> (def=0x0)    //    LTDC reset
</li>
<li class="content" name="fld_40021010.31" onclick="ElemClick('fld_40021010.31');">
[31]<b style="margin: 20px;">I3CRST</b> (def=0x0)    //    I3C reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40021014"><details ontoggle="ElemCh('reg_40021014');"><summary>0x40021014<b style="margin: 20px;">HB1PRSTR</b>//   HB1 peripheral reset register (RCC_HB1PRSTR)</summary>
<ul>
<li class="content" name="fld_40021014.0" onclick="ElemClick('fld_40021014.0');">
[0]<b style="margin: 20px;">TIM2RST</b> (def=0x0)    //    Timer 2 reset
</li>
<li class="content" name="fld_40021014.1" onclick="ElemClick('fld_40021014.1');">
[1]<b style="margin: 20px;">TIM3RST</b> (def=0x0)    //    Timer 3 reset
</li>
<li class="content" name="fld_40021014.2" onclick="ElemClick('fld_40021014.2');">
[2]<b style="margin: 20px;">TIM4RST</b> (def=0x0)    //    Timer 4 reset
</li>
<li class="content" name="fld_40021014.3" onclick="ElemClick('fld_40021014.3');">
[3]<b style="margin: 20px;">TIM5RST</b> (def=0x0)    //    Timer 5 reset
</li>
<li class="content" name="fld_40021014.4" onclick="ElemClick('fld_40021014.4');">
[4]<b style="margin: 20px;">TIM6RST</b> (def=0x0)    //    Timer 6 reset
</li>
<li class="content" name="fld_40021014.5" onclick="ElemClick('fld_40021014.5');">
[5]<b style="margin: 20px;">TIM7RST</b> (def=0x0)    //    Timer 7 reset
</li>
<li class="content" name="fld_40021014.6" onclick="ElemClick('fld_40021014.6');">
[6]<b style="margin: 20px;">USART6RST</b> (def=0x0)    //    USART 6 reset
</li>
<li class="content" name="fld_40021014.7" onclick="ElemClick('fld_40021014.7');">
[7]<b style="margin: 20px;">USART7RST</b> (def=0x0)    //    USART 7 reset
</li>
<li class="content" name="fld_40021014.8" onclick="ElemClick('fld_40021014.8');">
[8]<b style="margin: 20px;">USART8RST</b> (def=0x0)    //    USART 8 reset
</li>
<li class="content" name="fld_40021014.9" onclick="ElemClick('fld_40021014.9');">
[9]<b style="margin: 20px;">LPTIM1RST</b> (def=0x0)    //    LPTIM1 reset
</li>
<li class="content" name="fld_40021014.10" onclick="ElemClick('fld_40021014.10');">
[10]<b style="margin: 20px;">LPTIM2RST</b> (def=0x0)    //    LPTIM2 reset
</li>
<li class="content" name="fld_40021014.11" onclick="ElemClick('fld_40021014.11');">
[11]<b style="margin: 20px;">WWDGRST</b> (def=0x0)    //    Window watchdog reset
</li>
<li class="content" name="fld_40021014.12" onclick="ElemClick('fld_40021014.12');">
[12]<b style="margin: 20px;">QSPI1RST</b> (def=0x0)    //    QSPI1 reset
</li>
<li class="content" name="fld_40021014.13" onclick="ElemClick('fld_40021014.13');">
[13]<b style="margin: 20px;">QSPI2RST</b> (def=0x0)    //    QSPI2 reset
</li>
<li class="content" name="fld_40021014.14" onclick="ElemClick('fld_40021014.14');">
[14]<b style="margin: 20px;">SPI2RST</b> (def=0x0)    //    SPI2 reset
</li>
<li class="content" name="fld_40021014.15" onclick="ElemClick('fld_40021014.15');">
[15]<b style="margin: 20px;">SPI3RST</b> (def=0x0)    //    SPI3 reset
</li>
<li class="content" name="fld_40021014.16" onclick="ElemClick('fld_40021014.16');">
[16]<b style="margin: 20px;">SPI4RST</b> (def=0x0)    //    SPI4 reset
</li>
<li class="content" name="fld_40021014.17" onclick="ElemClick('fld_40021014.17');">
[17]<b style="margin: 20px;">USART2RST</b> (def=0x0)    //    USART 2 reset
</li>
<li class="content" name="fld_40021014.18" onclick="ElemClick('fld_40021014.18');">
[18]<b style="margin: 20px;">USART3RST</b> (def=0x0)    //    USART 3 reset
</li>
<li class="content" name="fld_40021014.19" onclick="ElemClick('fld_40021014.19');">
[19]<b style="margin: 20px;">USART4RST</b> (def=0x0)    //    USART 4 reset
</li>
<li class="content" name="fld_40021014.20" onclick="ElemClick('fld_40021014.20');">
[20]<b style="margin: 20px;">USART5RST</b> (def=0x0)    //    USART 5 reset
</li>
<li class="content" name="fld_40021014.21" onclick="ElemClick('fld_40021014.21');">
[21]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C1 reset
</li>
<li class="content" name="fld_40021014.22" onclick="ElemClick('fld_40021014.22');">
[22]<b style="margin: 20px;">I2C2RST</b> (def=0x0)    //    I2C2 reset
</li>
<li class="content" name="fld_40021014.24" onclick="ElemClick('fld_40021014.24');">
[24]<b style="margin: 20px;">CAN3RST</b> (def=0x0)    //    CAN3 reset
</li>
<li class="content" name="fld_40021014.25" onclick="ElemClick('fld_40021014.25');">
[25]<b style="margin: 20px;">CAN1RST</b> (def=0x0)    //    CAN1 reset
</li>
<li class="content" name="fld_40021014.26" onclick="ElemClick('fld_40021014.26');">
[26]<b style="margin: 20px;">CAN2RST</b> (def=0x0)    //    CAN2 reset
</li>
<li class="content" name="fld_40021014.27" onclick="ElemClick('fld_40021014.27');">
[27]<b style="margin: 20px;">BKPRST</b> (def=0x0)    //    Backup interface reset
</li>
<li class="content" name="fld_40021014.28" onclick="ElemClick('fld_40021014.28');">
[28]<b style="margin: 20px;">PWRRST</b> (def=0x0)    //    Power interface reset
</li>
<li class="content" name="fld_40021014.29" onclick="ElemClick('fld_40021014.29');">
[29]<b style="margin: 20px;">DACRST</b> (def=0x0)    //    DAC interface reset
</li>
<li class="content" name="fld_40021014.30" onclick="ElemClick('fld_40021014.30');">
[30]<b style="margin: 20px;">I2C3RST</b> (def=0x0)    //    I2C3 reset
</li>
<li class="content" name="fld_40021014.31" onclick="ElemClick('fld_40021014.31');">
[31]<b style="margin: 20px;">SWPMIRST</b> (def=0x0)    //    SWPMI reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40021018"><details ontoggle="ElemCh('reg_40021018');"><summary>0x40021018<b style="margin: 20px;">HBPCENR</b>//   HB Peripheral Clock enable register (RCC_HBPCENR)</summary>
<ul>
<li class="content" name="fld_40021018.0" onclick="ElemClick('fld_40021018.0');">
[0]<b style="margin: 20px;">DMA1EN</b> (def=0x0)    //    DMA clock enable
</li>
<li class="content" name="fld_40021018.1" onclick="ElemClick('fld_40021018.1');">
[1]<b style="margin: 20px;">DMA2EN</b> (def=0x0)    //    DMA2 clock enable
</li>
<li class="content" name="fld_40021018.6" onclick="ElemClick('fld_40021018.6');">
[6]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC clock enable
</li>
<li class="content" name="fld_40021018.8" onclick="ElemClick('fld_40021018.8');">
[8]<b style="margin: 20px;">FMCEN</b> (def=0x0)    //    FMC clock enable
</li>
<li class="content" name="fld_40021018.9" onclick="ElemClick('fld_40021018.9');">
[9]<b style="margin: 20px;">RNGEN</b> (def=0x0)    //    RNG clock enable
</li>
<li class="content" name="fld_40021018.10" onclick="ElemClick('fld_40021018.10');">
[10]<b style="margin: 20px;">SDMMCEN</b> (def=0x0)    //    SDMMC clock enable
</li>
<li class="content" name="fld_40021018.11" onclick="ElemClick('fld_40021018.11');">
[11]<b style="margin: 20px;">USBHSEN</b> (def=0x0)    //    USBHS clock enable
</li>
<li class="content" name="fld_40021018.12" onclick="ElemClick('fld_40021018.12');">
[12]<b style="margin: 20px;">USBSSEN</b> (def=0x0)    //    USBSS clock enable
</li>
<li class="content" name="fld_40021018.13" onclick="ElemClick('fld_40021018.13');">
[13]<b style="margin: 20px;">DVPEN</b> (def=0x0)    //    DVP clock enable
</li>
<li class="content" name="fld_40021018.14" onclick="ElemClick('fld_40021018.14');">
[14]<b style="margin: 20px;">ETHMACEN</b> (def=0x0)    //    Ethernet MAC clock enable
</li>
<li class="content" name="fld_40021018.17" onclick="ElemClick('fld_40021018.17');">
[17]<b style="margin: 20px;">OTGFSEN</b> (def=0x0)    //    USBFS_OTG_FS clock enable
</li>
<li class="content" name="fld_40021018.18" onclick="ElemClick('fld_40021018.18');">
[18]<b style="margin: 20px;">UHSIFEN</b> (def=0x0)    //    UHSIF clock enable
</li>
<li class="content" name="fld_40021018.19" onclick="ElemClick('fld_40021018.19');">
[19]<b style="margin: 20px;">USBPDEN</b> (def=0x0)    //    USBPD clock enable
</li>
<li class="content" name="fld_40021018.20" onclick="ElemClick('fld_40021018.20');">
[20]<b style="margin: 20px;">SERDESEN</b> (def=0x0)    //    SERDES clock enable
</li>
<li class="content" name="fld_40021018.22" onclick="ElemClick('fld_40021018.22');">
[22]<b style="margin: 20px;">POICEN</b> (def=0x0)    //    POIC clock enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002101C"><details ontoggle="ElemCh('reg_4002101C');"><summary>0x4002101C<b style="margin: 20px;">HB2PCENR</b>//   HB2 peripheral clock enable register (RCC_HB2PCENR)</summary>
<ul>
<li class="content" name="fld_4002101C.0" onclick="ElemClick('fld_4002101C.0');">
[0]<b style="margin: 20px;">AFIOEN</b> (def=0x0)    //    Alternate function I/O clock enable
</li>
<li class="content" name="fld_4002101C.1" onclick="ElemClick('fld_4002101C.1');">
[1]<b style="margin: 20px;">HSADCEN</b> (def=0x0)    //    HSADC clock enable
</li>
<li class="content" name="fld_4002101C.2" onclick="ElemClick('fld_4002101C.2');">
[2]<b style="margin: 20px;">IOPAEN</b> (def=0x0)    //    I/O port A clock enable
</li>
<li class="content" name="fld_4002101C.3" onclick="ElemClick('fld_4002101C.3');">
[3]<b style="margin: 20px;">IOPBEN</b> (def=0x0)    //    I/O port B clock enable
</li>
<li class="content" name="fld_4002101C.4" onclick="ElemClick('fld_4002101C.4');">
[4]<b style="margin: 20px;">IOPCEN</b> (def=0x0)    //    I/O port C clock enable
</li>
<li class="content" name="fld_4002101C.5" onclick="ElemClick('fld_4002101C.5');">
[5]<b style="margin: 20px;">IOPDEN</b> (def=0x0)    //    I/O port D clock enable
</li>
<li class="content" name="fld_4002101C.6" onclick="ElemClick('fld_4002101C.6');">
[6]<b style="margin: 20px;">IOPEEN</b> (def=0x0)    //    I/O port E clock enable
</li>
<li class="content" name="fld_4002101C.7" onclick="ElemClick('fld_4002101C.7');">
[7]<b style="margin: 20px;">IOPFEN</b> (def=0x0)    //    I/O port F clock enable
</li>
<li class="content" name="fld_4002101C.9" onclick="ElemClick('fld_4002101C.9');">
[9]<b style="margin: 20px;">ADC1EN</b> (def=0x0)    //    ADC1 interface clock enable
</li>
<li class="content" name="fld_4002101C.10" onclick="ElemClick('fld_4002101C.10');">
[10]<b style="margin: 20px;">ADC2EN</b> (def=0x0)    //    ADC 2 interface clock enable
</li>
<li class="content" name="fld_4002101C.11" onclick="ElemClick('fld_4002101C.11');">
[11]<b style="margin: 20px;">TIM1EN</b> (def=0x0)    //    TIM1 Timer clock enable
</li>
<li class="content" name="fld_4002101C.12" onclick="ElemClick('fld_4002101C.12');">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI 1 clock enable
</li>
<li class="content" name="fld_4002101C.13" onclick="ElemClick('fld_4002101C.13');">
[13]<b style="margin: 20px;">TIM8EN</b> (def=0x0)    //    TIM8 Timer clock enable
</li>
<li class="content" name="fld_4002101C.14" onclick="ElemClick('fld_4002101C.14');">
[14]<b style="margin: 20px;">USART1EN</b> (def=0x0)    //    USART1 clock enable
</li>
<li class="content" name="fld_4002101C.15" onclick="ElemClick('fld_4002101C.15');">
[15]<b style="margin: 20px;">I2C4EN</b> (def=0x0)    //    I2C4 clock enable
</li>
<li class="content" name="fld_4002101C.16" onclick="ElemClick('fld_4002101C.16');">
[16]<b style="margin: 20px;">SAIEN</b> (def=0x0)    //    SAI clock enable
</li>
<li class="content" name="fld_4002101C.18" onclick="ElemClick('fld_4002101C.18');">
[18]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SDIO clock enable
</li>
<li class="content" name="fld_4002101C.19" onclick="ElemClick('fld_4002101C.19');">
[19]<b style="margin: 20px;">TIM9EN</b> (def=0x0)    //    TIM9 Timer clock enable
</li>
<li class="content" name="fld_4002101C.20" onclick="ElemClick('fld_4002101C.20');">
[20]<b style="margin: 20px;">TIM10EN</b> (def=0x0)    //    TIM10 Timer clock enable
</li>
<li class="content" name="fld_4002101C.21" onclick="ElemClick('fld_4002101C.21');">
[21]<b style="margin: 20px;">TIM11EN</b> (def=0x0)    //    TIM11 Timer clock enable
</li>
<li class="content" name="fld_4002101C.22" onclick="ElemClick('fld_4002101C.22');">
[22]<b style="margin: 20px;">TIM12EN</b> (def=0x0)    //    TIM12 Timer clock enable
</li>
<li class="content" name="fld_4002101C.23" onclick="ElemClick('fld_4002101C.23');">
[23]<b style="margin: 20px;">OPCMEN</b> (def=0x0)    //    OPA and CMP clock enable
</li>
<li class="content" name="fld_4002101C.25" onclick="ElemClick('fld_4002101C.25');">
[25]<b style="margin: 20px;">DFSDMEN</b> (def=0x0)    //    DFSDM clock enable
</li>
<li class="content" name="fld_4002101C.26" onclick="ElemClick('fld_4002101C.26');">
[26]<b style="margin: 20px;">ECDCEN</b> (def=0x0)    //    ECDC clock enable
</li>
<li class="content" name="fld_4002101C.27" onclick="ElemClick('fld_4002101C.27');">
[27]<b style="margin: 20px;">GPHAEN</b> (def=0x0)    //    GPHA clock enable
</li>
<li class="content" name="fld_4002101C.30" onclick="ElemClick('fld_4002101C.30');">
[30]<b style="margin: 20px;">LTDCEN</b> (def=0x0)    //    LTDC clock enable
</li>
<li class="content" name="fld_4002101C.31" onclick="ElemClick('fld_4002101C.31');">
[31]<b style="margin: 20px;">I3CEN</b> (def=0x0)    //    I3C clock enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40021020"><details ontoggle="ElemCh('reg_40021020');"><summary>0x40021020<b style="margin: 20px;">HB1PCENR</b>//   HB1 peripheral clock enable register (RCC_HB1PCENR)</summary>
<ul>
<li class="content" name="fld_40021020.0" onclick="ElemClick('fld_40021020.0');">
[0]<b style="margin: 20px;">TIM2EN</b> (def=0x0)    //    Timer 2 clock enable
</li>
<li class="content" name="fld_40021020.1" onclick="ElemClick('fld_40021020.1');">
[1]<b style="margin: 20px;">TIM3EN</b> (def=0x0)    //    Timer 3 clock enable
</li>
<li class="content" name="fld_40021020.2" onclick="ElemClick('fld_40021020.2');">
[2]<b style="margin: 20px;">TIM4EN</b> (def=0x0)    //    Timer 4 clock enable
</li>
<li class="content" name="fld_40021020.3" onclick="ElemClick('fld_40021020.3');">
[3]<b style="margin: 20px;">TIM5EN</b> (def=0x0)    //    Timer 5 clock enable
</li>
<li class="content" name="fld_40021020.4" onclick="ElemClick('fld_40021020.4');">
[4]<b style="margin: 20px;">TIM6EN</b> (def=0x0)    //    Timer 6 clock enable
</li>
<li class="content" name="fld_40021020.5" onclick="ElemClick('fld_40021020.5');">
[5]<b style="margin: 20px;">TIM7EN</b> (def=0x0)    //    Timer 7 clock enable
</li>
<li class="content" name="fld_40021020.6" onclick="ElemClick('fld_40021020.6');">
[6]<b style="margin: 20px;">USART6EN</b> (def=0x0)    //    USART 6 clock enable
</li>
<li class="content" name="fld_40021020.7" onclick="ElemClick('fld_40021020.7');">
[7]<b style="margin: 20px;">USART7EN</b> (def=0x0)    //    USART 7 clock enable
</li>
<li class="content" name="fld_40021020.8" onclick="ElemClick('fld_40021020.8');">
[8]<b style="margin: 20px;">USART8EN</b> (def=0x0)    //    USART 8 clock enable
</li>
<li class="content" name="fld_40021020.9" onclick="ElemClick('fld_40021020.9');">
[9]<b style="margin: 20px;">LPTIM1EN</b> (def=0x0)    //    LPTIM1 clock enable
</li>
<li class="content" name="fld_40021020.10" onclick="ElemClick('fld_40021020.10');">
[10]<b style="margin: 20px;">LPTIM2EN</b> (def=0x0)    //    LPTIM2 clock enable
</li>
<li class="content" name="fld_40021020.11" onclick="ElemClick('fld_40021020.11');">
[11]<b style="margin: 20px;">WWDGEN</b> (def=0x0)    //    Window watchdog clock enable
</li>
<li class="content" name="fld_40021020.12" onclick="ElemClick('fld_40021020.12');">
[12]<b style="margin: 20px;">QSPI1EN</b> (def=0x0)    //    QSPI1 clock enable
</li>
<li class="content" name="fld_40021020.13" onclick="ElemClick('fld_40021020.13');">
[13]<b style="margin: 20px;">QSPI2EN</b> (def=0x0)    //    QSPI2 clock enable
</li>
<li class="content" name="fld_40021020.14" onclick="ElemClick('fld_40021020.14');">
[14]<b style="margin: 20px;">SPI2EN</b> (def=0x0)    //    SPI2 clock enable
</li>
<li class="content" name="fld_40021020.15" onclick="ElemClick('fld_40021020.15');">
[15]<b style="margin: 20px;">SPI3EN</b> (def=0x0)    //    SPI3 clock enable
</li>
<li class="content" name="fld_40021020.16" onclick="ElemClick('fld_40021020.16');">
[16]<b style="margin: 20px;">SPI4EN</b> (def=0x0)    //    SPI4 clock enable
</li>
<li class="content" name="fld_40021020.17" onclick="ElemClick('fld_40021020.17');">
[17]<b style="margin: 20px;">USART2EN</b> (def=0x0)    //    USART2 clock enable
</li>
<li class="content" name="fld_40021020.18" onclick="ElemClick('fld_40021020.18');">
[18]<b style="margin: 20px;">USART3EN</b> (def=0x0)    //    USART3 clock enable
</li>
<li class="content" name="fld_40021020.19" onclick="ElemClick('fld_40021020.19');">
[19]<b style="margin: 20px;">USART4EN</b> (def=0x0)    //    USART4 clock enable
</li>
<li class="content" name="fld_40021020.20" onclick="ElemClick('fld_40021020.20');">
[20]<b style="margin: 20px;">USART5EN</b> (def=0x0)    //    USART5 clock enable
</li>
<li class="content" name="fld_40021020.21" onclick="ElemClick('fld_40021020.21');">
[21]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C1 clock enable
</li>
<li class="content" name="fld_40021020.22" onclick="ElemClick('fld_40021020.22');">
[22]<b style="margin: 20px;">I2C2EN</b> (def=0x0)    //    I2C2 clock enable
</li>
<li class="content" name="fld_40021020.24" onclick="ElemClick('fld_40021020.24');">
[24]<b style="margin: 20px;">CAN3EN</b> (def=0x0)    //    CAN3 clock enable
</li>
<li class="content" name="fld_40021020.25" onclick="ElemClick('fld_40021020.25');">
[25]<b style="margin: 20px;">CAN1EN</b> (def=0x0)    //    CAN1 clock enable
</li>
<li class="content" name="fld_40021020.26" onclick="ElemClick('fld_40021020.26');">
[26]<b style="margin: 20px;">CAN2EN</b> (def=0x0)    //    CAN2 clock enable
</li>
<li class="content" name="fld_40021020.27" onclick="ElemClick('fld_40021020.27');">
[27]<b style="margin: 20px;">BKPEN</b> (def=0x0)    //    Backup interface clock enable
</li>
<li class="content" name="fld_40021020.28" onclick="ElemClick('fld_40021020.28');">
[28]<b style="margin: 20px;">PWREN</b> (def=0x0)    //    Power interface clock enable
</li>
<li class="content" name="fld_40021020.29" onclick="ElemClick('fld_40021020.29');">
[29]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    DAC interface clock enable
</li>
<li class="content" name="fld_40021020.30" onclick="ElemClick('fld_40021020.30');">
[30]<b style="margin: 20px;">I2C3EN</b> (def=0x0)    //    I2C3 clock enable
</li>
<li class="content" name="fld_40021020.31" onclick="ElemClick('fld_40021020.31');">
[31]<b style="margin: 20px;">SWPMIEN</b> (def=0x0)    //    SWPMI clock enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40021024"><details ontoggle="ElemCh('reg_40021024');"><summary>0x40021024<b style="margin: 20px;">BDCTLR</b>//   Backup domain control register (RCC_BDCTLR)</summary>
<ul>
<li class="content" name="fld_40021024.0" onclick="ElemClick('fld_40021024.0');">
[0]<b style="margin: 20px;">LSEON</b> (def=0x0)    //    External Low Speed oscillator enable
</li>
<li class="content" name="fld_40021024.1" onclick="ElemClick('fld_40021024.1');">
[1]<b style="margin: 20px;">LSERDY</b> (def=0x0)    //    External Low Speed oscillator ready
</li>
<li class="content" name="fld_40021024.2" onclick="ElemClick('fld_40021024.2');">
[2]<b style="margin: 20px;">LSEBYP</b> (def=0x0)    //    External Low Speed oscillator bypass
</li>
<li class="content" name="fld_40021024.3" onclick="ElemClick('fld_40021024.3');">
[3]<b style="margin: 20px;">CCO</b> (def=0x0)    //    calibrate the clock output selection
</li>
<li class="content" name="fld_40021024.4" onclick="ElemClick('fld_40021024.4');">
[4]<b style="margin: 20px;">ASOE</b> (def=0x0)    //    TAMPER pin enables pulse output
</li>
<li class="content" name="fld_40021024.5" onclick="ElemClick('fld_40021024.5');">
[5]<b style="margin: 20px;">ASOS</b> (def=0x0)    //    TAMPER pin alarm/second pulse output
</li>
<li class="content" name="fld_40021024.6" onclick="ElemClick('fld_40021024.6');">
[6:7]<b style="margin: 20px;">RTCSEL</b> (def=0x0)    //    RTC clock source selection
</li>
<li class="content" name="fld_40021024.8" onclick="ElemClick('fld_40021024.8');">
[8]<b style="margin: 20px;">RTCEN</b> (def=0x0)    //    RTC clock enable
</li>
<li class="content" name="fld_40021024.9" onclick="ElemClick('fld_40021024.9');">
[9:15]<b style="margin: 20px;">RTCCAL</b> (def=0x0)    //    RTC calibration value
</li>
<li class="content" name="fld_40021024.16" onclick="ElemClick('fld_40021024.16');">
[16]<b style="margin: 20px;">BDRST</b> (def=0x0)    //    Backup domain software reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40021028"><details ontoggle="ElemCh('reg_40021028');"><summary>0x40021028<b style="margin: 20px;">RSTSCKR</b>//   Control/status register (RCC_RSTSCKR)</summary>
<ul>
<li class="content" name="fld_40021028.0" onclick="ElemClick('fld_40021028.0');">
[0]<b style="margin: 20px;">LSION</b> (def=0x0)    //    Internal low speed oscillator enable
</li>
<li class="content" name="fld_40021028.1" onclick="ElemClick('fld_40021028.1');">
[1]<b style="margin: 20px;">LSIRDY</b> (def=0x0)    //    Internal low speed oscillator ready
</li>
<li class="content" name="fld_40021028.24" onclick="ElemClick('fld_40021028.24');">
[24]<b style="margin: 20px;">RMVF</b> (def=0x0)    //    Remove reset flag
</li>
<li class="content" name="fld_40021028.26" onclick="ElemClick('fld_40021028.26');">
[26]<b style="margin: 20px;">PINRSTF</b> (def=0x0)    //    PIN reset flag
</li>
<li class="content" name="fld_40021028.27" onclick="ElemClick('fld_40021028.27');">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x1)    //    POR/PDR reset flag
</li>
<li class="content" name="fld_40021028.28" onclick="ElemClick('fld_40021028.28');">
[28]<b style="margin: 20px;">SFTRSTF</b> (def=0x0)    //    Software reset flag
</li>
<li class="content" name="fld_40021028.29" onclick="ElemClick('fld_40021028.29');">
[29]<b style="margin: 20px;">IWDGRSTF</b> (def=0x0)    //    Independent watchdog reset flag
</li>
<li class="content" name="fld_40021028.30" onclick="ElemClick('fld_40021028.30');">
[30]<b style="margin: 20px;">WWDGRSTF</b> (def=0x0)    //    Window watchdog reset flag
</li>
<li class="content" name="fld_40021028.31" onclick="ElemClick('fld_40021028.31');">
[31]<b style="margin: 20px;">LKUPRSTF</b> (def=0x0)    //    LOCKUP reset flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4002102C"><details ontoggle="ElemCh('reg_4002102C');"><summary>0x4002102C<b style="margin: 20px;">HBRSTR</b>//   HB reset register (RCC_PHBRSTR)</summary>
<ul>
<li class="content" name="fld_4002102C.0" onclick="ElemClick('fld_4002102C.0');">
[0]<b style="margin: 20px;">DMA1RST</b> (def=0x0)    //    DMA1 reset
</li>
<li class="content" name="fld_4002102C.1" onclick="ElemClick('fld_4002102C.1');">
[1]<b style="margin: 20px;">DMA2RST</b> (def=0x0)    //    DMA2 reset
</li>
<li class="content" name="fld_4002102C.8" onclick="ElemClick('fld_4002102C.8');">
[8]<b style="margin: 20px;">FMCRST</b> (def=0x0)    //    FMC reset
</li>
<li class="content" name="fld_4002102C.9" onclick="ElemClick('fld_4002102C.9');">
[9]<b style="margin: 20px;">RNGRST</b> (def=0x0)    //    RNG reset
</li>
<li class="content" name="fld_4002102C.10" onclick="ElemClick('fld_4002102C.10');">
[10]<b style="margin: 20px;">SDMMCRST</b> (def=0x0)    //    SDMMC reset
</li>
<li class="content" name="fld_4002102C.11" onclick="ElemClick('fld_4002102C.11');">
[11]<b style="margin: 20px;">USBHSRST</b> (def=0x0)    //    USBHS reset
</li>
<li class="content" name="fld_4002102C.12" onclick="ElemClick('fld_4002102C.12');">
[12]<b style="margin: 20px;">USBSSRST</b> (def=0x0)    //    USBSS reset
</li>
<li class="content" name="fld_4002102C.13" onclick="ElemClick('fld_4002102C.13');">
[13]<b style="margin: 20px;">DVPRST</b> (def=0x0)    //    DVP reset
</li>
<li class="content" name="fld_4002102C.14" onclick="ElemClick('fld_4002102C.14');">
[14]<b style="margin: 20px;">ETHMACRST</b> (def=0x0)    //    Ethernet MAC reset
</li>
<li class="content" name="fld_4002102C.17" onclick="ElemClick('fld_4002102C.17');">
[17]<b style="margin: 20px;">OTGFSRST</b> (def=0x0)    //    USBFS_OTG_FS eset
</li>
<li class="content" name="fld_4002102C.18" onclick="ElemClick('fld_4002102C.18');">
[18]<b style="margin: 20px;">UHSIFRST</b> (def=0x0)    //    UHSIF reset
</li>
<li class="content" name="fld_4002102C.19" onclick="ElemClick('fld_4002102C.19');">
[19]<b style="margin: 20px;">USBPDRST</b> (def=0x0)    //    USBPD reset
</li>
<li class="content" name="fld_4002102C.20" onclick="ElemClick('fld_4002102C.20');">
[20]<b style="margin: 20px;">SERDESRST</b> (def=0x0)    //    SERDES reset
</li>
<li class="content" name="fld_4002102C.22" onclick="ElemClick('fld_4002102C.22');">
[22]<b style="margin: 20px;">POICRST</b> (def=0x0)    //    POIC reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40021030"><details ontoggle="ElemCh('reg_40021030');"><summary>0x40021030<b style="margin: 20px;">CFGR2</b>//   Clock configuration register2 (RCC_CFGR2)</summary>
<ul>
<li class="content" name="fld_40021030.0" onclick="ElemClick('fld_40021030.0');">
[0:5]<b style="margin: 20px;">UHSIFDIV</b> (def=0x0)    //    UHSIF division factor
</li>
<li class="content" name="fld_40021030.6" onclick="ElemClick('fld_40021030.6');">
[6:7]<b style="margin: 20px;">UHSIFSRC</b> (def=0x0)    //    UHSIF clock source selection
</li>
<li class="content" name="fld_40021030.8" onclick="ElemClick('fld_40021030.8');">
[8:13]<b style="margin: 20px;">LTDCDIV</b> (def=0x0)    //    LTDC division factor
</li>
<li class="content" name="fld_40021030.14" onclick="ElemClick('fld_40021030.14');">
[14:15]<b style="margin: 20px;">LTDCSRC</b> (def=0x0)    //    LTDC clock source selection
</li>
<li class="content" name="fld_40021030.16" onclick="ElemClick('fld_40021030.16');">
[16:19]<b style="margin: 20px;">USBFSDIV</b> (def=0x0)    //    USBFS 48M division factor
</li>
<li class="content" name="fld_40021030.20" onclick="ElemClick('fld_40021030.20');">
[20]<b style="margin: 20px;">USBFSSRC</b> (def=0x0)    //    USBFS 48M clock source selection
</li>
<li class="content" name="fld_40021030.23" onclick="ElemClick('fld_40021030.23');">
[23]<b style="margin: 20px;">RNGSRC</b> (def=0x0)    //    RNG clock source selection
</li>
<li class="content" name="fld_40021030.24" onclick="ElemClick('fld_40021030.24');">
[24]<b style="margin: 20px;">I2S2SRC</b> (def=0x0)    //    I2S2 clock source selection
</li>
<li class="content" name="fld_40021030.25" onclick="ElemClick('fld_40021030.25');">
[25]<b style="margin: 20px;">I2S3SRC</b> (def=0x0)    //    I2S3 clock source selection
</li>
<li class="content" name="fld_40021030.28" onclick="ElemClick('fld_40021030.28');">
[28:29]<b style="margin: 20px;">HSADCSRC</b> (def=0x0)    //    HSADC clock source selection
</li>
<li class="content" name="fld_40021030.30" onclick="ElemClick('fld_40021030.30');">
[30:31]<b style="margin: 20px;">ETH1GSRC</b> (def=0x0)    //    ETH1G clock source selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40021034"><details ontoggle="ElemCh('reg_40021034');"><summary>0x40021034<b style="margin: 20px;">PLLCFGR2</b>//   PLL Clock configuration register2 (RCC_PLLCFGR2)</summary>
<ul>
<li class="content" name="fld_40021034.0" onclick="ElemClick('fld_40021034.0');">
[0:1]<b style="margin: 20px;">USBHSPLLSRC</b> (def=0x0)    //    USBHS clock source selection
</li>
<li class="content" name="fld_40021034.2" onclick="ElemClick('fld_40021034.2');">
[2:3]<b style="margin: 20px;">USBHSPLL_REFSEL</b> (def=0x0)    //    USBHS_PLL reference clock frequency selection
</li>
<li class="content" name="fld_40021034.4" onclick="ElemClick('fld_40021034.4');">
[4:5]<b style="margin: 20px;">USBSSPLL_REFSEL</b> (def=0x2)    //    USBSS_PLL reference clock frequency selection
</li>
<li class="content" name="fld_40021034.8" onclick="ElemClick('fld_40021034.8');">
[8:12]<b style="margin: 20px;">USBHSPLL_IN_DIV</b> (def=0x0)    //    USBHS_PLL intput clock source SYS_PLL division setting
</li>
<li class="content" name="fld_40021034.16" onclick="ElemClick('fld_40021034.16');">
[16:19]<b style="margin: 20px;">SERDESPLL_MUL</b> (def=0x8)    //    SERDESPLL clock multiplication factor
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40021000.35" onclick="ElemClick('isr_40021000.35');">[35]  <b>RCC</b>    //    RCC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40007000"><details ontoggle="ElemCh('per_40007000');"><summary>0x40007000<b style="margin: 20px;">PWR</b>// Power control</summary>
<ul>
<li class="content" name="reg_40007000"><details ontoggle="ElemCh('reg_40007000');"><summary>0x40007000<b style="margin: 20px;">CTLR</b>//   Power control register (PWR_CTRL)</summary>
<ul>
<li class="content" name="fld_40007000.0" onclick="ElemClick('fld_40007000.0');">
[0]<b style="margin: 20px;">LPDS</b> (def=0x0)    //    Low Power Deep Sleep
</li>
<li class="content" name="fld_40007000.4" onclick="ElemClick('fld_40007000.4');">
[4]<b style="margin: 20px;">PVDE</b> (def=0x0)    //    Power Voltage Detector Enable
</li>
<li class="content" name="fld_40007000.5" onclick="ElemClick('fld_40007000.5');">
[5:7]<b style="margin: 20px;">PLS</b> (def=0x0)    //    PVD Level Selection
</li>
<li class="content" name="fld_40007000.8" onclick="ElemClick('fld_40007000.8');">
[8]<b style="margin: 20px;">DBP</b> (def=0x0)    //    Disable Backup Domain write protection
</li>
<li class="content" name="fld_40007000.9" onclick="ElemClick('fld_40007000.9');">
[9]<b style="margin: 20px;">VIO_SW_CR</b> (def=0x0)    //    VIO18 power regulation mode selection
</li>
<li class="content" name="fld_40007000.10" onclick="ElemClick('fld_40007000.10');">
[10:12]<b style="margin: 20px;">VSEL_VIO18</b> (def=0x0)    //    VIO18 power supply adjustment position
</li>
</ul>
</details></li>
<li class="content" name="reg_40007004"><details ontoggle="ElemCh('reg_40007004');"><summary>0x40007004<b style="margin: 20px;">CSR</b>//   Power control register (PWR_CSR)</summary>
<ul>
<li class="content" name="fld_40007004.0" onclick="ElemClick('fld_40007004.0');">
[0]<b style="margin: 20px;">PVDO</b> (def=0x0)    //    PVD Output
</li>
<li class="content" name="fld_40007004.8" onclick="ElemClick('fld_40007004.8');">
[8:9]<b style="margin: 20px;">VIO18_SR</b> (def=0x0)    //    VIO18 power supply initial status indicator
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40023000"><details ontoggle="ElemCh('per_40023000');"><summary>0x40023000<b style="margin: 20px;">CRC</b>// CRC calculation unit</summary>
<ul>
<li class="content" name="reg_40023000"><details ontoggle="ElemCh('reg_40023000');"><summary>0x40023000<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40023000.0" onclick="ElemClick('fld_40023000.0');">
[0:31]<b style="margin: 20px;">DR</b> (def=0xFFFFFFFF)    //    Data Register
</li>
</ul>
</details></li>
<li class="content" name="reg_40023004"><details ontoggle="ElemCh('reg_40023004');"><summary>0x40023004<b style="margin: 20px;">IDATAR</b>//   Independent Data register</summary>
<ul>
<li class="content" name="fld_40023004.0" onclick="ElemClick('fld_40023004.0');">
[0:7]<b style="margin: 20px;">IDR</b> (def=0x0)    //    Independent Data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40023008"><details ontoggle="ElemCh('reg_40023008');"><summary>0x40023008<b style="margin: 20px;">CTLR</b>//   Control register</summary>
<ul>
<li class="content" name="fld_40023008.0" onclick="ElemClick('fld_40023008.0');">
[0]<b style="margin: 20px;">RESET</b> (def=0x0)    //    Reset bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40002800"><details ontoggle="ElemCh('per_40002800');"><summary>0x40002800<b style="margin: 20px;">RTC</b>// Real time clock</summary>
<ul>
<li class="content" name="reg_40002800"><details ontoggle="ElemCh('reg_40002800');"><summary>0x40002800<b style="margin: 20px;">CTLRH</b>//   RTC Control Register High</summary>
<ul>
<li class="content" name="fld_40002800.0" onclick="ElemClick('fld_40002800.0');">
[0]<b style="margin: 20px;">SECIE</b> (def=0x0)    //    Second interrupt Enable
</li>
<li class="content" name="fld_40002800.1" onclick="ElemClick('fld_40002800.1');">
[1]<b style="margin: 20px;">ALRIE</b> (def=0x0)    //    Alarm interrupt Enable
</li>
<li class="content" name="fld_40002800.2" onclick="ElemClick('fld_40002800.2');">
[2]<b style="margin: 20px;">OWIE</b> (def=0x0)    //    Overflow interrupt Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40002804"><details ontoggle="ElemCh('reg_40002804');"><summary>0x40002804<b style="margin: 20px;">CTLRL</b>//   RTC Control Register Low</summary>
<ul>
<li class="content" name="fld_40002804.0" onclick="ElemClick('fld_40002804.0');">
[0]<b style="margin: 20px;">SECF</b> (def=0x0)    //    Second Flag
</li>
<li class="content" name="fld_40002804.1" onclick="ElemClick('fld_40002804.1');">
[1]<b style="margin: 20px;">ALRF</b> (def=0x0)    //    Alarm Flag
</li>
<li class="content" name="fld_40002804.2" onclick="ElemClick('fld_40002804.2');">
[2]<b style="margin: 20px;">OWF</b> (def=0x0)    //    Overflow Flag
</li>
<li class="content" name="fld_40002804.3" onclick="ElemClick('fld_40002804.3');">
[3]<b style="margin: 20px;">RSF</b> (def=0x0)    //    Registers Synchronized Flag
</li>
<li class="content" name="fld_40002804.4" onclick="ElemClick('fld_40002804.4');">
[4]<b style="margin: 20px;">CNF</b> (def=0x0)    //    Configuration Flag
</li>
<li class="content" name="fld_40002804.5" onclick="ElemClick('fld_40002804.5');">
[5]<b style="margin: 20px;">RTOFF</b> (def=0x1)    //    RTC operation OFF
</li>
</ul>
</details></li>
<li class="content" name="reg_40002808"><details ontoggle="ElemCh('reg_40002808');"><summary>0x40002808<b style="margin: 20px;">PSCRH</b>//   RTC Prescaler Load Register High</summary>
<ul>
<li class="content" name="fld_40002808.0" onclick="ElemClick('fld_40002808.0');">
[0:3]<b style="margin: 20px;">PRL</b> (def=0x0)    //    RTC Prescaler Load Register High
</li>
</ul>
</details></li>
<li class="content" name="reg_4000280C"><details ontoggle="ElemCh('reg_4000280C');"><summary>0x4000280C<b style="margin: 20px;">PSCRL</b>//   RTC Prescaler Load Register Low</summary>
<ul>
<li class="content" name="fld_4000280C.0" onclick="ElemClick('fld_4000280C.0');">
[0:15]<b style="margin: 20px;">PRL</b> (def=0x0)    //    RTC Prescaler Divider Register Low
</li>
</ul>
</details></li>
<li class="content" name="reg_40002810"><details ontoggle="ElemCh('reg_40002810');"><summary>0x40002810<b style="margin: 20px;">DIVH</b>//   RTC Prescaler Divider Register High</summary>
<ul>
<li class="content" name="fld_40002810.0" onclick="ElemClick('fld_40002810.0');">
[0:3]<b style="margin: 20px;">DIV</b> (def=0x0)    //    RTC prescaler divider register high
</li>
</ul>
</details></li>
<li class="content" name="reg_40002814"><details ontoggle="ElemCh('reg_40002814');"><summary>0x40002814<b style="margin: 20px;">DIVL</b>//   RTC Prescaler Divider Register Low</summary>
<ul>
<li class="content" name="fld_40002814.0" onclick="ElemClick('fld_40002814.0');">
[0:15]<b style="margin: 20px;">DIV</b> (def=0x0)    //    RTC prescaler divider register Low
</li>
</ul>
</details></li>
<li class="content" name="reg_40002818"><details ontoggle="ElemCh('reg_40002818');"><summary>0x40002818<b style="margin: 20px;">CNTH</b>//   RTC Counter Register High</summary>
<ul>
<li class="content" name="fld_40002818.0" onclick="ElemClick('fld_40002818.0');">
[0:15]<b style="margin: 20px;">CNTH</b> (def=0x0)    //    RTC counter register high
</li>
</ul>
</details></li>
<li class="content" name="reg_4000281C"><details ontoggle="ElemCh('reg_4000281C');"><summary>0x4000281C<b style="margin: 20px;">CNTL</b>//   RTC Counter Register Low</summary>
<ul>
<li class="content" name="fld_4000281C.0" onclick="ElemClick('fld_4000281C.0');">
[0:15]<b style="margin: 20px;">CNTL</b> (def=0x0)    //    RTC counter register Low
</li>
</ul>
</details></li>
<li class="content" name="reg_40002820"><details ontoggle="ElemCh('reg_40002820');"><summary>0x40002820<b style="margin: 20px;">ALRMH</b>//   RTC Alarm Register High</summary>
<ul>
<li class="content" name="fld_40002820.0" onclick="ElemClick('fld_40002820.0');">
[0:15]<b style="margin: 20px;">ALR</b> (def=0x0)    //    RTC alarm register high
</li>
</ul>
</details></li>
<li class="content" name="reg_40002824"><details ontoggle="ElemCh('reg_40002824');"><summary>0x40002824<b style="margin: 20px;">ALRML</b>//   RTC Alarm Register Low</summary>
<ul>
<li class="content" name="fld_40002824.0" onclick="ElemClick('fld_40002824.0');">
[0:15]<b style="margin: 20px;">ALR</b> (def=0x0)    //    RTC alarm register low
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40002800.143" onclick="ElemClick('isr_40002800.143');">[143]  <b>RTC</b>    //    RTC global interrupt</li>
<li class="content" name="isr_40002800.66" onclick="ElemClick('isr_40002800.66');">[66]  <b>RTCAlarm</b>    //    RTC Alarm-clock interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40003000"><details ontoggle="ElemCh('per_40003000');"><summary>0x40003000<b style="margin: 20px;">IWDG</b>// Independent watchdog</summary>
<ul>
<li class="content" name="reg_40003000"><details ontoggle="ElemCh('reg_40003000');"><summary>0x40003000<b style="margin: 20px;">CTLR</b>//   Key register (IWDG_CTLR)</summary>
<ul>
<li class="content" name="fld_40003000.0" onclick="ElemClick('fld_40003000.0');">
[0:15]<b style="margin: 20px;">KEY</b> (def=0x0)    //    Key value
</li>
</ul>
</details></li>
<li class="content" name="reg_40003004"><details ontoggle="ElemCh('reg_40003004');"><summary>0x40003004<b style="margin: 20px;">PSCR</b>//   Prescaler register (IWDG_PSCR)</summary>
<ul>
<li class="content" name="fld_40003004.0" onclick="ElemClick('fld_40003004.0');">
[0:2]<b style="margin: 20px;">PR</b> (def=0x0)    //    Prescaler divider
</li>
</ul>
</details></li>
<li class="content" name="reg_40003008"><details ontoggle="ElemCh('reg_40003008');"><summary>0x40003008<b style="margin: 20px;">RLDR</b>//   Reload register (IWDG_RLDR)</summary>
<ul>
<li class="content" name="fld_40003008.0" onclick="ElemClick('fld_40003008.0');">
[0:11]<b style="margin: 20px;">RL</b> (def=0xFFF)    //    Watchdog counter reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000300C"><details ontoggle="ElemCh('reg_4000300C');"><summary>0x4000300C<b style="margin: 20px;">STATR</b>//   Status register (IWDG_SR)</summary>
<ul>
<li class="content" name="fld_4000300C.0" onclick="ElemClick('fld_4000300C.0');">
[0]<b style="margin: 20px;">PVU</b> (def=0x0)    //    Watchdog prescaler value update
</li>
<li class="content" name="fld_4000300C.1" onclick="ElemClick('fld_4000300C.1');">
[1]<b style="margin: 20px;">RVU</b> (def=0x0)    //    Watchdog counter reload value update
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40002C00"><details ontoggle="ElemCh('per_40002C00');"><summary>0x40002C00<b style="margin: 20px;">WWDG</b>// Window watchdog</summary>
<ul>
<li class="content" name="reg_40002C00"><details ontoggle="ElemCh('reg_40002C00');"><summary>0x40002C00<b style="margin: 20px;">CTLR</b>//   Control register (WWDG_CR)</summary>
<ul>
<li class="content" name="fld_40002C00.0" onclick="ElemClick('fld_40002C00.0');">
[0:6]<b style="margin: 20px;">T</b> (def=0x7F)    //    7-bit counter (MSB to LSB)
</li>
<li class="content" name="fld_40002C00.7" onclick="ElemClick('fld_40002C00.7');">
[7]<b style="margin: 20px;">WDGA</b> (def=0x0)    //    Activation bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C04"><details ontoggle="ElemCh('reg_40002C04');"><summary>0x40002C04<b style="margin: 20px;">CFGR</b>//   Configuration register (WWDG_CFGR)</summary>
<ul>
<li class="content" name="fld_40002C04.0" onclick="ElemClick('fld_40002C04.0');">
[0:6]<b style="margin: 20px;">W</b> (def=0x7F)    //    7-bit window value
</li>
<li class="content" name="fld_40002C04.7" onclick="ElemClick('fld_40002C04.7');">
[7:8]<b style="margin: 20px;">WDGTB</b> (def=0x0)    //    Timer Base
</li>
<li class="content" name="fld_40002C04.9" onclick="ElemClick('fld_40002C04.9');">
[9]<b style="margin: 20px;">EWI</b> (def=0x0)    //    Early Wakeup Interrupt
</li>
</ul>
</details></li>
<li class="content" name="reg_40002C08"><details ontoggle="ElemCh('reg_40002C08');"><summary>0x40002C08<b style="margin: 20px;">STATR</b>//   Status register (WWDG_SR)</summary>
<ul>
<li class="content" name="fld_40002C08.0" onclick="ElemClick('fld_40002C08.0');">
[0]<b style="margin: 20px;">EWIF</b> (def=0x0)    //    Early Wakeup Interrupt Flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40002C00.32" onclick="ElemClick('isr_40002C00.32');">[32]  <b>WWDG</b>    //    Window Watchdog interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40010800"><details ontoggle="ElemCh('per_40010800');"><summary>0x40010800<b style="margin: 20px;">GPIOA</b>// General purpose I/O</summary>
<ul>
<li class="content" name="reg_40010800"><details ontoggle="ElemCh('reg_40010800');"><summary>0x40010800<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40010800.0" onclick="ElemClick('fld_40010800.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40010800.2" onclick="ElemClick('fld_40010800.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40010800.4" onclick="ElemClick('fld_40010800.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40010800.6" onclick="ElemClick('fld_40010800.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40010800.8" onclick="ElemClick('fld_40010800.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40010800.10" onclick="ElemClick('fld_40010800.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40010800.12" onclick="ElemClick('fld_40010800.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40010800.14" onclick="ElemClick('fld_40010800.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40010800.16" onclick="ElemClick('fld_40010800.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40010800.18" onclick="ElemClick('fld_40010800.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40010800.20" onclick="ElemClick('fld_40010800.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40010800.22" onclick="ElemClick('fld_40010800.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40010800.24" onclick="ElemClick('fld_40010800.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40010800.26" onclick="ElemClick('fld_40010800.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40010800.28" onclick="ElemClick('fld_40010800.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40010800.30" onclick="ElemClick('fld_40010800.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010804"><details ontoggle="ElemCh('reg_40010804');"><summary>0x40010804<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40010804.0" onclick="ElemClick('fld_40010804.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40010804.2" onclick="ElemClick('fld_40010804.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40010804.4" onclick="ElemClick('fld_40010804.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40010804.6" onclick="ElemClick('fld_40010804.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content" name="fld_40010804.8" onclick="ElemClick('fld_40010804.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40010804.10" onclick="ElemClick('fld_40010804.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40010804.12" onclick="ElemClick('fld_40010804.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40010804.14" onclick="ElemClick('fld_40010804.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40010804.16" onclick="ElemClick('fld_40010804.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40010804.18" onclick="ElemClick('fld_40010804.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40010804.20" onclick="ElemClick('fld_40010804.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40010804.22" onclick="ElemClick('fld_40010804.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40010804.24" onclick="ElemClick('fld_40010804.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40010804.26" onclick="ElemClick('fld_40010804.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40010804.28" onclick="ElemClick('fld_40010804.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40010804.30" onclick="ElemClick('fld_40010804.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010808"><details ontoggle="ElemCh('reg_40010808');"><summary>0x40010808<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40010808.0" onclick="ElemClick('fld_40010808.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.1" onclick="ElemClick('fld_40010808.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.2" onclick="ElemClick('fld_40010808.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.3" onclick="ElemClick('fld_40010808.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.4" onclick="ElemClick('fld_40010808.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.5" onclick="ElemClick('fld_40010808.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.6" onclick="ElemClick('fld_40010808.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.7" onclick="ElemClick('fld_40010808.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.8" onclick="ElemClick('fld_40010808.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.9" onclick="ElemClick('fld_40010808.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.10" onclick="ElemClick('fld_40010808.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.11" onclick="ElemClick('fld_40010808.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.12" onclick="ElemClick('fld_40010808.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.13" onclick="ElemClick('fld_40010808.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.14" onclick="ElemClick('fld_40010808.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010808.15" onclick="ElemClick('fld_40010808.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001080C"><details ontoggle="ElemCh('reg_4001080C');"><summary>0x4001080C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_4001080C.0" onclick="ElemClick('fld_4001080C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.1" onclick="ElemClick('fld_4001080C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.2" onclick="ElemClick('fld_4001080C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.3" onclick="ElemClick('fld_4001080C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.4" onclick="ElemClick('fld_4001080C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.5" onclick="ElemClick('fld_4001080C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.6" onclick="ElemClick('fld_4001080C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.7" onclick="ElemClick('fld_4001080C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.8" onclick="ElemClick('fld_4001080C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.9" onclick="ElemClick('fld_4001080C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.10" onclick="ElemClick('fld_4001080C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.11" onclick="ElemClick('fld_4001080C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.12" onclick="ElemClick('fld_4001080C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.13" onclick="ElemClick('fld_4001080C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.14" onclick="ElemClick('fld_4001080C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001080C.15" onclick="ElemClick('fld_4001080C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40010810"><details ontoggle="ElemCh('reg_40010810');"><summary>0x40010810<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40010810.0" onclick="ElemClick('fld_40010810.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40010810.1" onclick="ElemClick('fld_40010810.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010810.2" onclick="ElemClick('fld_40010810.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010810.3" onclick="ElemClick('fld_40010810.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40010810.4" onclick="ElemClick('fld_40010810.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40010810.5" onclick="ElemClick('fld_40010810.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40010810.6" onclick="ElemClick('fld_40010810.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40010810.7" onclick="ElemClick('fld_40010810.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40010810.8" onclick="ElemClick('fld_40010810.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40010810.9" onclick="ElemClick('fld_40010810.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40010810.10" onclick="ElemClick('fld_40010810.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40010810.11" onclick="ElemClick('fld_40010810.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40010810.12" onclick="ElemClick('fld_40010810.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40010810.13" onclick="ElemClick('fld_40010810.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40010810.14" onclick="ElemClick('fld_40010810.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40010810.15" onclick="ElemClick('fld_40010810.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40010810.16" onclick="ElemClick('fld_40010810.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010810.17" onclick="ElemClick('fld_40010810.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010810.18" onclick="ElemClick('fld_40010810.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40010810.19" onclick="ElemClick('fld_40010810.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010810.20" onclick="ElemClick('fld_40010810.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010810.21" onclick="ElemClick('fld_40010810.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010810.22" onclick="ElemClick('fld_40010810.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010810.23" onclick="ElemClick('fld_40010810.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010810.24" onclick="ElemClick('fld_40010810.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010810.25" onclick="ElemClick('fld_40010810.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010810.26" onclick="ElemClick('fld_40010810.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010810.27" onclick="ElemClick('fld_40010810.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010810.28" onclick="ElemClick('fld_40010810.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010810.29" onclick="ElemClick('fld_40010810.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010810.30" onclick="ElemClick('fld_40010810.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010810.31" onclick="ElemClick('fld_40010810.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010814"><details ontoggle="ElemCh('reg_40010814');"><summary>0x40010814<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40010814.0" onclick="ElemClick('fld_40010814.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010814.1" onclick="ElemClick('fld_40010814.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010814.2" onclick="ElemClick('fld_40010814.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010814.3" onclick="ElemClick('fld_40010814.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010814.4" onclick="ElemClick('fld_40010814.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010814.5" onclick="ElemClick('fld_40010814.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010814.6" onclick="ElemClick('fld_40010814.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010814.7" onclick="ElemClick('fld_40010814.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010814.8" onclick="ElemClick('fld_40010814.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010814.9" onclick="ElemClick('fld_40010814.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010814.10" onclick="ElemClick('fld_40010814.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010814.11" onclick="ElemClick('fld_40010814.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010814.12" onclick="ElemClick('fld_40010814.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010814.13" onclick="ElemClick('fld_40010814.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010814.14" onclick="ElemClick('fld_40010814.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010814.15" onclick="ElemClick('fld_40010814.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010818"><details ontoggle="ElemCh('reg_40010818');"><summary>0x40010818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40010818.0" onclick="ElemClick('fld_40010818.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40010818.1" onclick="ElemClick('fld_40010818.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40010818.2" onclick="ElemClick('fld_40010818.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40010818.3" onclick="ElemClick('fld_40010818.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40010818.4" onclick="ElemClick('fld_40010818.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40010818.5" onclick="ElemClick('fld_40010818.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40010818.6" onclick="ElemClick('fld_40010818.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40010818.7" onclick="ElemClick('fld_40010818.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40010818.8" onclick="ElemClick('fld_40010818.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40010818.9" onclick="ElemClick('fld_40010818.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40010818.10" onclick="ElemClick('fld_40010818.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40010818.11" onclick="ElemClick('fld_40010818.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40010818.12" onclick="ElemClick('fld_40010818.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40010818.13" onclick="ElemClick('fld_40010818.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40010818.14" onclick="ElemClick('fld_40010818.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40010818.15" onclick="ElemClick('fld_40010818.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40010818.16" onclick="ElemClick('fld_40010818.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40010C00"><details ontoggle="ElemCh('per_40010C00');"><summary>0x40010C00<b style="margin: 20px;">GPIOB</b>// </summary>
<ul>
<li class="content" name="reg_40010C00"><details ontoggle="ElemCh('reg_40010C00');"><summary>0x40010C00<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40010C00.0" onclick="ElemClick('fld_40010C00.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40010C00.2" onclick="ElemClick('fld_40010C00.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40010C00.4" onclick="ElemClick('fld_40010C00.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40010C00.6" onclick="ElemClick('fld_40010C00.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40010C00.8" onclick="ElemClick('fld_40010C00.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40010C00.10" onclick="ElemClick('fld_40010C00.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40010C00.12" onclick="ElemClick('fld_40010C00.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40010C00.14" onclick="ElemClick('fld_40010C00.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40010C00.16" onclick="ElemClick('fld_40010C00.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40010C00.18" onclick="ElemClick('fld_40010C00.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40010C00.20" onclick="ElemClick('fld_40010C00.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40010C00.22" onclick="ElemClick('fld_40010C00.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40010C00.24" onclick="ElemClick('fld_40010C00.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40010C00.26" onclick="ElemClick('fld_40010C00.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40010C00.28" onclick="ElemClick('fld_40010C00.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40010C00.30" onclick="ElemClick('fld_40010C00.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C04"><details ontoggle="ElemCh('reg_40010C04');"><summary>0x40010C04<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40010C04.0" onclick="ElemClick('fld_40010C04.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40010C04.2" onclick="ElemClick('fld_40010C04.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40010C04.4" onclick="ElemClick('fld_40010C04.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40010C04.6" onclick="ElemClick('fld_40010C04.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content" name="fld_40010C04.8" onclick="ElemClick('fld_40010C04.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40010C04.10" onclick="ElemClick('fld_40010C04.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40010C04.12" onclick="ElemClick('fld_40010C04.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40010C04.14" onclick="ElemClick('fld_40010C04.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40010C04.16" onclick="ElemClick('fld_40010C04.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40010C04.18" onclick="ElemClick('fld_40010C04.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40010C04.20" onclick="ElemClick('fld_40010C04.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40010C04.22" onclick="ElemClick('fld_40010C04.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40010C04.24" onclick="ElemClick('fld_40010C04.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40010C04.26" onclick="ElemClick('fld_40010C04.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40010C04.28" onclick="ElemClick('fld_40010C04.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40010C04.30" onclick="ElemClick('fld_40010C04.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C08"><details ontoggle="ElemCh('reg_40010C08');"><summary>0x40010C08<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40010C08.0" onclick="ElemClick('fld_40010C08.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.1" onclick="ElemClick('fld_40010C08.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.2" onclick="ElemClick('fld_40010C08.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.3" onclick="ElemClick('fld_40010C08.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.4" onclick="ElemClick('fld_40010C08.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.5" onclick="ElemClick('fld_40010C08.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.6" onclick="ElemClick('fld_40010C08.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.7" onclick="ElemClick('fld_40010C08.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.8" onclick="ElemClick('fld_40010C08.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.9" onclick="ElemClick('fld_40010C08.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.10" onclick="ElemClick('fld_40010C08.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.11" onclick="ElemClick('fld_40010C08.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.12" onclick="ElemClick('fld_40010C08.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.13" onclick="ElemClick('fld_40010C08.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.14" onclick="ElemClick('fld_40010C08.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40010C08.15" onclick="ElemClick('fld_40010C08.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C0C"><details ontoggle="ElemCh('reg_40010C0C');"><summary>0x40010C0C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_40010C0C.0" onclick="ElemClick('fld_40010C0C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.1" onclick="ElemClick('fld_40010C0C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.2" onclick="ElemClick('fld_40010C0C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.3" onclick="ElemClick('fld_40010C0C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.4" onclick="ElemClick('fld_40010C0C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.5" onclick="ElemClick('fld_40010C0C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.6" onclick="ElemClick('fld_40010C0C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.7" onclick="ElemClick('fld_40010C0C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.8" onclick="ElemClick('fld_40010C0C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.9" onclick="ElemClick('fld_40010C0C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.10" onclick="ElemClick('fld_40010C0C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.11" onclick="ElemClick('fld_40010C0C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.12" onclick="ElemClick('fld_40010C0C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.13" onclick="ElemClick('fld_40010C0C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.14" onclick="ElemClick('fld_40010C0C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40010C0C.15" onclick="ElemClick('fld_40010C0C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C10"><details ontoggle="ElemCh('reg_40010C10');"><summary>0x40010C10<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40010C10.0" onclick="ElemClick('fld_40010C10.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40010C10.1" onclick="ElemClick('fld_40010C10.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010C10.2" onclick="ElemClick('fld_40010C10.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40010C10.3" onclick="ElemClick('fld_40010C10.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40010C10.4" onclick="ElemClick('fld_40010C10.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40010C10.5" onclick="ElemClick('fld_40010C10.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40010C10.6" onclick="ElemClick('fld_40010C10.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40010C10.7" onclick="ElemClick('fld_40010C10.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40010C10.8" onclick="ElemClick('fld_40010C10.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40010C10.9" onclick="ElemClick('fld_40010C10.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40010C10.10" onclick="ElemClick('fld_40010C10.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40010C10.11" onclick="ElemClick('fld_40010C10.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40010C10.12" onclick="ElemClick('fld_40010C10.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40010C10.13" onclick="ElemClick('fld_40010C10.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40010C10.14" onclick="ElemClick('fld_40010C10.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40010C10.15" onclick="ElemClick('fld_40010C10.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40010C10.16" onclick="ElemClick('fld_40010C10.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010C10.17" onclick="ElemClick('fld_40010C10.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010C10.18" onclick="ElemClick('fld_40010C10.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40010C10.19" onclick="ElemClick('fld_40010C10.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010C10.20" onclick="ElemClick('fld_40010C10.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010C10.21" onclick="ElemClick('fld_40010C10.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010C10.22" onclick="ElemClick('fld_40010C10.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010C10.23" onclick="ElemClick('fld_40010C10.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010C10.24" onclick="ElemClick('fld_40010C10.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010C10.25" onclick="ElemClick('fld_40010C10.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010C10.26" onclick="ElemClick('fld_40010C10.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010C10.27" onclick="ElemClick('fld_40010C10.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010C10.28" onclick="ElemClick('fld_40010C10.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010C10.29" onclick="ElemClick('fld_40010C10.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010C10.30" onclick="ElemClick('fld_40010C10.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010C10.31" onclick="ElemClick('fld_40010C10.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C14"><details ontoggle="ElemCh('reg_40010C14');"><summary>0x40010C14<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40010C14.0" onclick="ElemClick('fld_40010C14.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40010C14.1" onclick="ElemClick('fld_40010C14.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010C14.2" onclick="ElemClick('fld_40010C14.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40010C14.3" onclick="ElemClick('fld_40010C14.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40010C14.4" onclick="ElemClick('fld_40010C14.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40010C14.5" onclick="ElemClick('fld_40010C14.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40010C14.6" onclick="ElemClick('fld_40010C14.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40010C14.7" onclick="ElemClick('fld_40010C14.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40010C14.8" onclick="ElemClick('fld_40010C14.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40010C14.9" onclick="ElemClick('fld_40010C14.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40010C14.10" onclick="ElemClick('fld_40010C14.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40010C14.11" onclick="ElemClick('fld_40010C14.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40010C14.12" onclick="ElemClick('fld_40010C14.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40010C14.13" onclick="ElemClick('fld_40010C14.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40010C14.14" onclick="ElemClick('fld_40010C14.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40010C14.15" onclick="ElemClick('fld_40010C14.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40010C18"><details ontoggle="ElemCh('reg_40010C18');"><summary>0x40010C18<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40010C18.0" onclick="ElemClick('fld_40010C18.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40010C18.1" onclick="ElemClick('fld_40010C18.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40010C18.2" onclick="ElemClick('fld_40010C18.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40010C18.3" onclick="ElemClick('fld_40010C18.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40010C18.4" onclick="ElemClick('fld_40010C18.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40010C18.5" onclick="ElemClick('fld_40010C18.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40010C18.6" onclick="ElemClick('fld_40010C18.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40010C18.7" onclick="ElemClick('fld_40010C18.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40010C18.8" onclick="ElemClick('fld_40010C18.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40010C18.9" onclick="ElemClick('fld_40010C18.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40010C18.10" onclick="ElemClick('fld_40010C18.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40010C18.11" onclick="ElemClick('fld_40010C18.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40010C18.12" onclick="ElemClick('fld_40010C18.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40010C18.13" onclick="ElemClick('fld_40010C18.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40010C18.14" onclick="ElemClick('fld_40010C18.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40010C18.15" onclick="ElemClick('fld_40010C18.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40010C18.16" onclick="ElemClick('fld_40010C18.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40011000"><details ontoggle="ElemCh('per_40011000');"><summary>0x40011000<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content" name="reg_40011000"><details ontoggle="ElemCh('reg_40011000');"><summary>0x40011000<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40011000.0" onclick="ElemClick('fld_40011000.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40011000.2" onclick="ElemClick('fld_40011000.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40011000.4" onclick="ElemClick('fld_40011000.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40011000.6" onclick="ElemClick('fld_40011000.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40011000.8" onclick="ElemClick('fld_40011000.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40011000.10" onclick="ElemClick('fld_40011000.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40011000.12" onclick="ElemClick('fld_40011000.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40011000.14" onclick="ElemClick('fld_40011000.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40011000.16" onclick="ElemClick('fld_40011000.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40011000.18" onclick="ElemClick('fld_40011000.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40011000.20" onclick="ElemClick('fld_40011000.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40011000.22" onclick="ElemClick('fld_40011000.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40011000.24" onclick="ElemClick('fld_40011000.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40011000.26" onclick="ElemClick('fld_40011000.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40011000.28" onclick="ElemClick('fld_40011000.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40011000.30" onclick="ElemClick('fld_40011000.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011004"><details ontoggle="ElemCh('reg_40011004');"><summary>0x40011004<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40011004.0" onclick="ElemClick('fld_40011004.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40011004.2" onclick="ElemClick('fld_40011004.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40011004.4" onclick="ElemClick('fld_40011004.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40011004.6" onclick="ElemClick('fld_40011004.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content" name="fld_40011004.8" onclick="ElemClick('fld_40011004.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40011004.10" onclick="ElemClick('fld_40011004.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40011004.12" onclick="ElemClick('fld_40011004.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40011004.14" onclick="ElemClick('fld_40011004.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40011004.16" onclick="ElemClick('fld_40011004.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40011004.18" onclick="ElemClick('fld_40011004.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40011004.20" onclick="ElemClick('fld_40011004.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40011004.22" onclick="ElemClick('fld_40011004.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40011004.24" onclick="ElemClick('fld_40011004.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40011004.26" onclick="ElemClick('fld_40011004.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40011004.28" onclick="ElemClick('fld_40011004.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40011004.30" onclick="ElemClick('fld_40011004.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011008"><details ontoggle="ElemCh('reg_40011008');"><summary>0x40011008<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40011008.0" onclick="ElemClick('fld_40011008.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.1" onclick="ElemClick('fld_40011008.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.2" onclick="ElemClick('fld_40011008.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.3" onclick="ElemClick('fld_40011008.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.4" onclick="ElemClick('fld_40011008.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.5" onclick="ElemClick('fld_40011008.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.6" onclick="ElemClick('fld_40011008.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.7" onclick="ElemClick('fld_40011008.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.8" onclick="ElemClick('fld_40011008.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.9" onclick="ElemClick('fld_40011008.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.10" onclick="ElemClick('fld_40011008.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.11" onclick="ElemClick('fld_40011008.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.12" onclick="ElemClick('fld_40011008.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.13" onclick="ElemClick('fld_40011008.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.14" onclick="ElemClick('fld_40011008.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011008.15" onclick="ElemClick('fld_40011008.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001100C"><details ontoggle="ElemCh('reg_4001100C');"><summary>0x4001100C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_4001100C.0" onclick="ElemClick('fld_4001100C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.1" onclick="ElemClick('fld_4001100C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.2" onclick="ElemClick('fld_4001100C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.3" onclick="ElemClick('fld_4001100C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.4" onclick="ElemClick('fld_4001100C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.5" onclick="ElemClick('fld_4001100C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.6" onclick="ElemClick('fld_4001100C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.7" onclick="ElemClick('fld_4001100C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.8" onclick="ElemClick('fld_4001100C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.9" onclick="ElemClick('fld_4001100C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.10" onclick="ElemClick('fld_4001100C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.11" onclick="ElemClick('fld_4001100C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.12" onclick="ElemClick('fld_4001100C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.13" onclick="ElemClick('fld_4001100C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.14" onclick="ElemClick('fld_4001100C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001100C.15" onclick="ElemClick('fld_4001100C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40011010"><details ontoggle="ElemCh('reg_40011010');"><summary>0x40011010<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40011010.0" onclick="ElemClick('fld_40011010.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40011010.1" onclick="ElemClick('fld_40011010.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011010.2" onclick="ElemClick('fld_40011010.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011010.3" onclick="ElemClick('fld_40011010.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40011010.4" onclick="ElemClick('fld_40011010.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40011010.5" onclick="ElemClick('fld_40011010.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40011010.6" onclick="ElemClick('fld_40011010.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40011010.7" onclick="ElemClick('fld_40011010.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40011010.8" onclick="ElemClick('fld_40011010.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40011010.9" onclick="ElemClick('fld_40011010.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40011010.10" onclick="ElemClick('fld_40011010.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40011010.11" onclick="ElemClick('fld_40011010.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40011010.12" onclick="ElemClick('fld_40011010.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40011010.13" onclick="ElemClick('fld_40011010.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40011010.14" onclick="ElemClick('fld_40011010.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40011010.15" onclick="ElemClick('fld_40011010.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40011010.16" onclick="ElemClick('fld_40011010.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011010.17" onclick="ElemClick('fld_40011010.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011010.18" onclick="ElemClick('fld_40011010.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40011010.19" onclick="ElemClick('fld_40011010.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011010.20" onclick="ElemClick('fld_40011010.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011010.21" onclick="ElemClick('fld_40011010.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011010.22" onclick="ElemClick('fld_40011010.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011010.23" onclick="ElemClick('fld_40011010.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011010.24" onclick="ElemClick('fld_40011010.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011010.25" onclick="ElemClick('fld_40011010.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011010.26" onclick="ElemClick('fld_40011010.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011010.27" onclick="ElemClick('fld_40011010.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011010.28" onclick="ElemClick('fld_40011010.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011010.29" onclick="ElemClick('fld_40011010.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011010.30" onclick="ElemClick('fld_40011010.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011010.31" onclick="ElemClick('fld_40011010.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011014"><details ontoggle="ElemCh('reg_40011014');"><summary>0x40011014<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40011014.0" onclick="ElemClick('fld_40011014.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011014.1" onclick="ElemClick('fld_40011014.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011014.2" onclick="ElemClick('fld_40011014.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011014.3" onclick="ElemClick('fld_40011014.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011014.4" onclick="ElemClick('fld_40011014.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011014.5" onclick="ElemClick('fld_40011014.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011014.6" onclick="ElemClick('fld_40011014.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011014.7" onclick="ElemClick('fld_40011014.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011014.8" onclick="ElemClick('fld_40011014.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011014.9" onclick="ElemClick('fld_40011014.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011014.10" onclick="ElemClick('fld_40011014.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011014.11" onclick="ElemClick('fld_40011014.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011014.12" onclick="ElemClick('fld_40011014.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011014.13" onclick="ElemClick('fld_40011014.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011014.14" onclick="ElemClick('fld_40011014.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011014.15" onclick="ElemClick('fld_40011014.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011018"><details ontoggle="ElemCh('reg_40011018');"><summary>0x40011018<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40011018.0" onclick="ElemClick('fld_40011018.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40011018.1" onclick="ElemClick('fld_40011018.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40011018.2" onclick="ElemClick('fld_40011018.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40011018.3" onclick="ElemClick('fld_40011018.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40011018.4" onclick="ElemClick('fld_40011018.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40011018.5" onclick="ElemClick('fld_40011018.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40011018.6" onclick="ElemClick('fld_40011018.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40011018.7" onclick="ElemClick('fld_40011018.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40011018.8" onclick="ElemClick('fld_40011018.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40011018.9" onclick="ElemClick('fld_40011018.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40011018.10" onclick="ElemClick('fld_40011018.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40011018.11" onclick="ElemClick('fld_40011018.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40011018.12" onclick="ElemClick('fld_40011018.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40011018.13" onclick="ElemClick('fld_40011018.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40011018.14" onclick="ElemClick('fld_40011018.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40011018.15" onclick="ElemClick('fld_40011018.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40011018.16" onclick="ElemClick('fld_40011018.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40011400"><details ontoggle="ElemCh('per_40011400');"><summary>0x40011400<b style="margin: 20px;">GPIOD</b>// </summary>
<ul>
<li class="content" name="reg_40011400"><details ontoggle="ElemCh('reg_40011400');"><summary>0x40011400<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40011400.0" onclick="ElemClick('fld_40011400.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40011400.2" onclick="ElemClick('fld_40011400.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40011400.4" onclick="ElemClick('fld_40011400.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40011400.6" onclick="ElemClick('fld_40011400.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40011400.8" onclick="ElemClick('fld_40011400.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40011400.10" onclick="ElemClick('fld_40011400.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40011400.12" onclick="ElemClick('fld_40011400.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40011400.14" onclick="ElemClick('fld_40011400.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40011400.16" onclick="ElemClick('fld_40011400.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40011400.18" onclick="ElemClick('fld_40011400.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40011400.20" onclick="ElemClick('fld_40011400.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40011400.22" onclick="ElemClick('fld_40011400.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40011400.24" onclick="ElemClick('fld_40011400.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40011400.26" onclick="ElemClick('fld_40011400.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40011400.28" onclick="ElemClick('fld_40011400.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40011400.30" onclick="ElemClick('fld_40011400.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011404"><details ontoggle="ElemCh('reg_40011404');"><summary>0x40011404<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40011404.0" onclick="ElemClick('fld_40011404.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40011404.2" onclick="ElemClick('fld_40011404.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40011404.4" onclick="ElemClick('fld_40011404.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40011404.6" onclick="ElemClick('fld_40011404.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content" name="fld_40011404.8" onclick="ElemClick('fld_40011404.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40011404.10" onclick="ElemClick('fld_40011404.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40011404.12" onclick="ElemClick('fld_40011404.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40011404.14" onclick="ElemClick('fld_40011404.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40011404.16" onclick="ElemClick('fld_40011404.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40011404.18" onclick="ElemClick('fld_40011404.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40011404.20" onclick="ElemClick('fld_40011404.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40011404.22" onclick="ElemClick('fld_40011404.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40011404.24" onclick="ElemClick('fld_40011404.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40011404.26" onclick="ElemClick('fld_40011404.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40011404.28" onclick="ElemClick('fld_40011404.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40011404.30" onclick="ElemClick('fld_40011404.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011408"><details ontoggle="ElemCh('reg_40011408');"><summary>0x40011408<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40011408.0" onclick="ElemClick('fld_40011408.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.1" onclick="ElemClick('fld_40011408.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.2" onclick="ElemClick('fld_40011408.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.3" onclick="ElemClick('fld_40011408.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.4" onclick="ElemClick('fld_40011408.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.5" onclick="ElemClick('fld_40011408.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.6" onclick="ElemClick('fld_40011408.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.7" onclick="ElemClick('fld_40011408.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.8" onclick="ElemClick('fld_40011408.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.9" onclick="ElemClick('fld_40011408.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.10" onclick="ElemClick('fld_40011408.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.11" onclick="ElemClick('fld_40011408.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.12" onclick="ElemClick('fld_40011408.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.13" onclick="ElemClick('fld_40011408.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.14" onclick="ElemClick('fld_40011408.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011408.15" onclick="ElemClick('fld_40011408.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001140C"><details ontoggle="ElemCh('reg_4001140C');"><summary>0x4001140C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_4001140C.0" onclick="ElemClick('fld_4001140C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.1" onclick="ElemClick('fld_4001140C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.2" onclick="ElemClick('fld_4001140C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.3" onclick="ElemClick('fld_4001140C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.4" onclick="ElemClick('fld_4001140C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.5" onclick="ElemClick('fld_4001140C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.6" onclick="ElemClick('fld_4001140C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.7" onclick="ElemClick('fld_4001140C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.8" onclick="ElemClick('fld_4001140C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.9" onclick="ElemClick('fld_4001140C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.10" onclick="ElemClick('fld_4001140C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.11" onclick="ElemClick('fld_4001140C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.12" onclick="ElemClick('fld_4001140C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.13" onclick="ElemClick('fld_4001140C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.14" onclick="ElemClick('fld_4001140C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001140C.15" onclick="ElemClick('fld_4001140C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40011410"><details ontoggle="ElemCh('reg_40011410');"><summary>0x40011410<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40011410.0" onclick="ElemClick('fld_40011410.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40011410.1" onclick="ElemClick('fld_40011410.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011410.2" onclick="ElemClick('fld_40011410.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011410.3" onclick="ElemClick('fld_40011410.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40011410.4" onclick="ElemClick('fld_40011410.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40011410.5" onclick="ElemClick('fld_40011410.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40011410.6" onclick="ElemClick('fld_40011410.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40011410.7" onclick="ElemClick('fld_40011410.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40011410.8" onclick="ElemClick('fld_40011410.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40011410.9" onclick="ElemClick('fld_40011410.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40011410.10" onclick="ElemClick('fld_40011410.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40011410.11" onclick="ElemClick('fld_40011410.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40011410.12" onclick="ElemClick('fld_40011410.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40011410.13" onclick="ElemClick('fld_40011410.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40011410.14" onclick="ElemClick('fld_40011410.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40011410.15" onclick="ElemClick('fld_40011410.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40011410.16" onclick="ElemClick('fld_40011410.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011410.17" onclick="ElemClick('fld_40011410.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011410.18" onclick="ElemClick('fld_40011410.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40011410.19" onclick="ElemClick('fld_40011410.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011410.20" onclick="ElemClick('fld_40011410.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011410.21" onclick="ElemClick('fld_40011410.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011410.22" onclick="ElemClick('fld_40011410.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011410.23" onclick="ElemClick('fld_40011410.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011410.24" onclick="ElemClick('fld_40011410.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011410.25" onclick="ElemClick('fld_40011410.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011410.26" onclick="ElemClick('fld_40011410.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011410.27" onclick="ElemClick('fld_40011410.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011410.28" onclick="ElemClick('fld_40011410.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011410.29" onclick="ElemClick('fld_40011410.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011410.30" onclick="ElemClick('fld_40011410.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011410.31" onclick="ElemClick('fld_40011410.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011414"><details ontoggle="ElemCh('reg_40011414');"><summary>0x40011414<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40011414.0" onclick="ElemClick('fld_40011414.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011414.1" onclick="ElemClick('fld_40011414.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011414.2" onclick="ElemClick('fld_40011414.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011414.3" onclick="ElemClick('fld_40011414.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011414.4" onclick="ElemClick('fld_40011414.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011414.5" onclick="ElemClick('fld_40011414.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011414.6" onclick="ElemClick('fld_40011414.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011414.7" onclick="ElemClick('fld_40011414.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011414.8" onclick="ElemClick('fld_40011414.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011414.9" onclick="ElemClick('fld_40011414.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011414.10" onclick="ElemClick('fld_40011414.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011414.11" onclick="ElemClick('fld_40011414.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011414.12" onclick="ElemClick('fld_40011414.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011414.13" onclick="ElemClick('fld_40011414.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011414.14" onclick="ElemClick('fld_40011414.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011414.15" onclick="ElemClick('fld_40011414.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011418"><details ontoggle="ElemCh('reg_40011418');"><summary>0x40011418<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40011418.0" onclick="ElemClick('fld_40011418.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40011418.1" onclick="ElemClick('fld_40011418.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40011418.2" onclick="ElemClick('fld_40011418.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40011418.3" onclick="ElemClick('fld_40011418.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40011418.4" onclick="ElemClick('fld_40011418.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40011418.5" onclick="ElemClick('fld_40011418.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40011418.6" onclick="ElemClick('fld_40011418.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40011418.7" onclick="ElemClick('fld_40011418.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40011418.8" onclick="ElemClick('fld_40011418.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40011418.9" onclick="ElemClick('fld_40011418.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40011418.10" onclick="ElemClick('fld_40011418.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40011418.11" onclick="ElemClick('fld_40011418.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40011418.12" onclick="ElemClick('fld_40011418.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40011418.13" onclick="ElemClick('fld_40011418.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40011418.14" onclick="ElemClick('fld_40011418.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40011418.15" onclick="ElemClick('fld_40011418.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40011418.16" onclick="ElemClick('fld_40011418.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40011800"><details ontoggle="ElemCh('per_40011800');"><summary>0x40011800<b style="margin: 20px;">GPIOE</b>// </summary>
<ul>
<li class="content" name="reg_40011800"><details ontoggle="ElemCh('reg_40011800');"><summary>0x40011800<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40011800.0" onclick="ElemClick('fld_40011800.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40011800.2" onclick="ElemClick('fld_40011800.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40011800.4" onclick="ElemClick('fld_40011800.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40011800.6" onclick="ElemClick('fld_40011800.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40011800.8" onclick="ElemClick('fld_40011800.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40011800.10" onclick="ElemClick('fld_40011800.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40011800.12" onclick="ElemClick('fld_40011800.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40011800.14" onclick="ElemClick('fld_40011800.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40011800.16" onclick="ElemClick('fld_40011800.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40011800.18" onclick="ElemClick('fld_40011800.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40011800.20" onclick="ElemClick('fld_40011800.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40011800.22" onclick="ElemClick('fld_40011800.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40011800.24" onclick="ElemClick('fld_40011800.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40011800.26" onclick="ElemClick('fld_40011800.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40011800.28" onclick="ElemClick('fld_40011800.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40011800.30" onclick="ElemClick('fld_40011800.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011804"><details ontoggle="ElemCh('reg_40011804');"><summary>0x40011804<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40011804.0" onclick="ElemClick('fld_40011804.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40011804.2" onclick="ElemClick('fld_40011804.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40011804.4" onclick="ElemClick('fld_40011804.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40011804.6" onclick="ElemClick('fld_40011804.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content" name="fld_40011804.8" onclick="ElemClick('fld_40011804.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40011804.10" onclick="ElemClick('fld_40011804.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40011804.12" onclick="ElemClick('fld_40011804.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40011804.14" onclick="ElemClick('fld_40011804.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40011804.16" onclick="ElemClick('fld_40011804.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40011804.18" onclick="ElemClick('fld_40011804.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40011804.20" onclick="ElemClick('fld_40011804.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40011804.22" onclick="ElemClick('fld_40011804.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40011804.24" onclick="ElemClick('fld_40011804.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40011804.26" onclick="ElemClick('fld_40011804.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40011804.28" onclick="ElemClick('fld_40011804.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40011804.30" onclick="ElemClick('fld_40011804.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011808"><details ontoggle="ElemCh('reg_40011808');"><summary>0x40011808<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40011808.0" onclick="ElemClick('fld_40011808.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.1" onclick="ElemClick('fld_40011808.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.2" onclick="ElemClick('fld_40011808.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.3" onclick="ElemClick('fld_40011808.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.4" onclick="ElemClick('fld_40011808.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.5" onclick="ElemClick('fld_40011808.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.6" onclick="ElemClick('fld_40011808.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.7" onclick="ElemClick('fld_40011808.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.8" onclick="ElemClick('fld_40011808.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.9" onclick="ElemClick('fld_40011808.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.10" onclick="ElemClick('fld_40011808.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.11" onclick="ElemClick('fld_40011808.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.12" onclick="ElemClick('fld_40011808.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.13" onclick="ElemClick('fld_40011808.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.14" onclick="ElemClick('fld_40011808.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011808.15" onclick="ElemClick('fld_40011808.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001180C"><details ontoggle="ElemCh('reg_4001180C');"><summary>0x4001180C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_4001180C.0" onclick="ElemClick('fld_4001180C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.1" onclick="ElemClick('fld_4001180C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.2" onclick="ElemClick('fld_4001180C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.3" onclick="ElemClick('fld_4001180C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.4" onclick="ElemClick('fld_4001180C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.5" onclick="ElemClick('fld_4001180C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.6" onclick="ElemClick('fld_4001180C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.7" onclick="ElemClick('fld_4001180C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.8" onclick="ElemClick('fld_4001180C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.9" onclick="ElemClick('fld_4001180C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.10" onclick="ElemClick('fld_4001180C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.11" onclick="ElemClick('fld_4001180C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.12" onclick="ElemClick('fld_4001180C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.13" onclick="ElemClick('fld_4001180C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.14" onclick="ElemClick('fld_4001180C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_4001180C.15" onclick="ElemClick('fld_4001180C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40011810"><details ontoggle="ElemCh('reg_40011810');"><summary>0x40011810<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40011810.0" onclick="ElemClick('fld_40011810.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40011810.1" onclick="ElemClick('fld_40011810.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011810.2" onclick="ElemClick('fld_40011810.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011810.3" onclick="ElemClick('fld_40011810.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40011810.4" onclick="ElemClick('fld_40011810.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40011810.5" onclick="ElemClick('fld_40011810.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40011810.6" onclick="ElemClick('fld_40011810.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40011810.7" onclick="ElemClick('fld_40011810.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40011810.8" onclick="ElemClick('fld_40011810.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40011810.9" onclick="ElemClick('fld_40011810.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40011810.10" onclick="ElemClick('fld_40011810.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40011810.11" onclick="ElemClick('fld_40011810.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40011810.12" onclick="ElemClick('fld_40011810.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40011810.13" onclick="ElemClick('fld_40011810.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40011810.14" onclick="ElemClick('fld_40011810.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40011810.15" onclick="ElemClick('fld_40011810.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40011810.16" onclick="ElemClick('fld_40011810.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011810.17" onclick="ElemClick('fld_40011810.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011810.18" onclick="ElemClick('fld_40011810.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40011810.19" onclick="ElemClick('fld_40011810.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011810.20" onclick="ElemClick('fld_40011810.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011810.21" onclick="ElemClick('fld_40011810.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011810.22" onclick="ElemClick('fld_40011810.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011810.23" onclick="ElemClick('fld_40011810.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011810.24" onclick="ElemClick('fld_40011810.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011810.25" onclick="ElemClick('fld_40011810.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011810.26" onclick="ElemClick('fld_40011810.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011810.27" onclick="ElemClick('fld_40011810.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011810.28" onclick="ElemClick('fld_40011810.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011810.29" onclick="ElemClick('fld_40011810.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011810.30" onclick="ElemClick('fld_40011810.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011810.31" onclick="ElemClick('fld_40011810.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011814"><details ontoggle="ElemCh('reg_40011814');"><summary>0x40011814<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40011814.0" onclick="ElemClick('fld_40011814.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011814.1" onclick="ElemClick('fld_40011814.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011814.2" onclick="ElemClick('fld_40011814.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011814.3" onclick="ElemClick('fld_40011814.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011814.4" onclick="ElemClick('fld_40011814.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011814.5" onclick="ElemClick('fld_40011814.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011814.6" onclick="ElemClick('fld_40011814.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011814.7" onclick="ElemClick('fld_40011814.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011814.8" onclick="ElemClick('fld_40011814.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011814.9" onclick="ElemClick('fld_40011814.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011814.10" onclick="ElemClick('fld_40011814.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011814.11" onclick="ElemClick('fld_40011814.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011814.12" onclick="ElemClick('fld_40011814.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011814.13" onclick="ElemClick('fld_40011814.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011814.14" onclick="ElemClick('fld_40011814.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011814.15" onclick="ElemClick('fld_40011814.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011818"><details ontoggle="ElemCh('reg_40011818');"><summary>0x40011818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40011818.0" onclick="ElemClick('fld_40011818.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40011818.1" onclick="ElemClick('fld_40011818.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40011818.2" onclick="ElemClick('fld_40011818.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40011818.3" onclick="ElemClick('fld_40011818.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40011818.4" onclick="ElemClick('fld_40011818.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40011818.5" onclick="ElemClick('fld_40011818.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40011818.6" onclick="ElemClick('fld_40011818.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40011818.7" onclick="ElemClick('fld_40011818.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40011818.8" onclick="ElemClick('fld_40011818.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40011818.9" onclick="ElemClick('fld_40011818.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40011818.10" onclick="ElemClick('fld_40011818.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40011818.11" onclick="ElemClick('fld_40011818.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40011818.12" onclick="ElemClick('fld_40011818.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40011818.13" onclick="ElemClick('fld_40011818.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40011818.14" onclick="ElemClick('fld_40011818.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40011818.15" onclick="ElemClick('fld_40011818.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40011818.16" onclick="ElemClick('fld_40011818.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40011C00"><details ontoggle="ElemCh('per_40011C00');"><summary>0x40011C00<b style="margin: 20px;">GPIOF</b>// </summary>
<ul>
<li class="content" name="reg_40011C00"><details ontoggle="ElemCh('reg_40011C00');"><summary>0x40011C00<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content" name="fld_40011C00.0" onclick="ElemClick('fld_40011C00.0');">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content" name="fld_40011C00.2" onclick="ElemClick('fld_40011C00.2');">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content" name="fld_40011C00.4" onclick="ElemClick('fld_40011C00.4');">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content" name="fld_40011C00.6" onclick="ElemClick('fld_40011C00.6');">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content" name="fld_40011C00.8" onclick="ElemClick('fld_40011C00.8');">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content" name="fld_40011C00.10" onclick="ElemClick('fld_40011C00.10');">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content" name="fld_40011C00.12" onclick="ElemClick('fld_40011C00.12');">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content" name="fld_40011C00.14" onclick="ElemClick('fld_40011C00.14');">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content" name="fld_40011C00.16" onclick="ElemClick('fld_40011C00.16');">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content" name="fld_40011C00.18" onclick="ElemClick('fld_40011C00.18');">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content" name="fld_40011C00.20" onclick="ElemClick('fld_40011C00.20');">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content" name="fld_40011C00.22" onclick="ElemClick('fld_40011C00.22');">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content" name="fld_40011C00.24" onclick="ElemClick('fld_40011C00.24');">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content" name="fld_40011C00.26" onclick="ElemClick('fld_40011C00.26');">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content" name="fld_40011C00.28" onclick="ElemClick('fld_40011C00.28');">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content" name="fld_40011C00.30" onclick="ElemClick('fld_40011C00.30');">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011C04"><details ontoggle="ElemCh('reg_40011C04');"><summary>0x40011C04<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content" name="fld_40011C04.0" onclick="ElemClick('fld_40011C04.0');">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content" name="fld_40011C04.2" onclick="ElemClick('fld_40011C04.2');">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content" name="fld_40011C04.4" onclick="ElemClick('fld_40011C04.4');">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content" name="fld_40011C04.6" onclick="ElemClick('fld_40011C04.6');">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content" name="fld_40011C04.8" onclick="ElemClick('fld_40011C04.8');">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content" name="fld_40011C04.10" onclick="ElemClick('fld_40011C04.10');">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content" name="fld_40011C04.12" onclick="ElemClick('fld_40011C04.12');">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content" name="fld_40011C04.14" onclick="ElemClick('fld_40011C04.14');">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content" name="fld_40011C04.16" onclick="ElemClick('fld_40011C04.16');">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content" name="fld_40011C04.18" onclick="ElemClick('fld_40011C04.18');">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content" name="fld_40011C04.20" onclick="ElemClick('fld_40011C04.20');">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content" name="fld_40011C04.22" onclick="ElemClick('fld_40011C04.22');">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content" name="fld_40011C04.24" onclick="ElemClick('fld_40011C04.24');">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content" name="fld_40011C04.26" onclick="ElemClick('fld_40011C04.26');">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content" name="fld_40011C04.28" onclick="ElemClick('fld_40011C04.28');">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content" name="fld_40011C04.30" onclick="ElemClick('fld_40011C04.30');">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40011C08"><details ontoggle="ElemCh('reg_40011C08');"><summary>0x40011C08<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content" name="fld_40011C08.0" onclick="ElemClick('fld_40011C08.0');">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.1" onclick="ElemClick('fld_40011C08.1');">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.2" onclick="ElemClick('fld_40011C08.2');">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.3" onclick="ElemClick('fld_40011C08.3');">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.4" onclick="ElemClick('fld_40011C08.4');">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.5" onclick="ElemClick('fld_40011C08.5');">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.6" onclick="ElemClick('fld_40011C08.6');">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.7" onclick="ElemClick('fld_40011C08.7');">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.8" onclick="ElemClick('fld_40011C08.8');">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.9" onclick="ElemClick('fld_40011C08.9');">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.10" onclick="ElemClick('fld_40011C08.10');">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.11" onclick="ElemClick('fld_40011C08.11');">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.12" onclick="ElemClick('fld_40011C08.12');">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.13" onclick="ElemClick('fld_40011C08.13');">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.14" onclick="ElemClick('fld_40011C08.14');">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content" name="fld_40011C08.15" onclick="ElemClick('fld_40011C08.15');">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content" name="reg_40011C0C"><details ontoggle="ElemCh('reg_40011C0C');"><summary>0x40011C0C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content" name="fld_40011C0C.0" onclick="ElemClick('fld_40011C0C.0');">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.1" onclick="ElemClick('fld_40011C0C.1');">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.2" onclick="ElemClick('fld_40011C0C.2');">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.3" onclick="ElemClick('fld_40011C0C.3');">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.4" onclick="ElemClick('fld_40011C0C.4');">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.5" onclick="ElemClick('fld_40011C0C.5');">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.6" onclick="ElemClick('fld_40011C0C.6');">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.7" onclick="ElemClick('fld_40011C0C.7');">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.8" onclick="ElemClick('fld_40011C0C.8');">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.9" onclick="ElemClick('fld_40011C0C.9');">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.10" onclick="ElemClick('fld_40011C0C.10');">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.11" onclick="ElemClick('fld_40011C0C.11');">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.12" onclick="ElemClick('fld_40011C0C.12');">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.13" onclick="ElemClick('fld_40011C0C.13');">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.14" onclick="ElemClick('fld_40011C0C.14');">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content" name="fld_40011C0C.15" onclick="ElemClick('fld_40011C0C.15');">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content" name="reg_40011C10"><details ontoggle="ElemCh('reg_40011C10');"><summary>0x40011C10<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content" name="fld_40011C10.0" onclick="ElemClick('fld_40011C10.0');">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content" name="fld_40011C10.1" onclick="ElemClick('fld_40011C10.1');">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011C10.2" onclick="ElemClick('fld_40011C10.2');">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content" name="fld_40011C10.3" onclick="ElemClick('fld_40011C10.3');">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content" name="fld_40011C10.4" onclick="ElemClick('fld_40011C10.4');">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content" name="fld_40011C10.5" onclick="ElemClick('fld_40011C10.5');">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content" name="fld_40011C10.6" onclick="ElemClick('fld_40011C10.6');">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content" name="fld_40011C10.7" onclick="ElemClick('fld_40011C10.7');">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content" name="fld_40011C10.8" onclick="ElemClick('fld_40011C10.8');">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content" name="fld_40011C10.9" onclick="ElemClick('fld_40011C10.9');">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content" name="fld_40011C10.10" onclick="ElemClick('fld_40011C10.10');">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content" name="fld_40011C10.11" onclick="ElemClick('fld_40011C10.11');">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content" name="fld_40011C10.12" onclick="ElemClick('fld_40011C10.12');">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content" name="fld_40011C10.13" onclick="ElemClick('fld_40011C10.13');">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content" name="fld_40011C10.14" onclick="ElemClick('fld_40011C10.14');">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content" name="fld_40011C10.15" onclick="ElemClick('fld_40011C10.15');">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content" name="fld_40011C10.16" onclick="ElemClick('fld_40011C10.16');">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011C10.17" onclick="ElemClick('fld_40011C10.17');">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011C10.18" onclick="ElemClick('fld_40011C10.18');">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content" name="fld_40011C10.19" onclick="ElemClick('fld_40011C10.19');">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011C10.20" onclick="ElemClick('fld_40011C10.20');">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011C10.21" onclick="ElemClick('fld_40011C10.21');">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011C10.22" onclick="ElemClick('fld_40011C10.22');">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011C10.23" onclick="ElemClick('fld_40011C10.23');">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011C10.24" onclick="ElemClick('fld_40011C10.24');">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011C10.25" onclick="ElemClick('fld_40011C10.25');">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011C10.26" onclick="ElemClick('fld_40011C10.26');">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011C10.27" onclick="ElemClick('fld_40011C10.27');">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011C10.28" onclick="ElemClick('fld_40011C10.28');">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011C10.29" onclick="ElemClick('fld_40011C10.29');">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011C10.30" onclick="ElemClick('fld_40011C10.30');">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011C10.31" onclick="ElemClick('fld_40011C10.31');">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011C14"><details ontoggle="ElemCh('reg_40011C14');"><summary>0x40011C14<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content" name="fld_40011C14.0" onclick="ElemClick('fld_40011C14.0');">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content" name="fld_40011C14.1" onclick="ElemClick('fld_40011C14.1');">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011C14.2" onclick="ElemClick('fld_40011C14.2');">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content" name="fld_40011C14.3" onclick="ElemClick('fld_40011C14.3');">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content" name="fld_40011C14.4" onclick="ElemClick('fld_40011C14.4');">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content" name="fld_40011C14.5" onclick="ElemClick('fld_40011C14.5');">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content" name="fld_40011C14.6" onclick="ElemClick('fld_40011C14.6');">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content" name="fld_40011C14.7" onclick="ElemClick('fld_40011C14.7');">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content" name="fld_40011C14.8" onclick="ElemClick('fld_40011C14.8');">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content" name="fld_40011C14.9" onclick="ElemClick('fld_40011C14.9');">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content" name="fld_40011C14.10" onclick="ElemClick('fld_40011C14.10');">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content" name="fld_40011C14.11" onclick="ElemClick('fld_40011C14.11');">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content" name="fld_40011C14.12" onclick="ElemClick('fld_40011C14.12');">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content" name="fld_40011C14.13" onclick="ElemClick('fld_40011C14.13');">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content" name="fld_40011C14.14" onclick="ElemClick('fld_40011C14.14');">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content" name="fld_40011C14.15" onclick="ElemClick('fld_40011C14.15');">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content" name="reg_40011C18"><details ontoggle="ElemCh('reg_40011C18');"><summary>0x40011C18<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content" name="fld_40011C18.0" onclick="ElemClick('fld_40011C18.0');">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content" name="fld_40011C18.1" onclick="ElemClick('fld_40011C18.1');">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content" name="fld_40011C18.2" onclick="ElemClick('fld_40011C18.2');">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content" name="fld_40011C18.3" onclick="ElemClick('fld_40011C18.3');">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content" name="fld_40011C18.4" onclick="ElemClick('fld_40011C18.4');">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content" name="fld_40011C18.5" onclick="ElemClick('fld_40011C18.5');">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content" name="fld_40011C18.6" onclick="ElemClick('fld_40011C18.6');">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content" name="fld_40011C18.7" onclick="ElemClick('fld_40011C18.7');">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content" name="fld_40011C18.8" onclick="ElemClick('fld_40011C18.8');">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content" name="fld_40011C18.9" onclick="ElemClick('fld_40011C18.9');">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content" name="fld_40011C18.10" onclick="ElemClick('fld_40011C18.10');">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content" name="fld_40011C18.11" onclick="ElemClick('fld_40011C18.11');">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content" name="fld_40011C18.12" onclick="ElemClick('fld_40011C18.12');">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content" name="fld_40011C18.13" onclick="ElemClick('fld_40011C18.13');">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content" name="fld_40011C18.14" onclick="ElemClick('fld_40011C18.14');">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content" name="fld_40011C18.15" onclick="ElemClick('fld_40011C18.15');">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content" name="fld_40011C18.16" onclick="ElemClick('fld_40011C18.16');">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40010000"><details ontoggle="ElemCh('per_40010000');"><summary>0x40010000<b style="margin: 20px;">AFIO</b>// Alternate function I/O</summary>
<ul>
<li class="content" name="reg_40010000"><details ontoggle="ElemCh('reg_40010000');"><summary>0x40010000<b style="margin: 20px;">PCFR1</b>//   AF remap and debug I/O configuration register (AFIO_PCFR1)</summary>
<ul>
<li class="content" name="fld_40010000.0" onclick="ElemClick('fld_40010000.0');">
[0]<b style="margin: 20px;">PD0PD1_RM</b> (def=0x0)    //    PD0PD1 remapping
</li>
<li class="content" name="fld_40010000.1" onclick="ElemClick('fld_40010000.1');">
[1]<b style="margin: 20px;">ADC1_ETRGINJ_RM</b> (def=0x0)    //    ADC1_ETRGINJ remapping
</li>
<li class="content" name="fld_40010000.2" onclick="ElemClick('fld_40010000.2');">
[2]<b style="margin: 20px;">ADC1_ETRGREG_RM</b> (def=0x0)    //    ADC1_ETRGREG remapping
</li>
<li class="content" name="fld_40010000.3" onclick="ElemClick('fld_40010000.3');">
[3]<b style="margin: 20px;">ADC2_ETRGINJ_RM</b> (def=0x0)    //    ADC2_ETRGINJ remapping
</li>
<li class="content" name="fld_40010000.4" onclick="ElemClick('fld_40010000.4');">
[4]<b style="margin: 20px;">ADC2_ETRGREG_RM</b> (def=0x0)    //    ADC2_ETRGREG remapping
</li>
<li class="content" name="fld_40010000.6" onclick="ElemClick('fld_40010000.6');">
[6:7]<b style="margin: 20px;">UHSIF_CLK_RM</b> (def=0x0)    //    UHSIF_CLK remapping
</li>
<li class="content" name="fld_40010000.8" onclick="ElemClick('fld_40010000.8');">
[8:9]<b style="margin: 20px;">UHSIF_PORT_RM</b> (def=0x0)    //    UHSIF_PORT remapping
</li>
<li class="content" name="fld_40010000.10" onclick="ElemClick('fld_40010000.10');">
[10:11]<b style="margin: 20px;">SDMMC_RM</b> (def=0x0)    //    SDMMC remapping
</li>
<li class="content" name="fld_40010000.12" onclick="ElemClick('fld_40010000.12');">
[12]<b style="margin: 20px;">TIM2ITR1_RM</b> (def=0x0)    //    TIM2ITR1 remapping
</li>
<li class="content" name="fld_40010000.16" onclick="ElemClick('fld_40010000.16');">
[16]<b style="margin: 20px;">VIO18_IO_HSLV</b> (def=0x0)    //    VIO18 IO speed configuration at low voltage
</li>
<li class="content" name="fld_40010000.17" onclick="ElemClick('fld_40010000.17');">
[17]<b style="margin: 20px;">VIO33_IO_HSLV</b> (def=0x0)    //    VIO33 IO speed configuration at low voltage
</li>
<li class="content" name="fld_40010000.18" onclick="ElemClick('fld_40010000.18');">
[18]<b style="margin: 20px;">VDD33_IO_HSLV</b> (def=0x0)    //    VDD33 IO speed configuration at low voltage
</li>
<li class="content" name="fld_40010000.20" onclick="ElemClick('fld_40010000.20');">
[20]<b style="margin: 20px;">USBPD_CC_HVT</b> (def=0x0)    //    CC pin intput channel threshold adjustment
</li>
<li class="content" name="fld_40010000.24" onclick="ElemClick('fld_40010000.24');">
[24:26]<b style="margin: 20px;">SW_CFG</b> (def=0x0)    //    Serial wire JTAG configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40010004"><details ontoggle="ElemCh('reg_40010004');"><summary>0x40010004<b style="margin: 20px;">GPIOA_AFLR</b>//   PA port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010004.0" onclick="ElemClick('fld_40010004.0');">
[0:3]<b style="margin: 20px;">AFR0</b> (def=0x0)    //    selection of multiplexing function for pin 0 of PA port
</li>
<li class="content" name="fld_40010004.4" onclick="ElemClick('fld_40010004.4');">
[4:7]<b style="margin: 20px;">AFR1</b> (def=0x0)    //    selection of multiplexing function for pin 1 of PA port
</li>
<li class="content" name="fld_40010004.8" onclick="ElemClick('fld_40010004.8');">
[8:11]<b style="margin: 20px;">AFR2</b> (def=0x0)    //    selection of multiplexing function for pin 2 of PA port
</li>
<li class="content" name="fld_40010004.12" onclick="ElemClick('fld_40010004.12');">
[12:15]<b style="margin: 20px;">AFR3</b> (def=0x0)    //    selection of multiplexing function for pin 3 of PA port
</li>
<li class="content" name="fld_40010004.16" onclick="ElemClick('fld_40010004.16');">
[16:19]<b style="margin: 20px;">AFR4</b> (def=0x0)    //    selection of multiplexing function for pin 4 of PA port
</li>
<li class="content" name="fld_40010004.20" onclick="ElemClick('fld_40010004.20');">
[20:23]<b style="margin: 20px;">AFR5</b> (def=0x0)    //    selection of multiplexing function for pin 5 of PA port
</li>
<li class="content" name="fld_40010004.24" onclick="ElemClick('fld_40010004.24');">
[24:27]<b style="margin: 20px;">AFR6</b> (def=0x0)    //    selection of multiplexing function for pin 6 of PA port
</li>
<li class="content" name="fld_40010004.28" onclick="ElemClick('fld_40010004.28');">
[28:31]<b style="margin: 20px;">AFR7</b> (def=0x0)    //    selection of multiplexing function for pin 7 of PA port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010008"><details ontoggle="ElemCh('reg_40010008');"><summary>0x40010008<b style="margin: 20px;">GPIOA_AFHR</b>//   PA port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010008.0" onclick="ElemClick('fld_40010008.0');">
[0:3]<b style="margin: 20px;">AFR8</b> (def=0x0)    //    selection of multiplexing function for pin 8 of PA port
</li>
<li class="content" name="fld_40010008.4" onclick="ElemClick('fld_40010008.4');">
[4:7]<b style="margin: 20px;">AFR9</b> (def=0x0)    //    selection of multiplexing function for pin 9 of PA port
</li>
<li class="content" name="fld_40010008.8" onclick="ElemClick('fld_40010008.8');">
[8:11]<b style="margin: 20px;">AFR10</b> (def=0x0)    //    selection of multiplexing function for pin 10 of PA port
</li>
<li class="content" name="fld_40010008.12" onclick="ElemClick('fld_40010008.12');">
[12:15]<b style="margin: 20px;">AFR11</b> (def=0x0)    //    selection of multiplexing function for pin 11 of PA port
</li>
<li class="content" name="fld_40010008.16" onclick="ElemClick('fld_40010008.16');">
[16:19]<b style="margin: 20px;">AFR12</b> (def=0x0)    //    selection of multiplexing function for pin 12 of PA port
</li>
<li class="content" name="fld_40010008.20" onclick="ElemClick('fld_40010008.20');">
[20:23]<b style="margin: 20px;">AFR13</b> (def=0x0)    //    selection of multiplexing function for pin 13 of PA port
</li>
<li class="content" name="fld_40010008.24" onclick="ElemClick('fld_40010008.24');">
[24:27]<b style="margin: 20px;">AFR14</b> (def=0x0)    //    selection of multiplexing function for pin 14 of PA port
</li>
<li class="content" name="fld_40010008.28" onclick="ElemClick('fld_40010008.28');">
[28:31]<b style="margin: 20px;">AFR15</b> (def=0x0)    //    selection of multiplexing function for pin 15 of PA port
</li>
</ul>
</details></li>
<li class="content" name="reg_4001000C"><details ontoggle="ElemCh('reg_4001000C');"><summary>0x4001000C<b style="margin: 20px;">GPIOB_AFLR</b>//   PB port multiplexing function register</summary>
<ul>
<li class="content" name="fld_4001000C.0" onclick="ElemClick('fld_4001000C.0');">
[0:3]<b style="margin: 20px;">AFR0</b> (def=0x0)    //    selection of multiplexing function for pin 0 of PB port
</li>
<li class="content" name="fld_4001000C.4" onclick="ElemClick('fld_4001000C.4');">
[4:7]<b style="margin: 20px;">AFR1</b> (def=0x0)    //    selection of multiplexing function for pin 1 of PB port
</li>
<li class="content" name="fld_4001000C.8" onclick="ElemClick('fld_4001000C.8');">
[8:11]<b style="margin: 20px;">AFR2</b> (def=0x0)    //    selection of multiplexing function for pin 2 of PB port
</li>
<li class="content" name="fld_4001000C.12" onclick="ElemClick('fld_4001000C.12');">
[12:15]<b style="margin: 20px;">AFR3</b> (def=0x0)    //    selection of multiplexing function for pin 3 of PB port
</li>
<li class="content" name="fld_4001000C.16" onclick="ElemClick('fld_4001000C.16');">
[16:19]<b style="margin: 20px;">AFR4</b> (def=0x0)    //    selection of multiplexing function for pin 4 of PB port
</li>
<li class="content" name="fld_4001000C.20" onclick="ElemClick('fld_4001000C.20');">
[20:23]<b style="margin: 20px;">AFR5</b> (def=0x0)    //    selection of multiplexing function for pin 5 of PB port
</li>
<li class="content" name="fld_4001000C.24" onclick="ElemClick('fld_4001000C.24');">
[24:27]<b style="margin: 20px;">AFR6</b> (def=0x0)    //    selection of multiplexing function for pin 6 of PB port
</li>
<li class="content" name="fld_4001000C.28" onclick="ElemClick('fld_4001000C.28');">
[28:31]<b style="margin: 20px;">AFR7</b> (def=0x0)    //    selection of multiplexing function for pin 7 of PB port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010010"><details ontoggle="ElemCh('reg_40010010');"><summary>0x40010010<b style="margin: 20px;">GPIOB_AFHR</b>//   PB port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010010.0" onclick="ElemClick('fld_40010010.0');">
[0:3]<b style="margin: 20px;">AFR8</b> (def=0x0)    //    selection of multiplexing function for pin 8 of PA port
</li>
<li class="content" name="fld_40010010.4" onclick="ElemClick('fld_40010010.4');">
[4:7]<b style="margin: 20px;">AFR9</b> (def=0x0)    //    selection of multiplexing function for pin 9 of PB port
</li>
<li class="content" name="fld_40010010.8" onclick="ElemClick('fld_40010010.8');">
[8:11]<b style="margin: 20px;">AFR10</b> (def=0x0)    //    selection of multiplexing function for pin 10 of PB port
</li>
<li class="content" name="fld_40010010.12" onclick="ElemClick('fld_40010010.12');">
[12:15]<b style="margin: 20px;">AFR11</b> (def=0x0)    //    selection of multiplexing function for pin 11 of PB port
</li>
<li class="content" name="fld_40010010.16" onclick="ElemClick('fld_40010010.16');">
[16:19]<b style="margin: 20px;">AFR12</b> (def=0x0)    //    selection of multiplexing function for pin 12 of PB port
</li>
<li class="content" name="fld_40010010.20" onclick="ElemClick('fld_40010010.20');">
[20:23]<b style="margin: 20px;">AFR13</b> (def=0x0)    //    selection of multiplexing function for pin 13 of PB port
</li>
<li class="content" name="fld_40010010.24" onclick="ElemClick('fld_40010010.24');">
[24:27]<b style="margin: 20px;">AFR14</b> (def=0x0)    //    selection of multiplexing function for pin 14 of PB port
</li>
<li class="content" name="fld_40010010.28" onclick="ElemClick('fld_40010010.28');">
[28:31]<b style="margin: 20px;">AFR15</b> (def=0x0)    //    selection of multiplexing function for pin 15 of PB port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010014"><details ontoggle="ElemCh('reg_40010014');"><summary>0x40010014<b style="margin: 20px;">GPIOC_AFLR</b>//   PC port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010014.0" onclick="ElemClick('fld_40010014.0');">
[0:3]<b style="margin: 20px;">AFR0</b> (def=0x0)    //    selection of multiplexing function for pin 0 of PC port
</li>
<li class="content" name="fld_40010014.4" onclick="ElemClick('fld_40010014.4');">
[4:7]<b style="margin: 20px;">AFR1</b> (def=0x0)    //    selection of multiplexing function for pin 1 of PC port
</li>
<li class="content" name="fld_40010014.8" onclick="ElemClick('fld_40010014.8');">
[8:11]<b style="margin: 20px;">AFR2</b> (def=0x0)    //    selection of multiplexing function for pin 2 of PC port
</li>
<li class="content" name="fld_40010014.12" onclick="ElemClick('fld_40010014.12');">
[12:15]<b style="margin: 20px;">AFR3</b> (def=0x0)    //    selection of multiplexing function for pin 3 of PC port
</li>
<li class="content" name="fld_40010014.16" onclick="ElemClick('fld_40010014.16');">
[16:19]<b style="margin: 20px;">AFR4</b> (def=0x0)    //    selection of multiplexing function for pin 4 of PC port
</li>
<li class="content" name="fld_40010014.20" onclick="ElemClick('fld_40010014.20');">
[20:23]<b style="margin: 20px;">AFR5</b> (def=0x0)    //    selection of multiplexing function for pin 5 of PC port
</li>
<li class="content" name="fld_40010014.24" onclick="ElemClick('fld_40010014.24');">
[24:27]<b style="margin: 20px;">AFR6</b> (def=0x0)    //    selection of multiplexing function for pin 6 of PC port
</li>
<li class="content" name="fld_40010014.28" onclick="ElemClick('fld_40010014.28');">
[28:31]<b style="margin: 20px;">AFR7</b> (def=0x0)    //    selection of multiplexing function for pin 7 of PC port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010018"><details ontoggle="ElemCh('reg_40010018');"><summary>0x40010018<b style="margin: 20px;">GPIOC_AFHR</b>//   PC port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010018.0" onclick="ElemClick('fld_40010018.0');">
[0:3]<b style="margin: 20px;">AFR8</b> (def=0x0)    //    selection of multiplexing function for pin 8 of PC port
</li>
<li class="content" name="fld_40010018.4" onclick="ElemClick('fld_40010018.4');">
[4:7]<b style="margin: 20px;">AFR9</b> (def=0x0)    //    selection of multiplexing function for pin 9 of PC port
</li>
<li class="content" name="fld_40010018.8" onclick="ElemClick('fld_40010018.8');">
[8:11]<b style="margin: 20px;">AFR10</b> (def=0x0)    //    selection of multiplexing function for pin 10 of PC port
</li>
<li class="content" name="fld_40010018.12" onclick="ElemClick('fld_40010018.12');">
[12:15]<b style="margin: 20px;">AFR11</b> (def=0x0)    //    selection of multiplexing function for pin 11 of PC port
</li>
<li class="content" name="fld_40010018.16" onclick="ElemClick('fld_40010018.16');">
[16:19]<b style="margin: 20px;">AFR12</b> (def=0x0)    //    selection of multiplexing function for pin 12 of PC port
</li>
<li class="content" name="fld_40010018.20" onclick="ElemClick('fld_40010018.20');">
[20:23]<b style="margin: 20px;">AFR13</b> (def=0x0)    //    selection of multiplexing function for pin 13 of PC port
</li>
<li class="content" name="fld_40010018.24" onclick="ElemClick('fld_40010018.24');">
[24:27]<b style="margin: 20px;">AFR14</b> (def=0x0)    //    selection of multiplexing function for pin 14 of PC port
</li>
<li class="content" name="fld_40010018.28" onclick="ElemClick('fld_40010018.28');">
[28:31]<b style="margin: 20px;">AFR15</b> (def=0x0)    //    selection of multiplexing function for pin 15 of PC port
</li>
</ul>
</details></li>
<li class="content" name="reg_4001001C"><details ontoggle="ElemCh('reg_4001001C');"><summary>0x4001001C<b style="margin: 20px;">GPIOD_AFLR</b>//   PD port multiplexing function register</summary>
<ul>
<li class="content" name="fld_4001001C.0" onclick="ElemClick('fld_4001001C.0');">
[0:3]<b style="margin: 20px;">AFR0</b> (def=0x0)    //    selection of multiplexing function for pin 0 of PD port
</li>
<li class="content" name="fld_4001001C.4" onclick="ElemClick('fld_4001001C.4');">
[4:7]<b style="margin: 20px;">AFR1</b> (def=0x0)    //    selection of multiplexing function for pin 1 of PD port
</li>
<li class="content" name="fld_4001001C.8" onclick="ElemClick('fld_4001001C.8');">
[8:11]<b style="margin: 20px;">AFR2</b> (def=0x0)    //    selection of multiplexing function for pin 2 of PD port
</li>
<li class="content" name="fld_4001001C.12" onclick="ElemClick('fld_4001001C.12');">
[12:15]<b style="margin: 20px;">AFR3</b> (def=0x0)    //    selection of multiplexing function for pin 3 of PA port
</li>
<li class="content" name="fld_4001001C.16" onclick="ElemClick('fld_4001001C.16');">
[16:19]<b style="margin: 20px;">AFR4</b> (def=0x0)    //    selection of multiplexing function for pin 4 of PD port
</li>
<li class="content" name="fld_4001001C.20" onclick="ElemClick('fld_4001001C.20');">
[20:23]<b style="margin: 20px;">AFR5</b> (def=0x0)    //    selection of multiplexing function for pin 5 of PD port
</li>
<li class="content" name="fld_4001001C.24" onclick="ElemClick('fld_4001001C.24');">
[24:27]<b style="margin: 20px;">AFR6</b> (def=0x0)    //    selection of multiplexing function for pin 6 of PD port
</li>
<li class="content" name="fld_4001001C.28" onclick="ElemClick('fld_4001001C.28');">
[28:31]<b style="margin: 20px;">AFR7</b> (def=0x0)    //    selection of multiplexing function for pin 7 of PD port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010020"><details ontoggle="ElemCh('reg_40010020');"><summary>0x40010020<b style="margin: 20px;">GPIOD_AFHR</b>//   PD port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010020.0" onclick="ElemClick('fld_40010020.0');">
[0:3]<b style="margin: 20px;">AFR8</b> (def=0x0)    //    selection of multiplexing function for pin 8 of PD port
</li>
<li class="content" name="fld_40010020.4" onclick="ElemClick('fld_40010020.4');">
[4:7]<b style="margin: 20px;">AFR9</b> (def=0x0)    //    selection of multiplexing function for pin 9 of PD port
</li>
<li class="content" name="fld_40010020.8" onclick="ElemClick('fld_40010020.8');">
[8:11]<b style="margin: 20px;">AFR10</b> (def=0x0)    //    selection of multiplexing function for pin 10 of PD port
</li>
<li class="content" name="fld_40010020.12" onclick="ElemClick('fld_40010020.12');">
[12:15]<b style="margin: 20px;">AFR11</b> (def=0x0)    //    selection of multiplexing function for pin 11 of PD port
</li>
<li class="content" name="fld_40010020.16" onclick="ElemClick('fld_40010020.16');">
[16:19]<b style="margin: 20px;">AFR12</b> (def=0x0)    //    selection of multiplexing function for pin 12 of PD port
</li>
<li class="content" name="fld_40010020.20" onclick="ElemClick('fld_40010020.20');">
[20:23]<b style="margin: 20px;">AFR13</b> (def=0x0)    //    selection of multiplexing function for pin 13 of PD port
</li>
<li class="content" name="fld_40010020.24" onclick="ElemClick('fld_40010020.24');">
[24:27]<b style="margin: 20px;">AFR14</b> (def=0x0)    //    selection of multiplexing function for pin 14 of PD port
</li>
<li class="content" name="fld_40010020.28" onclick="ElemClick('fld_40010020.28');">
[28:31]<b style="margin: 20px;">AFR15</b> (def=0x0)    //    selection of multiplexing function for pin 15 of PD port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010024"><details ontoggle="ElemCh('reg_40010024');"><summary>0x40010024<b style="margin: 20px;">GPIOE_AFLR</b>//   PE port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010024.0" onclick="ElemClick('fld_40010024.0');">
[0:3]<b style="margin: 20px;">AFR0</b> (def=0x0)    //    selection of multiplexing function for pin 0 of PE port
</li>
<li class="content" name="fld_40010024.4" onclick="ElemClick('fld_40010024.4');">
[4:7]<b style="margin: 20px;">AFR1</b> (def=0x0)    //    selection of multiplexing function for pin 1 of PE port
</li>
<li class="content" name="fld_40010024.8" onclick="ElemClick('fld_40010024.8');">
[8:11]<b style="margin: 20px;">AFR2</b> (def=0x0)    //    selection of multiplexing function for pin 2 of PE port
</li>
<li class="content" name="fld_40010024.12" onclick="ElemClick('fld_40010024.12');">
[12:15]<b style="margin: 20px;">AFR3</b> (def=0x0)    //    selection of multiplexing function for pin 3 of PE port
</li>
<li class="content" name="fld_40010024.16" onclick="ElemClick('fld_40010024.16');">
[16:19]<b style="margin: 20px;">AFR4</b> (def=0x0)    //    selection of multiplexing function for pin 4 of PE port
</li>
<li class="content" name="fld_40010024.20" onclick="ElemClick('fld_40010024.20');">
[20:23]<b style="margin: 20px;">AFR5</b> (def=0x0)    //    selection of multiplexing function for pin 5 of PE port
</li>
<li class="content" name="fld_40010024.24" onclick="ElemClick('fld_40010024.24');">
[24:27]<b style="margin: 20px;">AFR6</b> (def=0x0)    //    selection of multiplexing function for pin 6 of PE port
</li>
<li class="content" name="fld_40010024.28" onclick="ElemClick('fld_40010024.28');">
[28:31]<b style="margin: 20px;">AFR7</b> (def=0x0)    //    selection of multiplexing function for pin 7 of PE port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010028"><details ontoggle="ElemCh('reg_40010028');"><summary>0x40010028<b style="margin: 20px;">GPIOE_AFHR</b>//   PA port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010028.0" onclick="ElemClick('fld_40010028.0');">
[0:3]<b style="margin: 20px;">AFR8</b> (def=0x0)    //    selection of multiplexing function for pin 8 of PE port
</li>
<li class="content" name="fld_40010028.4" onclick="ElemClick('fld_40010028.4');">
[4:7]<b style="margin: 20px;">AFR9</b> (def=0x0)    //    selection of multiplexing function for pin 9 of PE port
</li>
<li class="content" name="fld_40010028.8" onclick="ElemClick('fld_40010028.8');">
[8:11]<b style="margin: 20px;">AFR10</b> (def=0x0)    //    selection of multiplexing function for pin 10 of PE port
</li>
<li class="content" name="fld_40010028.12" onclick="ElemClick('fld_40010028.12');">
[12:15]<b style="margin: 20px;">AFR11</b> (def=0x0)    //    selection of multiplexing function for pin 11 of PE port
</li>
<li class="content" name="fld_40010028.16" onclick="ElemClick('fld_40010028.16');">
[16:19]<b style="margin: 20px;">AFR12</b> (def=0x0)    //    selection of multiplexing function for pin 12 of PE port
</li>
<li class="content" name="fld_40010028.20" onclick="ElemClick('fld_40010028.20');">
[20:23]<b style="margin: 20px;">AFR13</b> (def=0x0)    //    selection of multiplexing function for pin 13 of PE port
</li>
<li class="content" name="fld_40010028.24" onclick="ElemClick('fld_40010028.24');">
[24:27]<b style="margin: 20px;">AFR14</b> (def=0x0)    //    selection of multiplexing function for pin 14 of PE port
</li>
<li class="content" name="fld_40010028.28" onclick="ElemClick('fld_40010028.28');">
[28:31]<b style="margin: 20px;">AFR15</b> (def=0x0)    //    selection of multiplexing function for pin 15 of PE port
</li>
</ul>
</details></li>
<li class="content" name="reg_4001002C"><details ontoggle="ElemCh('reg_4001002C');"><summary>0x4001002C<b style="margin: 20px;">GPIOF_AFLR</b>//   PF port multiplexing function register</summary>
<ul>
<li class="content" name="fld_4001002C.0" onclick="ElemClick('fld_4001002C.0');">
[0:3]<b style="margin: 20px;">AFR0</b> (def=0x0)    //    selection of multiplexing function for pin 0 of PF port
</li>
<li class="content" name="fld_4001002C.4" onclick="ElemClick('fld_4001002C.4');">
[4:7]<b style="margin: 20px;">AFR1</b> (def=0x0)    //    selection of multiplexing function for pin 1 of PF port
</li>
<li class="content" name="fld_4001002C.8" onclick="ElemClick('fld_4001002C.8');">
[8:11]<b style="margin: 20px;">AFR2</b> (def=0x0)    //    selection of multiplexing function for pin 2 of PF port
</li>
<li class="content" name="fld_4001002C.12" onclick="ElemClick('fld_4001002C.12');">
[12:15]<b style="margin: 20px;">AFR3</b> (def=0x0)    //    selection of multiplexing function for pin 3 of PF port
</li>
<li class="content" name="fld_4001002C.16" onclick="ElemClick('fld_4001002C.16');">
[16:19]<b style="margin: 20px;">AFR4</b> (def=0x0)    //    selection of multiplexing function for pin 4 of PF port
</li>
<li class="content" name="fld_4001002C.20" onclick="ElemClick('fld_4001002C.20');">
[20:23]<b style="margin: 20px;">AFR5</b> (def=0x0)    //    selection of multiplexing function for pin 5 of PF port
</li>
<li class="content" name="fld_4001002C.24" onclick="ElemClick('fld_4001002C.24');">
[24:27]<b style="margin: 20px;">AFR6</b> (def=0x0)    //    selection of multiplexing function for pin 6 of PF port
</li>
<li class="content" name="fld_4001002C.28" onclick="ElemClick('fld_4001002C.28');">
[28:31]<b style="margin: 20px;">AFR7</b> (def=0x0)    //    selection of multiplexing function for pin 7 of PF port
</li>
</ul>
</details></li>
<li class="content" name="reg_40010030"><details ontoggle="ElemCh('reg_40010030');"><summary>0x40010030<b style="margin: 20px;">GPIOF_AFHR</b>//   PF port multiplexing function register</summary>
<ul>
<li class="content" name="fld_40010030.0" onclick="ElemClick('fld_40010030.0');">
[0:3]<b style="margin: 20px;">AFR8</b> (def=0x0)    //    selection of multiplexing function for pin 8 of PF port
</li>
<li class="content" name="fld_40010030.4" onclick="ElemClick('fld_40010030.4');">
[4:7]<b style="margin: 20px;">AFR9</b> (def=0x0)    //    selection of multiplexing function for pin 9 of PF port
</li>
<li class="content" name="fld_40010030.8" onclick="ElemClick('fld_40010030.8');">
[8:11]<b style="margin: 20px;">AFR10</b> (def=0x0)    //    selection of multiplexing function for pin 10 of PF port
</li>
<li class="content" name="fld_40010030.12" onclick="ElemClick('fld_40010030.12');">
[12:15]<b style="margin: 20px;">AFR11</b> (def=0x0)    //    selection of multiplexing function for pin 11 of PF port
</li>
<li class="content" name="fld_40010030.16" onclick="ElemClick('fld_40010030.16');">
[16:19]<b style="margin: 20px;">AFR12</b> (def=0x0)    //    selection of multiplexing function for pin 12 of PF port
</li>
<li class="content" name="fld_40010030.20" onclick="ElemClick('fld_40010030.20');">
[20:23]<b style="margin: 20px;">AFR13</b> (def=0x0)    //    selection of multiplexing function for pin 13 of PF port
</li>
<li class="content" name="fld_40010030.24" onclick="ElemClick('fld_40010030.24');">
[24:27]<b style="margin: 20px;">AFR14</b> (def=0x0)    //    selection of multiplexing function for pin 14 of PF port
</li>
<li class="content" name="fld_40010030.28" onclick="ElemClick('fld_40010030.28');">
[28:31]<b style="margin: 20px;">AFR15</b> (def=0x0)    //    selection of multiplexing function for pin 15 of PE port
</li>
</ul>
</details></li>
<li class="content" name="reg_4001003C"><details ontoggle="ElemCh('reg_4001003C');"><summary>0x4001003C<b style="margin: 20px;">EXTICR1</b>//   External interrupt configuration register 1</summary>
<ul>
<li class="content" name="fld_4001003C.0" onclick="ElemClick('fld_4001003C.0');">
[0:3]<b style="margin: 20px;">EXTI0</b> (def=0x0)    //    External interrupt 0 input pin configuration
</li>
<li class="content" name="fld_4001003C.4" onclick="ElemClick('fld_4001003C.4');">
[4:7]<b style="margin: 20px;">EXTI1</b> (def=0x0)    //    External interrupt 1 input pin configuration
</li>
<li class="content" name="fld_4001003C.8" onclick="ElemClick('fld_4001003C.8');">
[8:11]<b style="margin: 20px;">EXTI2</b> (def=0x0)    //    External interrupt 2 input pin configuration
</li>
<li class="content" name="fld_4001003C.12" onclick="ElemClick('fld_4001003C.12');">
[12:15]<b style="margin: 20px;">EXTI3</b> (def=0x0)    //    External interrupt 3 input pin configuration
</li>
<li class="content" name="fld_4001003C.16" onclick="ElemClick('fld_4001003C.16');">
[16:19]<b style="margin: 20px;">EXTI4</b> (def=0x0)    //    External interrupt 4 input pin configuration
</li>
<li class="content" name="fld_4001003C.20" onclick="ElemClick('fld_4001003C.20');">
[20:23]<b style="margin: 20px;">EXTI5</b> (def=0x0)    //    External interrupt 5 input pin configuration
</li>
<li class="content" name="fld_4001003C.24" onclick="ElemClick('fld_4001003C.24');">
[24:27]<b style="margin: 20px;">EXTI6</b> (def=0x0)    //    External interrupt 6 input pin configuration
</li>
<li class="content" name="fld_4001003C.28" onclick="ElemClick('fld_4001003C.28');">
[28:31]<b style="margin: 20px;">EXTI7</b> (def=0x0)    //    External interrupt 7 input pin configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40010040"><details ontoggle="ElemCh('reg_40010040');"><summary>0x40010040<b style="margin: 20px;">EXTICR2</b>//   External interrupt configuration register 2</summary>
<ul>
<li class="content" name="fld_40010040.0" onclick="ElemClick('fld_40010040.0');">
[0:3]<b style="margin: 20px;">EXTI8</b> (def=0x0)    //    External interrupt 8 input pin configuration
</li>
<li class="content" name="fld_40010040.4" onclick="ElemClick('fld_40010040.4');">
[4:7]<b style="margin: 20px;">EXTI9</b> (def=0x0)    //    External interrupt 9 input pin configuration
</li>
<li class="content" name="fld_40010040.8" onclick="ElemClick('fld_40010040.8');">
[8:11]<b style="margin: 20px;">EXTI10</b> (def=0x0)    //    External interrupt 10 input pin configuration
</li>
<li class="content" name="fld_40010040.12" onclick="ElemClick('fld_40010040.12');">
[12:15]<b style="margin: 20px;">EXTI11</b> (def=0x0)    //    External interrupt 11 input pin configuration
</li>
<li class="content" name="fld_40010040.16" onclick="ElemClick('fld_40010040.16');">
[16:19]<b style="margin: 20px;">EXTI12</b> (def=0x0)    //    External interrupt 12 input pin configuration
</li>
<li class="content" name="fld_40010040.20" onclick="ElemClick('fld_40010040.20');">
[20:23]<b style="margin: 20px;">EXTI13</b> (def=0x0)    //    External interrupt 13 input pin configuration
</li>
<li class="content" name="fld_40010040.24" onclick="ElemClick('fld_40010040.24');">
[24:27]<b style="margin: 20px;">EXTI14</b> (def=0x0)    //    External interrupt 14 input pin configuration
</li>
<li class="content" name="fld_40010040.28" onclick="ElemClick('fld_40010040.28');">
[28:31]<b style="margin: 20px;">EXTI15</b> (def=0x0)    //    External interrupt 15 input pin configuration
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40020000"><details ontoggle="ElemCh('per_40020000');"><summary>0x40020000<b style="margin: 20px;">DMA1</b>// DMA1 controller</summary>
<ul>
<li class="content" name="reg_40020000"><details ontoggle="ElemCh('reg_40020000');"><summary>0x40020000<b style="margin: 20px;">INTFR</b>//   DMA interrupt status register (DMA_INTFR)</summary>
<ul>
<li class="content" name="fld_40020000.0" onclick="ElemClick('fld_40020000.0');">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content" name="fld_40020000.1" onclick="ElemClick('fld_40020000.1');">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.2" onclick="ElemClick('fld_40020000.2');">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.3" onclick="ElemClick('fld_40020000.3');">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content" name="fld_40020000.4" onclick="ElemClick('fld_40020000.4');">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content" name="fld_40020000.5" onclick="ElemClick('fld_40020000.5');">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.6" onclick="ElemClick('fld_40020000.6');">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.7" onclick="ElemClick('fld_40020000.7');">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content" name="fld_40020000.8" onclick="ElemClick('fld_40020000.8');">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content" name="fld_40020000.9" onclick="ElemClick('fld_40020000.9');">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.10" onclick="ElemClick('fld_40020000.10');">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.11" onclick="ElemClick('fld_40020000.11');">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content" name="fld_40020000.12" onclick="ElemClick('fld_40020000.12');">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content" name="fld_40020000.13" onclick="ElemClick('fld_40020000.13');">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.14" onclick="ElemClick('fld_40020000.14');">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.15" onclick="ElemClick('fld_40020000.15');">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content" name="fld_40020000.16" onclick="ElemClick('fld_40020000.16');">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content" name="fld_40020000.17" onclick="ElemClick('fld_40020000.17');">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.18" onclick="ElemClick('fld_40020000.18');">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.19" onclick="ElemClick('fld_40020000.19');">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content" name="fld_40020000.20" onclick="ElemClick('fld_40020000.20');">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content" name="fld_40020000.21" onclick="ElemClick('fld_40020000.21');">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.22" onclick="ElemClick('fld_40020000.22');">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.23" onclick="ElemClick('fld_40020000.23');">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content" name="fld_40020000.24" onclick="ElemClick('fld_40020000.24');">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content" name="fld_40020000.25" onclick="ElemClick('fld_40020000.25');">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.26" onclick="ElemClick('fld_40020000.26');">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.27" onclick="ElemClick('fld_40020000.27');">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
<li class="content" name="fld_40020000.28" onclick="ElemClick('fld_40020000.28');">
[28]<b style="margin: 20px;">GIF8</b> (def=0x0)    //    Channel 8 Global interrupt flag
</li>
<li class="content" name="fld_40020000.29" onclick="ElemClick('fld_40020000.29');">
[29]<b style="margin: 20px;">TCIF8</b> (def=0x0)    //    Channel 8 Transfer Complete flag
</li>
<li class="content" name="fld_40020000.30" onclick="ElemClick('fld_40020000.30');">
[30]<b style="margin: 20px;">HTIF8</b> (def=0x0)    //    Channel 8 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020000.31" onclick="ElemClick('fld_40020000.31');">
[31]<b style="margin: 20px;">TEIF8</b> (def=0x0)    //    Channel 8 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40020004"><details ontoggle="ElemCh('reg_40020004');"><summary>0x40020004<b style="margin: 20px;">INTFCR</b>//   DMA interrupt flag clear register (DMA_INTFCR)</summary>
<ul>
<li class="content" name="fld_40020004.0" onclick="ElemClick('fld_40020004.0');">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content" name="fld_40020004.4" onclick="ElemClick('fld_40020004.4');">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content" name="fld_40020004.8" onclick="ElemClick('fld_40020004.8');">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content" name="fld_40020004.12" onclick="ElemClick('fld_40020004.12');">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content" name="fld_40020004.16" onclick="ElemClick('fld_40020004.16');">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content" name="fld_40020004.20" onclick="ElemClick('fld_40020004.20');">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content" name="fld_40020004.24" onclick="ElemClick('fld_40020004.24');">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content" name="fld_40020004.28" onclick="ElemClick('fld_40020004.28');">
[28]<b style="margin: 20px;">CGIF8</b> (def=0x0)    //    Channel 8 Global interrupt clear
</li>
<li class="content" name="fld_40020004.1" onclick="ElemClick('fld_40020004.1');">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.5" onclick="ElemClick('fld_40020004.5');">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.9" onclick="ElemClick('fld_40020004.9');">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.13" onclick="ElemClick('fld_40020004.13');">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.17" onclick="ElemClick('fld_40020004.17');">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.21" onclick="ElemClick('fld_40020004.21');">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.25" onclick="ElemClick('fld_40020004.25');">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.29" onclick="ElemClick('fld_40020004.29');">
[29]<b style="margin: 20px;">CTCIF8</b> (def=0x0)    //    Channel 8 Transfer Complete clear
</li>
<li class="content" name="fld_40020004.2" onclick="ElemClick('fld_40020004.2');">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content" name="fld_40020004.6" onclick="ElemClick('fld_40020004.6');">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content" name="fld_40020004.10" onclick="ElemClick('fld_40020004.10');">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content" name="fld_40020004.14" onclick="ElemClick('fld_40020004.14');">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content" name="fld_40020004.18" onclick="ElemClick('fld_40020004.18');">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content" name="fld_40020004.22" onclick="ElemClick('fld_40020004.22');">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content" name="fld_40020004.26" onclick="ElemClick('fld_40020004.26');">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content" name="fld_40020004.30" onclick="ElemClick('fld_40020004.30');">
[30]<b style="margin: 20px;">CHTIF8</b> (def=0x0)    //    Channel 8 Half Transfer clear
</li>
<li class="content" name="fld_40020004.3" onclick="ElemClick('fld_40020004.3');">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content" name="fld_40020004.7" onclick="ElemClick('fld_40020004.7');">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content" name="fld_40020004.11" onclick="ElemClick('fld_40020004.11');">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content" name="fld_40020004.15" onclick="ElemClick('fld_40020004.15');">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content" name="fld_40020004.19" onclick="ElemClick('fld_40020004.19');">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content" name="fld_40020004.23" onclick="ElemClick('fld_40020004.23');">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content" name="fld_40020004.27" onclick="ElemClick('fld_40020004.27');">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
<li class="content" name="fld_40020004.31" onclick="ElemClick('fld_40020004.31');">
[31]<b style="margin: 20px;">CTEIF8</b> (def=0x0)    //    Channel 8 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40020008"><details ontoggle="ElemCh('reg_40020008');"><summary>0x40020008<b style="margin: 20px;">CFGR1</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020008.0" onclick="ElemClick('fld_40020008.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020008.1" onclick="ElemClick('fld_40020008.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020008.2" onclick="ElemClick('fld_40020008.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020008.3" onclick="ElemClick('fld_40020008.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020008.4" onclick="ElemClick('fld_40020008.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020008.5" onclick="ElemClick('fld_40020008.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020008.6" onclick="ElemClick('fld_40020008.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020008.7" onclick="ElemClick('fld_40020008.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020008.8" onclick="ElemClick('fld_40020008.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020008.10" onclick="ElemClick('fld_40020008.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020008.12" onclick="ElemClick('fld_40020008.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020008.14" onclick="ElemClick('fld_40020008.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content" name="fld_40020008.15" onclick="ElemClick('fld_40020008.15');">
[15]<b style="margin: 20px;">DOUBLE_MODE</b> (def=0x0)    //    Double buffer mode enable bit
</li>
<li class="content" name="fld_40020008.16" onclick="ElemClick('fld_40020008.16');">
[16]<b style="margin: 20px;">FLAG_CUR_MEM</b> (def=0x0)    //    Memory address selection setting
</li>
</ul>
</details></li>
<li class="content" name="reg_4002000C"><details ontoggle="ElemCh('reg_4002000C');"><summary>0x4002000C<b style="margin: 20px;">CNTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content" name="fld_4002000C.0" onclick="ElemClick('fld_4002000C.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020010"><details ontoggle="ElemCh('reg_40020010');"><summary>0x40020010<b style="margin: 20px;">PADDR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020010.0" onclick="ElemClick('fld_40020010.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020014"><details ontoggle="ElemCh('reg_40020014');"><summary>0x40020014<b style="margin: 20px;">MADDR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content" name="fld_40020014.0" onclick="ElemClick('fld_40020014.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020018"><details ontoggle="ElemCh('reg_40020018');"><summary>0x40020018<b style="margin: 20px;">M1ADDR1</b>//   DMA channel 1 memory address1 register</summary>
<ul>
<li class="content" name="fld_40020018.0" onclick="ElemClick('fld_40020018.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002001C"><details ontoggle="ElemCh('reg_4002001C');"><summary>0x4002001C<b style="margin: 20px;">CFGR2</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_4002001C.0" onclick="ElemClick('fld_4002001C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_4002001C.1" onclick="ElemClick('fld_4002001C.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_4002001C.2" onclick="ElemClick('fld_4002001C.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_4002001C.3" onclick="ElemClick('fld_4002001C.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_4002001C.4" onclick="ElemClick('fld_4002001C.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_4002001C.5" onclick="ElemClick('fld_4002001C.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_4002001C.6" onclick="ElemClick('fld_4002001C.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_4002001C.7" onclick="ElemClick('fld_4002001C.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_4002001C.8" onclick="ElemClick('fld_4002001C.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_4002001C.10" onclick="ElemClick('fld_4002001C.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_4002001C.12" onclick="ElemClick('fld_4002001C.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_4002001C.14" onclick="ElemClick('fld_4002001C.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020020"><details ontoggle="ElemCh('reg_40020020');"><summary>0x40020020<b style="margin: 20px;">CNTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content" name="fld_40020020.0" onclick="ElemClick('fld_40020020.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020024"><details ontoggle="ElemCh('reg_40020024');"><summary>0x40020024<b style="margin: 20px;">PADDR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020024.0" onclick="ElemClick('fld_40020024.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020028"><details ontoggle="ElemCh('reg_40020028');"><summary>0x40020028<b style="margin: 20px;">MADDR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content" name="fld_40020028.0" onclick="ElemClick('fld_40020028.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002002C"><details ontoggle="ElemCh('reg_4002002C');"><summary>0x4002002C<b style="margin: 20px;">M1ADDR2</b>//   DMA channel 2 memory address 1 register</summary>
<ul>
<li class="content" name="fld_4002002C.0" onclick="ElemClick('fld_4002002C.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020030"><details ontoggle="ElemCh('reg_40020030');"><summary>0x40020030<b style="margin: 20px;">CFGR3</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020030.0" onclick="ElemClick('fld_40020030.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020030.1" onclick="ElemClick('fld_40020030.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020030.2" onclick="ElemClick('fld_40020030.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020030.3" onclick="ElemClick('fld_40020030.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020030.4" onclick="ElemClick('fld_40020030.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020030.5" onclick="ElemClick('fld_40020030.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020030.6" onclick="ElemClick('fld_40020030.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020030.7" onclick="ElemClick('fld_40020030.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020030.8" onclick="ElemClick('fld_40020030.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020030.10" onclick="ElemClick('fld_40020030.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020030.12" onclick="ElemClick('fld_40020030.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020030.14" onclick="ElemClick('fld_40020030.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020034"><details ontoggle="ElemCh('reg_40020034');"><summary>0x40020034<b style="margin: 20px;">CNTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content" name="fld_40020034.0" onclick="ElemClick('fld_40020034.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020038"><details ontoggle="ElemCh('reg_40020038');"><summary>0x40020038<b style="margin: 20px;">PADDR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020038.0" onclick="ElemClick('fld_40020038.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002003C"><details ontoggle="ElemCh('reg_4002003C');"><summary>0x4002003C<b style="margin: 20px;">MADDR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content" name="fld_4002003C.0" onclick="ElemClick('fld_4002003C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020040"><details ontoggle="ElemCh('reg_40020040');"><summary>0x40020040<b style="margin: 20px;">M1ADDR3</b>//   DMA channel 3 memory address 1 register</summary>
<ul>
<li class="content" name="fld_40020040.0" onclick="ElemClick('fld_40020040.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020044"><details ontoggle="ElemCh('reg_40020044');"><summary>0x40020044<b style="margin: 20px;">CFGR4</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020044.0" onclick="ElemClick('fld_40020044.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020044.1" onclick="ElemClick('fld_40020044.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020044.2" onclick="ElemClick('fld_40020044.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020044.3" onclick="ElemClick('fld_40020044.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020044.4" onclick="ElemClick('fld_40020044.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020044.5" onclick="ElemClick('fld_40020044.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020044.6" onclick="ElemClick('fld_40020044.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020044.7" onclick="ElemClick('fld_40020044.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020044.8" onclick="ElemClick('fld_40020044.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020044.10" onclick="ElemClick('fld_40020044.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020044.12" onclick="ElemClick('fld_40020044.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020044.14" onclick="ElemClick('fld_40020044.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020048"><details ontoggle="ElemCh('reg_40020048');"><summary>0x40020048<b style="margin: 20px;">CNTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content" name="fld_40020048.0" onclick="ElemClick('fld_40020048.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_4002004C"><details ontoggle="ElemCh('reg_4002004C');"><summary>0x4002004C<b style="margin: 20px;">PADDR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content" name="fld_4002004C.0" onclick="ElemClick('fld_4002004C.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020050"><details ontoggle="ElemCh('reg_40020050');"><summary>0x40020050<b style="margin: 20px;">MADDR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content" name="fld_40020050.0" onclick="ElemClick('fld_40020050.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020054"><details ontoggle="ElemCh('reg_40020054');"><summary>0x40020054<b style="margin: 20px;">M1ADDR4</b>//   DMA channel 4 memory address 2 register</summary>
<ul>
<li class="content" name="fld_40020054.0" onclick="ElemClick('fld_40020054.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020058"><details ontoggle="ElemCh('reg_40020058');"><summary>0x40020058<b style="margin: 20px;">CFGR5</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020058.0" onclick="ElemClick('fld_40020058.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020058.1" onclick="ElemClick('fld_40020058.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020058.2" onclick="ElemClick('fld_40020058.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020058.3" onclick="ElemClick('fld_40020058.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020058.4" onclick="ElemClick('fld_40020058.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020058.5" onclick="ElemClick('fld_40020058.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020058.6" onclick="ElemClick('fld_40020058.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020058.7" onclick="ElemClick('fld_40020058.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020058.8" onclick="ElemClick('fld_40020058.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020058.10" onclick="ElemClick('fld_40020058.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020058.12" onclick="ElemClick('fld_40020058.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020058.14" onclick="ElemClick('fld_40020058.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4002005C"><details ontoggle="ElemCh('reg_4002005C');"><summary>0x4002005C<b style="margin: 20px;">CNTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content" name="fld_4002005C.0" onclick="ElemClick('fld_4002005C.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020060"><details ontoggle="ElemCh('reg_40020060');"><summary>0x40020060<b style="margin: 20px;">PADDR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020060.0" onclick="ElemClick('fld_40020060.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020064"><details ontoggle="ElemCh('reg_40020064');"><summary>0x40020064<b style="margin: 20px;">MADDR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content" name="fld_40020064.0" onclick="ElemClick('fld_40020064.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020068"><details ontoggle="ElemCh('reg_40020068');"><summary>0x40020068<b style="margin: 20px;">M1ADDR5</b>//   DMA channel 5 memory address 2 register</summary>
<ul>
<li class="content" name="fld_40020068.0" onclick="ElemClick('fld_40020068.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002006C"><details ontoggle="ElemCh('reg_4002006C');"><summary>0x4002006C<b style="margin: 20px;">CFGR6</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_4002006C.0" onclick="ElemClick('fld_4002006C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_4002006C.1" onclick="ElemClick('fld_4002006C.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_4002006C.2" onclick="ElemClick('fld_4002006C.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_4002006C.3" onclick="ElemClick('fld_4002006C.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_4002006C.4" onclick="ElemClick('fld_4002006C.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_4002006C.5" onclick="ElemClick('fld_4002006C.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_4002006C.6" onclick="ElemClick('fld_4002006C.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_4002006C.7" onclick="ElemClick('fld_4002006C.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_4002006C.8" onclick="ElemClick('fld_4002006C.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_4002006C.10" onclick="ElemClick('fld_4002006C.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_4002006C.12" onclick="ElemClick('fld_4002006C.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_4002006C.14" onclick="ElemClick('fld_4002006C.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020070"><details ontoggle="ElemCh('reg_40020070');"><summary>0x40020070<b style="margin: 20px;">CNTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content" name="fld_40020070.0" onclick="ElemClick('fld_40020070.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020074"><details ontoggle="ElemCh('reg_40020074');"><summary>0x40020074<b style="margin: 20px;">PADDR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020074.0" onclick="ElemClick('fld_40020074.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020078"><details ontoggle="ElemCh('reg_40020078');"><summary>0x40020078<b style="margin: 20px;">MADDR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content" name="fld_40020078.0" onclick="ElemClick('fld_40020078.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002007C"><details ontoggle="ElemCh('reg_4002007C');"><summary>0x4002007C<b style="margin: 20px;">M1ADDR6</b>//   DMA channel 6 memory address 2 register</summary>
<ul>
<li class="content" name="fld_4002007C.0" onclick="ElemClick('fld_4002007C.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020080"><details ontoggle="ElemCh('reg_40020080');"><summary>0x40020080<b style="margin: 20px;">CFGR7</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020080.0" onclick="ElemClick('fld_40020080.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020080.1" onclick="ElemClick('fld_40020080.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020080.2" onclick="ElemClick('fld_40020080.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020080.3" onclick="ElemClick('fld_40020080.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020080.4" onclick="ElemClick('fld_40020080.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020080.5" onclick="ElemClick('fld_40020080.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020080.6" onclick="ElemClick('fld_40020080.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020080.7" onclick="ElemClick('fld_40020080.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020080.8" onclick="ElemClick('fld_40020080.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020080.10" onclick="ElemClick('fld_40020080.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020080.12" onclick="ElemClick('fld_40020080.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020080.14" onclick="ElemClick('fld_40020080.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020084"><details ontoggle="ElemCh('reg_40020084');"><summary>0x40020084<b style="margin: 20px;">CNTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content" name="fld_40020084.0" onclick="ElemClick('fld_40020084.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020088"><details ontoggle="ElemCh('reg_40020088');"><summary>0x40020088<b style="margin: 20px;">PADDR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020088.0" onclick="ElemClick('fld_40020088.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002008C"><details ontoggle="ElemCh('reg_4002008C');"><summary>0x4002008C<b style="margin: 20px;">MADDR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content" name="fld_4002008C.0" onclick="ElemClick('fld_4002008C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020090"><details ontoggle="ElemCh('reg_40020090');"><summary>0x40020090<b style="margin: 20px;">M1ADDR7</b>//   DMA channel 7 memory address 2 register</summary>
<ul>
<li class="content" name="fld_40020090.0" onclick="ElemClick('fld_40020090.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020094"><details ontoggle="ElemCh('reg_40020094');"><summary>0x40020094<b style="margin: 20px;">CFGR8</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020094.0" onclick="ElemClick('fld_40020094.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020094.1" onclick="ElemClick('fld_40020094.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020094.2" onclick="ElemClick('fld_40020094.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020094.3" onclick="ElemClick('fld_40020094.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020094.4" onclick="ElemClick('fld_40020094.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020094.5" onclick="ElemClick('fld_40020094.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020094.6" onclick="ElemClick('fld_40020094.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020094.7" onclick="ElemClick('fld_40020094.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020094.8" onclick="ElemClick('fld_40020094.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020094.10" onclick="ElemClick('fld_40020094.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020094.12" onclick="ElemClick('fld_40020094.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020094.14" onclick="ElemClick('fld_40020094.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020098"><details ontoggle="ElemCh('reg_40020098');"><summary>0x40020098<b style="margin: 20px;">CNTR8</b>//   DMA channel 8 number of data register</summary>
<ul>
<li class="content" name="fld_40020098.0" onclick="ElemClick('fld_40020098.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_4002009C"><details ontoggle="ElemCh('reg_4002009C');"><summary>0x4002009C<b style="margin: 20px;">PADDR8</b>//   DMA channel 8 peripheral address register</summary>
<ul>
<li class="content" name="fld_4002009C.0" onclick="ElemClick('fld_4002009C.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_400200A0"><details ontoggle="ElemCh('reg_400200A0');"><summary>0x400200A0<b style="margin: 20px;">MADDR8</b>//   DMA channel 8 memory address register</summary>
<ul>
<li class="content" name="fld_400200A0.0" onclick="ElemClick('fld_400200A0.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_400200A4"><details ontoggle="ElemCh('reg_400200A4');"><summary>0x400200A4<b style="margin: 20px;">M1ADDR8</b>//   DMA channel 8 memory address 2 register</summary>
<ul>
<li class="content" name="fld_400200A4.0" onclick="ElemClick('fld_400200A4.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40020000.57" onclick="ElemClick('isr_40020000.57');">[57]  <b>DMA1_CH1</b>    //    DMA1 Channel1 global interrupt</li>
<li class="content" name="isr_40020000.38" onclick="ElemClick('isr_40020000.38');">[38]  <b>DMA1_CH2</b>    //    DMA1 Channel2 global interrupt</li>
<li class="content" name="isr_40020000.39" onclick="ElemClick('isr_40020000.39');">[39]  <b>DMA1_CH3</b>    //    DMA1 Channel3 global interrupt</li>
<li class="content" name="isr_40020000.40" onclick="ElemClick('isr_40020000.40');">[40]  <b>DMA1_CH4</b>    //    DMA1 Channel4 global interrupt</li>
<li class="content" name="isr_40020000.41" onclick="ElemClick('isr_40020000.41');">[41]  <b>DMA1_CH5</b>    //    DMA1 Channel5 global interrupt</li>
<li class="content" name="isr_40020000.42" onclick="ElemClick('isr_40020000.42');">[42]  <b>DMA1_CH6</b>    //    DMA1 Channel6 global interrupt</li>
<li class="content" name="isr_40020000.43" onclick="ElemClick('isr_40020000.43');">[43]  <b>DMA1_CH7</b>    //    DMA1 Channel7 global interrupt</li>
<li class="content" name="isr_40020000.44" onclick="ElemClick('isr_40020000.44');">[44]  <b>DMA1_CH8</b>    //    DMA1 Channel8 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40020400"><details ontoggle="ElemCh('per_40020400');"><summary>0x40020400<b style="margin: 20px;">DMA2</b>// </summary>
<ul>
<li class="content" name="reg_40020400"><details ontoggle="ElemCh('reg_40020400');"><summary>0x40020400<b style="margin: 20px;">INTFR</b>//   DMA interrupt status register (DMA_INTFR)</summary>
<ul>
<li class="content" name="fld_40020400.0" onclick="ElemClick('fld_40020400.0');">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content" name="fld_40020400.1" onclick="ElemClick('fld_40020400.1');">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.2" onclick="ElemClick('fld_40020400.2');">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.3" onclick="ElemClick('fld_40020400.3');">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content" name="fld_40020400.4" onclick="ElemClick('fld_40020400.4');">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content" name="fld_40020400.5" onclick="ElemClick('fld_40020400.5');">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.6" onclick="ElemClick('fld_40020400.6');">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.7" onclick="ElemClick('fld_40020400.7');">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content" name="fld_40020400.8" onclick="ElemClick('fld_40020400.8');">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content" name="fld_40020400.9" onclick="ElemClick('fld_40020400.9');">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.10" onclick="ElemClick('fld_40020400.10');">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.11" onclick="ElemClick('fld_40020400.11');">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content" name="fld_40020400.12" onclick="ElemClick('fld_40020400.12');">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content" name="fld_40020400.13" onclick="ElemClick('fld_40020400.13');">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.14" onclick="ElemClick('fld_40020400.14');">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.15" onclick="ElemClick('fld_40020400.15');">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content" name="fld_40020400.16" onclick="ElemClick('fld_40020400.16');">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content" name="fld_40020400.17" onclick="ElemClick('fld_40020400.17');">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.18" onclick="ElemClick('fld_40020400.18');">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.19" onclick="ElemClick('fld_40020400.19');">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content" name="fld_40020400.20" onclick="ElemClick('fld_40020400.20');">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content" name="fld_40020400.21" onclick="ElemClick('fld_40020400.21');">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.22" onclick="ElemClick('fld_40020400.22');">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.23" onclick="ElemClick('fld_40020400.23');">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content" name="fld_40020400.24" onclick="ElemClick('fld_40020400.24');">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content" name="fld_40020400.25" onclick="ElemClick('fld_40020400.25');">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.26" onclick="ElemClick('fld_40020400.26');">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.27" onclick="ElemClick('fld_40020400.27');">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
<li class="content" name="fld_40020400.28" onclick="ElemClick('fld_40020400.28');">
[28]<b style="margin: 20px;">GIF8</b> (def=0x0)    //    Channel 8 Global interrupt flag
</li>
<li class="content" name="fld_40020400.29" onclick="ElemClick('fld_40020400.29');">
[29]<b style="margin: 20px;">TCIF8</b> (def=0x0)    //    Channel 8 Transfer Complete flag
</li>
<li class="content" name="fld_40020400.30" onclick="ElemClick('fld_40020400.30');">
[30]<b style="margin: 20px;">HTIF8</b> (def=0x0)    //    Channel 8 Half Transfer Complete flag
</li>
<li class="content" name="fld_40020400.31" onclick="ElemClick('fld_40020400.31');">
[31]<b style="margin: 20px;">TEIF8</b> (def=0x0)    //    Channel 8 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40020404"><details ontoggle="ElemCh('reg_40020404');"><summary>0x40020404<b style="margin: 20px;">INTFCR</b>//   DMA interrupt flag clear register (DMA_INTFCR)</summary>
<ul>
<li class="content" name="fld_40020404.0" onclick="ElemClick('fld_40020404.0');">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content" name="fld_40020404.4" onclick="ElemClick('fld_40020404.4');">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content" name="fld_40020404.8" onclick="ElemClick('fld_40020404.8');">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content" name="fld_40020404.12" onclick="ElemClick('fld_40020404.12');">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content" name="fld_40020404.16" onclick="ElemClick('fld_40020404.16');">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content" name="fld_40020404.20" onclick="ElemClick('fld_40020404.20');">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content" name="fld_40020404.24" onclick="ElemClick('fld_40020404.24');">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content" name="fld_40020404.28" onclick="ElemClick('fld_40020404.28');">
[28]<b style="margin: 20px;">CGIF8</b> (def=0x0)    //    Channel 8 Global interrupt clear
</li>
<li class="content" name="fld_40020404.1" onclick="ElemClick('fld_40020404.1');">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.5" onclick="ElemClick('fld_40020404.5');">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.9" onclick="ElemClick('fld_40020404.9');">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.13" onclick="ElemClick('fld_40020404.13');">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.17" onclick="ElemClick('fld_40020404.17');">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.21" onclick="ElemClick('fld_40020404.21');">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.25" onclick="ElemClick('fld_40020404.25');">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.29" onclick="ElemClick('fld_40020404.29');">
[29]<b style="margin: 20px;">CTCIF8</b> (def=0x0)    //    Channel 8 Transfer Complete clear
</li>
<li class="content" name="fld_40020404.2" onclick="ElemClick('fld_40020404.2');">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content" name="fld_40020404.6" onclick="ElemClick('fld_40020404.6');">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content" name="fld_40020404.10" onclick="ElemClick('fld_40020404.10');">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content" name="fld_40020404.14" onclick="ElemClick('fld_40020404.14');">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content" name="fld_40020404.18" onclick="ElemClick('fld_40020404.18');">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content" name="fld_40020404.22" onclick="ElemClick('fld_40020404.22');">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content" name="fld_40020404.26" onclick="ElemClick('fld_40020404.26');">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content" name="fld_40020404.30" onclick="ElemClick('fld_40020404.30');">
[30]<b style="margin: 20px;">CHTIF8</b> (def=0x0)    //    Channel 8 Half Transfer clear
</li>
<li class="content" name="fld_40020404.3" onclick="ElemClick('fld_40020404.3');">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content" name="fld_40020404.7" onclick="ElemClick('fld_40020404.7');">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content" name="fld_40020404.11" onclick="ElemClick('fld_40020404.11');">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content" name="fld_40020404.15" onclick="ElemClick('fld_40020404.15');">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content" name="fld_40020404.19" onclick="ElemClick('fld_40020404.19');">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content" name="fld_40020404.23" onclick="ElemClick('fld_40020404.23');">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content" name="fld_40020404.27" onclick="ElemClick('fld_40020404.27');">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
<li class="content" name="fld_40020404.31" onclick="ElemClick('fld_40020404.31');">
[31]<b style="margin: 20px;">CTEIF8</b> (def=0x0)    //    Channel 8 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40020408"><details ontoggle="ElemCh('reg_40020408');"><summary>0x40020408<b style="margin: 20px;">CFGR1</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020408.0" onclick="ElemClick('fld_40020408.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020408.1" onclick="ElemClick('fld_40020408.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020408.2" onclick="ElemClick('fld_40020408.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020408.3" onclick="ElemClick('fld_40020408.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020408.4" onclick="ElemClick('fld_40020408.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020408.5" onclick="ElemClick('fld_40020408.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020408.6" onclick="ElemClick('fld_40020408.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020408.7" onclick="ElemClick('fld_40020408.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020408.8" onclick="ElemClick('fld_40020408.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020408.10" onclick="ElemClick('fld_40020408.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020408.12" onclick="ElemClick('fld_40020408.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020408.14" onclick="ElemClick('fld_40020408.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content" name="fld_40020408.15" onclick="ElemClick('fld_40020408.15');">
[15]<b style="margin: 20px;">DOUBLE_MODE</b> (def=0x0)    //    Double buffer mode enable bit
</li>
<li class="content" name="fld_40020408.16" onclick="ElemClick('fld_40020408.16');">
[16]<b style="margin: 20px;">FLAG_CUR_MEM</b> (def=0x0)    //    Memory address selection setting
</li>
</ul>
</details></li>
<li class="content" name="reg_4002040C"><details ontoggle="ElemCh('reg_4002040C');"><summary>0x4002040C<b style="margin: 20px;">CNTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content" name="fld_4002040C.0" onclick="ElemClick('fld_4002040C.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020410"><details ontoggle="ElemCh('reg_40020410');"><summary>0x40020410<b style="margin: 20px;">PADDR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020410.0" onclick="ElemClick('fld_40020410.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020414"><details ontoggle="ElemCh('reg_40020414');"><summary>0x40020414<b style="margin: 20px;">MADDR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content" name="fld_40020414.0" onclick="ElemClick('fld_40020414.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020418"><details ontoggle="ElemCh('reg_40020418');"><summary>0x40020418<b style="margin: 20px;">M1ADDR1</b>//   DMA channel 1 memory address1 register</summary>
<ul>
<li class="content" name="fld_40020418.0" onclick="ElemClick('fld_40020418.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002041C"><details ontoggle="ElemCh('reg_4002041C');"><summary>0x4002041C<b style="margin: 20px;">CFGR2</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_4002041C.0" onclick="ElemClick('fld_4002041C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_4002041C.1" onclick="ElemClick('fld_4002041C.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_4002041C.2" onclick="ElemClick('fld_4002041C.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_4002041C.3" onclick="ElemClick('fld_4002041C.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_4002041C.4" onclick="ElemClick('fld_4002041C.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_4002041C.5" onclick="ElemClick('fld_4002041C.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_4002041C.6" onclick="ElemClick('fld_4002041C.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_4002041C.7" onclick="ElemClick('fld_4002041C.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_4002041C.8" onclick="ElemClick('fld_4002041C.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_4002041C.10" onclick="ElemClick('fld_4002041C.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_4002041C.12" onclick="ElemClick('fld_4002041C.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_4002041C.14" onclick="ElemClick('fld_4002041C.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020420"><details ontoggle="ElemCh('reg_40020420');"><summary>0x40020420<b style="margin: 20px;">CNTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content" name="fld_40020420.0" onclick="ElemClick('fld_40020420.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020424"><details ontoggle="ElemCh('reg_40020424');"><summary>0x40020424<b style="margin: 20px;">PADDR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020424.0" onclick="ElemClick('fld_40020424.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020428"><details ontoggle="ElemCh('reg_40020428');"><summary>0x40020428<b style="margin: 20px;">MADDR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content" name="fld_40020428.0" onclick="ElemClick('fld_40020428.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002042C"><details ontoggle="ElemCh('reg_4002042C');"><summary>0x4002042C<b style="margin: 20px;">M1ADDR2</b>//   DMA channel 2 memory address 1 register</summary>
<ul>
<li class="content" name="fld_4002042C.0" onclick="ElemClick('fld_4002042C.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020430"><details ontoggle="ElemCh('reg_40020430');"><summary>0x40020430<b style="margin: 20px;">CFGR3</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020430.0" onclick="ElemClick('fld_40020430.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020430.1" onclick="ElemClick('fld_40020430.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020430.2" onclick="ElemClick('fld_40020430.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020430.3" onclick="ElemClick('fld_40020430.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020430.4" onclick="ElemClick('fld_40020430.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020430.5" onclick="ElemClick('fld_40020430.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020430.6" onclick="ElemClick('fld_40020430.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020430.7" onclick="ElemClick('fld_40020430.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020430.8" onclick="ElemClick('fld_40020430.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020430.10" onclick="ElemClick('fld_40020430.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020430.12" onclick="ElemClick('fld_40020430.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020430.14" onclick="ElemClick('fld_40020430.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020434"><details ontoggle="ElemCh('reg_40020434');"><summary>0x40020434<b style="margin: 20px;">CNTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content" name="fld_40020434.0" onclick="ElemClick('fld_40020434.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020438"><details ontoggle="ElemCh('reg_40020438');"><summary>0x40020438<b style="margin: 20px;">PADDR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020438.0" onclick="ElemClick('fld_40020438.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002043C"><details ontoggle="ElemCh('reg_4002043C');"><summary>0x4002043C<b style="margin: 20px;">MADDR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content" name="fld_4002043C.0" onclick="ElemClick('fld_4002043C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020440"><details ontoggle="ElemCh('reg_40020440');"><summary>0x40020440<b style="margin: 20px;">M1ADDR3</b>//   DMA channel 3 memory address 1 register</summary>
<ul>
<li class="content" name="fld_40020440.0" onclick="ElemClick('fld_40020440.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020444"><details ontoggle="ElemCh('reg_40020444');"><summary>0x40020444<b style="margin: 20px;">CFGR4</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020444.0" onclick="ElemClick('fld_40020444.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020444.1" onclick="ElemClick('fld_40020444.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020444.2" onclick="ElemClick('fld_40020444.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020444.3" onclick="ElemClick('fld_40020444.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020444.4" onclick="ElemClick('fld_40020444.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020444.5" onclick="ElemClick('fld_40020444.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020444.6" onclick="ElemClick('fld_40020444.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020444.7" onclick="ElemClick('fld_40020444.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020444.8" onclick="ElemClick('fld_40020444.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020444.10" onclick="ElemClick('fld_40020444.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020444.12" onclick="ElemClick('fld_40020444.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020444.14" onclick="ElemClick('fld_40020444.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020448"><details ontoggle="ElemCh('reg_40020448');"><summary>0x40020448<b style="margin: 20px;">CNTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content" name="fld_40020448.0" onclick="ElemClick('fld_40020448.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_4002044C"><details ontoggle="ElemCh('reg_4002044C');"><summary>0x4002044C<b style="margin: 20px;">PADDR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content" name="fld_4002044C.0" onclick="ElemClick('fld_4002044C.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020450"><details ontoggle="ElemCh('reg_40020450');"><summary>0x40020450<b style="margin: 20px;">MADDR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content" name="fld_40020450.0" onclick="ElemClick('fld_40020450.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020454"><details ontoggle="ElemCh('reg_40020454');"><summary>0x40020454<b style="margin: 20px;">M1ADDR4</b>//   DMA channel 4 memory address 2 register</summary>
<ul>
<li class="content" name="fld_40020454.0" onclick="ElemClick('fld_40020454.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020458"><details ontoggle="ElemCh('reg_40020458');"><summary>0x40020458<b style="margin: 20px;">CFGR5</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020458.0" onclick="ElemClick('fld_40020458.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020458.1" onclick="ElemClick('fld_40020458.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020458.2" onclick="ElemClick('fld_40020458.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020458.3" onclick="ElemClick('fld_40020458.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020458.4" onclick="ElemClick('fld_40020458.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020458.5" onclick="ElemClick('fld_40020458.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020458.6" onclick="ElemClick('fld_40020458.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020458.7" onclick="ElemClick('fld_40020458.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020458.8" onclick="ElemClick('fld_40020458.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020458.10" onclick="ElemClick('fld_40020458.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020458.12" onclick="ElemClick('fld_40020458.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020458.14" onclick="ElemClick('fld_40020458.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4002045C"><details ontoggle="ElemCh('reg_4002045C');"><summary>0x4002045C<b style="margin: 20px;">CNTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content" name="fld_4002045C.0" onclick="ElemClick('fld_4002045C.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020460"><details ontoggle="ElemCh('reg_40020460');"><summary>0x40020460<b style="margin: 20px;">PADDR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020460.0" onclick="ElemClick('fld_40020460.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020464"><details ontoggle="ElemCh('reg_40020464');"><summary>0x40020464<b style="margin: 20px;">MADDR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content" name="fld_40020464.0" onclick="ElemClick('fld_40020464.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020468"><details ontoggle="ElemCh('reg_40020468');"><summary>0x40020468<b style="margin: 20px;">M1ADDR5</b>//   DMA channel 5 memory address 2 register</summary>
<ul>
<li class="content" name="fld_40020468.0" onclick="ElemClick('fld_40020468.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002046C"><details ontoggle="ElemCh('reg_4002046C');"><summary>0x4002046C<b style="margin: 20px;">CFGR6</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_4002046C.0" onclick="ElemClick('fld_4002046C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_4002046C.1" onclick="ElemClick('fld_4002046C.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_4002046C.2" onclick="ElemClick('fld_4002046C.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_4002046C.3" onclick="ElemClick('fld_4002046C.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_4002046C.4" onclick="ElemClick('fld_4002046C.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_4002046C.5" onclick="ElemClick('fld_4002046C.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_4002046C.6" onclick="ElemClick('fld_4002046C.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_4002046C.7" onclick="ElemClick('fld_4002046C.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_4002046C.8" onclick="ElemClick('fld_4002046C.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_4002046C.10" onclick="ElemClick('fld_4002046C.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_4002046C.12" onclick="ElemClick('fld_4002046C.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_4002046C.14" onclick="ElemClick('fld_4002046C.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020470"><details ontoggle="ElemCh('reg_40020470');"><summary>0x40020470<b style="margin: 20px;">CNTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content" name="fld_40020470.0" onclick="ElemClick('fld_40020470.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020474"><details ontoggle="ElemCh('reg_40020474');"><summary>0x40020474<b style="margin: 20px;">PADDR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020474.0" onclick="ElemClick('fld_40020474.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020478"><details ontoggle="ElemCh('reg_40020478');"><summary>0x40020478<b style="margin: 20px;">MADDR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content" name="fld_40020478.0" onclick="ElemClick('fld_40020478.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002047C"><details ontoggle="ElemCh('reg_4002047C');"><summary>0x4002047C<b style="margin: 20px;">M1ADDR6</b>//   DMA channel 6 memory address 2 register</summary>
<ul>
<li class="content" name="fld_4002047C.0" onclick="ElemClick('fld_4002047C.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020480"><details ontoggle="ElemCh('reg_40020480');"><summary>0x40020480<b style="margin: 20px;">CFGR7</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020480.0" onclick="ElemClick('fld_40020480.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020480.1" onclick="ElemClick('fld_40020480.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020480.2" onclick="ElemClick('fld_40020480.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020480.3" onclick="ElemClick('fld_40020480.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020480.4" onclick="ElemClick('fld_40020480.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020480.5" onclick="ElemClick('fld_40020480.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020480.6" onclick="ElemClick('fld_40020480.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020480.7" onclick="ElemClick('fld_40020480.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020480.8" onclick="ElemClick('fld_40020480.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020480.10" onclick="ElemClick('fld_40020480.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020480.12" onclick="ElemClick('fld_40020480.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020480.14" onclick="ElemClick('fld_40020480.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020484"><details ontoggle="ElemCh('reg_40020484');"><summary>0x40020484<b style="margin: 20px;">CNTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content" name="fld_40020484.0" onclick="ElemClick('fld_40020484.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_40020488"><details ontoggle="ElemCh('reg_40020488');"><summary>0x40020488<b style="margin: 20px;">PADDR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content" name="fld_40020488.0" onclick="ElemClick('fld_40020488.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002048C"><details ontoggle="ElemCh('reg_4002048C');"><summary>0x4002048C<b style="margin: 20px;">MADDR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content" name="fld_4002048C.0" onclick="ElemClick('fld_4002048C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020490"><details ontoggle="ElemCh('reg_40020490');"><summary>0x40020490<b style="margin: 20px;">M1ADDR7</b>//   DMA channel 7 memory address 2 register</summary>
<ul>
<li class="content" name="fld_40020490.0" onclick="ElemClick('fld_40020490.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_40020494"><details ontoggle="ElemCh('reg_40020494');"><summary>0x40020494<b style="margin: 20px;">CFGR8</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content" name="fld_40020494.0" onclick="ElemClick('fld_40020494.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content" name="fld_40020494.1" onclick="ElemClick('fld_40020494.1');">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40020494.2" onclick="ElemClick('fld_40020494.2');">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content" name="fld_40020494.3" onclick="ElemClick('fld_40020494.3');">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content" name="fld_40020494.4" onclick="ElemClick('fld_40020494.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content" name="fld_40020494.5" onclick="ElemClick('fld_40020494.5');">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content" name="fld_40020494.6" onclick="ElemClick('fld_40020494.6');">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content" name="fld_40020494.7" onclick="ElemClick('fld_40020494.7');">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content" name="fld_40020494.8" onclick="ElemClick('fld_40020494.8');">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content" name="fld_40020494.10" onclick="ElemClick('fld_40020494.10');">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content" name="fld_40020494.12" onclick="ElemClick('fld_40020494.12');">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content" name="fld_40020494.14" onclick="ElemClick('fld_40020494.14');">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40020498"><details ontoggle="ElemCh('reg_40020498');"><summary>0x40020498<b style="margin: 20px;">CNTR8</b>//   DMA channel 8 number of data register</summary>
<ul>
<li class="content" name="fld_40020498.0" onclick="ElemClick('fld_40020498.0');">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_4002049C"><details ontoggle="ElemCh('reg_4002049C');"><summary>0x4002049C<b style="margin: 20px;">PADDR8</b>//   DMA channel 8 peripheral address register</summary>
<ul>
<li class="content" name="fld_4002049C.0" onclick="ElemClick('fld_4002049C.0');">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content" name="reg_400204A0"><details ontoggle="ElemCh('reg_400204A0');"><summary>0x400204A0<b style="margin: 20px;">MADDR8</b>//   DMA channel 8 memory address register</summary>
<ul>
<li class="content" name="fld_400204A0.0" onclick="ElemClick('fld_400204A0.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content" name="reg_400204A4"><details ontoggle="ElemCh('reg_400204A4');"><summary>0x400204A4<b style="margin: 20px;">M1ADDR8</b>//   DMA channel 8 memory address 2 register</summary>
<ul>
<li class="content" name="fld_400204A4.0" onclick="ElemClick('fld_400204A4.0');">
[0:31]<b style="margin: 20px;">M1A</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40020400.102" onclick="ElemClick('isr_40020400.102');">[102]  <b>DMA2_CH1</b>    //    DMA2 Channel1 global interrupt</li>
<li class="content" name="isr_40020400.103" onclick="ElemClick('isr_40020400.103');">[103]  <b>DMA2_CH2</b>    //    DMA2 Channel2 global interrupt</li>
<li class="content" name="isr_40020400.104" onclick="ElemClick('isr_40020400.104');">[104]  <b>DMA2_CH3</b>    //    DMA2 Channel3 global interrupt</li>
<li class="content" name="isr_40020400.105" onclick="ElemClick('isr_40020400.105');">[105]  <b>DMA2_CH4</b>    //    DMA2 Channel4 global interrupt</li>
<li class="content" name="isr_40020400.106" onclick="ElemClick('isr_40020400.106');">[106]  <b>DMA2_CH5</b>    //    DMA2 Channel5 global interrupt</li>
<li class="content" name="isr_40020400.107" onclick="ElemClick('isr_40020400.107');">[107]  <b>DMA2_CH6</b>    //    DMA2 Channel6 global interrupt</li>
<li class="content" name="isr_40020400.108" onclick="ElemClick('isr_40020400.108');">[108]  <b>DMA2_CH7</b>    //    DMA2 Channel7 global interrupt</li>
<li class="content" name="isr_40020400.109" onclick="ElemClick('isr_40020400.109');">[109]  <b>DMA2_CH8</b>    //    DMA2 Channel8 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40020800"><details ontoggle="ElemCh('per_40020800');"><summary>0x40020800<b style="margin: 20px;">DMAMUX</b>// DMA request multiplexer</summary>
<ul>
<li class="content" name="reg_40020800"><details ontoggle="ElemCh('reg_40020800');"><summary>0x40020800<b style="margin: 20px;">DMAMUX1_4_CFGR</b>//   DMA request multiplexer channels 1 to 4 configuration registers</summary>
<ul>
<li class="content" name="fld_40020800.0" onclick="ElemClick('fld_40020800.0');">
[0:6]<b style="margin: 20px;">CHANNEL1_MUX</b> (def=0x0)    //    DMA request multiplexer channels 1 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020800.8" onclick="ElemClick('fld_40020800.8');">
[8:14]<b style="margin: 20px;">CHANNEL2_MUX</b> (def=0x0)    //    DMA request multiplexer channels 2 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020800.16" onclick="ElemClick('fld_40020800.16');">
[16:22]<b style="margin: 20px;">CHANNEL3_MUX</b> (def=0x0)    //    DMA request multiplexer channels 3 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020800.24" onclick="ElemClick('fld_40020800.24');">
[24:30]<b style="margin: 20px;">CHANNEL4_MUX</b> (def=0x0)    //    DMA request multiplexer channels 4 intput to the volunteer configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40020804"><details ontoggle="ElemCh('reg_40020804');"><summary>0x40020804<b style="margin: 20px;">DMAMUX5_8_CFGR</b>//   DMA request multiplexer channels 5 to 8 configuration registers</summary>
<ul>
<li class="content" name="fld_40020804.0" onclick="ElemClick('fld_40020804.0');">
[0:6]<b style="margin: 20px;">CHANNEL5_MUX</b> (def=0x0)    //    DMA request multiplexer channels 5 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020804.8" onclick="ElemClick('fld_40020804.8');">
[8:14]<b style="margin: 20px;">CHANNEL6_MUX</b> (def=0x0)    //    DMA request multiplexer channels 6 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020804.16" onclick="ElemClick('fld_40020804.16');">
[16:22]<b style="margin: 20px;">CHANNEL7_MUX</b> (def=0x0)    //    DMA request multiplexer channels 7 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020804.24" onclick="ElemClick('fld_40020804.24');">
[24:30]<b style="margin: 20px;">CHANNEL8_MUX</b> (def=0x0)    //    DMA request multiplexer channels 8 intput to the volunteer configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40020808"><details ontoggle="ElemCh('reg_40020808');"><summary>0x40020808<b style="margin: 20px;">DMAMUX9_12_CFGR</b>//   DMA request multiplexer channels 9 to 12 configuration registers</summary>
<ul>
<li class="content" name="fld_40020808.0" onclick="ElemClick('fld_40020808.0');">
[0:6]<b style="margin: 20px;">CHANNEL9_MUX</b> (def=0x0)    //    DMA request multiplexer channels 9 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020808.8" onclick="ElemClick('fld_40020808.8');">
[8:14]<b style="margin: 20px;">CHANNEL10_MUX</b> (def=0x0)    //    DMA request multiplexer channels 10 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020808.16" onclick="ElemClick('fld_40020808.16');">
[16:22]<b style="margin: 20px;">CHANNEL11_MUX</b> (def=0x0)    //    DMA request multiplexer channels 11 intput to the volunteer configuration
</li>
<li class="content" name="fld_40020808.24" onclick="ElemClick('fld_40020808.24');">
[24:30]<b style="margin: 20px;">CHANNEL12_MUX</b> (def=0x0)    //    DMA request multiplexer channels 12 intput to the volunteer configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_4002080C"><details ontoggle="ElemCh('reg_4002080C');"><summary>0x4002080C<b style="margin: 20px;">DMAMUX13_16_CFGR</b>//   DMA request multiplexer channels 13 to 16 configuration registers</summary>
<ul>
<li class="content" name="fld_4002080C.0" onclick="ElemClick('fld_4002080C.0');">
[0:6]<b style="margin: 20px;">CHANNEL13_MUX</b> (def=0x0)    //    DMA request multiplexer channels 13 intput to the volunteer configuration
</li>
<li class="content" name="fld_4002080C.8" onclick="ElemClick('fld_4002080C.8');">
[8:14]<b style="margin: 20px;">CHANNEL14_MUX</b> (def=0x0)    //    DMA request multiplexer channels 14 intput to the volunteer configuration
</li>
<li class="content" name="fld_4002080C.16" onclick="ElemClick('fld_4002080C.16');">
[16:22]<b style="margin: 20px;">CHANNEL15_MUX</b> (def=0x0)    //    DMA request multiplexer channels 15 intput to the volunteer configuration
</li>
<li class="content" name="fld_4002080C.24" onclick="ElemClick('fld_4002080C.24');">
[24:30]<b style="margin: 20px;">CHANNEL16_MUX</b> (def=0x0)    //    DMA request multiplexer channels 16 intput to the volunteer configuration
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_1FFFF7E0"><details ontoggle="ElemCh('per_1FFFF7E0');"><summary>0x1FFFF7E0<b style="margin: 20px;">ESIG</b>//  ESIG configuration</summary>
<ul>
<li class="content" name="reg_1FFFF7E0"><details ontoggle="ElemCh('reg_1FFFF7E0');"><summary>0x1FFFF7E0<b style="margin: 20px;">FLACAP</b>//   Flash capecity register</summary>
<ul>
<li class="content" name="fld_1FFFF7E0.0" onclick="ElemClick('fld_1FFFF7E0.0');">
[0:15]<b style="margin: 20px;">F_SIZE</b> (def=0x0)    //    F_SIZE/kByte
</li>
</ul>
</details></li>
<li class="content" name="reg_1FFFF7E8"><details ontoggle="ElemCh('reg_1FFFF7E8');"><summary>0x1FFFF7E8<b style="margin: 20px;">UNIID1</b>//   UID register</summary>
<ul>
<li class="content" name="fld_1FFFF7E8.0" onclick="ElemClick('fld_1FFFF7E8.0');">
[0:31]<b style="margin: 20px;">U_ID</b> (def=0x0)    //    U_ID value
</li>
</ul>
</details></li>
<li class="content" name="reg_1FFFF7EC"><details ontoggle="ElemCh('reg_1FFFF7EC');"><summary>0x1FFFF7EC<b style="margin: 20px;">UNIID2</b>//   UID register</summary>
<ul>
<li class="content" name="fld_1FFFF7EC.0" onclick="ElemClick('fld_1FFFF7EC.0');">
[0:31]<b style="margin: 20px;">U_ID</b> (def=0x0)    //    U_ID value
</li>
</ul>
</details></li>
<li class="content" name="reg_1FFFF7F0"><details ontoggle="ElemCh('reg_1FFFF7F0');"><summary>0x1FFFF7F0<b style="margin: 20px;">UNIID3</b>//   Div register</summary>
<ul>
<li class="content" name="fld_1FFFF7F0.0" onclick="ElemClick('fld_1FFFF7F0.0');">
[0:31]<b style="margin: 20px;">U_ID</b> (def=0x0)    //    U_ID value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40012400"><details ontoggle="ElemCh('per_40012400');"><summary>0x40012400<b style="margin: 20px;">ADC1</b>// Analog to digital converter</summary>
<ul>
<li class="content" name="reg_40012400"><details ontoggle="ElemCh('reg_40012400');"><summary>0x40012400<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40012400.4" onclick="ElemClick('fld_40012400.4');">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content" name="fld_40012400.3" onclick="ElemClick('fld_40012400.3');">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content" name="fld_40012400.2" onclick="ElemClick('fld_40012400.2');">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content" name="fld_40012400.1" onclick="ElemClick('fld_40012400.1');">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content" name="fld_40012400.0" onclick="ElemClick('fld_40012400.0');">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40012404"><details ontoggle="ElemCh('reg_40012404');"><summary>0x40012404<b style="margin: 20px;">CTLR1</b>//   control register 1/TKEY_V_CTLR</summary>
<ul>
<li class="content" name="fld_40012404.31" onclick="ElemClick('fld_40012404.31');">
[31]<b style="margin: 20px;">SW_PRE</b> (def=0x0)    //    Channel pre-handoff is closed
</li>
<li class="content" name="fld_40012404.30" onclick="ElemClick('fld_40012404.30');">
[30]<b style="margin: 20px;">ANA_RST</b> (def=0x0)    //    simulation module reset enabled
</li>
<li class="content" name="fld_40012404.27" onclick="ElemClick('fld_40012404.27');">
[27:28]<b style="margin: 20px;">PGA</b> (def=0x0)    //    ADC_PGA
</li>
<li class="content" name="fld_40012404.26" onclick="ElemClick('fld_40012404.26');">
[26]<b style="margin: 20px;">BUFEN</b> (def=0x0)    //    TKEY_BUF_Enable
</li>
<li class="content" name="fld_40012404.25" onclick="ElemClick('fld_40012404.25');">
[25]<b style="margin: 20px;">TKITUNE</b> (def=0x0)    //    TKEY_I enable
</li>
<li class="content" name="fld_40012404.24" onclick="ElemClick('fld_40012404.24');">
[24]<b style="margin: 20px;">TKENABLE</b> (def=0x0)    //    TKEY enable, including TKEY_F and TKEY_V
</li>
<li class="content" name="fld_40012404.23" onclick="ElemClick('fld_40012404.23');">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content" name="fld_40012404.22" onclick="ElemClick('fld_40012404.22');">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content" name="fld_40012404.16" onclick="ElemClick('fld_40012404.16');">
[16:19]<b style="margin: 20px;">DUALMOD</b> (def=0x0)    //    Dual mode selection
</li>
<li class="content" name="fld_40012404.13" onclick="ElemClick('fld_40012404.13');">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content" name="fld_40012404.12" onclick="ElemClick('fld_40012404.12');">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content" name="fld_40012404.11" onclick="ElemClick('fld_40012404.11');">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content" name="fld_40012404.10" onclick="ElemClick('fld_40012404.10');">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content" name="fld_40012404.9" onclick="ElemClick('fld_40012404.9');">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content" name="fld_40012404.8" onclick="ElemClick('fld_40012404.8');">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode enable
</li>
<li class="content" name="fld_40012404.7" onclick="ElemClick('fld_40012404.7');">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content" name="fld_40012404.6" onclick="ElemClick('fld_40012404.6');">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content" name="fld_40012404.5" onclick="ElemClick('fld_40012404.5');">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content" name="fld_40012404.0" onclick="ElemClick('fld_40012404.0');">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40012408"><details ontoggle="ElemCh('reg_40012408');"><summary>0x40012408<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40012408.23" onclick="ElemClick('fld_40012408.23');">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content" name="fld_40012408.22" onclick="ElemClick('fld_40012408.22');">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content" name="fld_40012408.21" onclick="ElemClick('fld_40012408.21');">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content" name="fld_40012408.20" onclick="ElemClick('fld_40012408.20');">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content" name="fld_40012408.17" onclick="ElemClick('fld_40012408.17');">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content" name="fld_40012408.15" onclick="ElemClick('fld_40012408.15');">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content" name="fld_40012408.12" onclick="ElemClick('fld_40012408.12');">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content" name="fld_40012408.11" onclick="ElemClick('fld_40012408.11');">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content" name="fld_40012408.8" onclick="ElemClick('fld_40012408.8');">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content" name="fld_40012408.7" onclick="ElemClick('fld_40012408.7');">
[7]<b style="margin: 20px;">ADC_LP</b> (def=0x0)    //    ADC low power mode control
</li>
<li class="content" name="fld_40012408.6" onclick="ElemClick('fld_40012408.6');">
[6]<b style="margin: 20px;">CAL_AUTO</b> (def=0x0)    //    the hardware automatic calibration
</li>
<li class="content" name="fld_40012408.4" onclick="ElemClick('fld_40012408.4');">
[4:5]<b style="margin: 20px;">CAL_VOL</b> (def=0x0)    //    calibration voltage configuration
</li>
<li class="content" name="fld_40012408.3" onclick="ElemClick('fld_40012408.3');">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content" name="fld_40012408.2" onclick="ElemClick('fld_40012408.2');">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content" name="fld_40012408.1" onclick="ElemClick('fld_40012408.1');">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content" name="fld_40012408.0" onclick="ElemClick('fld_40012408.0');">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content" name="reg_4001240C"><details ontoggle="ElemCh('reg_4001240C');"><summary>0x4001240C<b style="margin: 20px;">SAMPTR1_CHARGE1</b>//   sample time register 1</summary>
<ul>
<li class="content" name="fld_4001240C.0" onclick="ElemClick('fld_4001240C.0');">
[0:2]<b style="margin: 20px;">SMP10_TKCG10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content" name="fld_4001240C.3" onclick="ElemClick('fld_4001240C.3');">
[3:5]<b style="margin: 20px;">SMP11_TKCG11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content" name="fld_4001240C.6" onclick="ElemClick('fld_4001240C.6');">
[6:8]<b style="margin: 20px;">SMP12_TKCG12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content" name="fld_4001240C.9" onclick="ElemClick('fld_4001240C.9');">
[9:11]<b style="margin: 20px;">SMP13_TKCG13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content" name="fld_4001240C.12" onclick="ElemClick('fld_4001240C.12');">
[12:14]<b style="margin: 20px;">SMP14_TKCG14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content" name="fld_4001240C.15" onclick="ElemClick('fld_4001240C.15');">
[15:17]<b style="margin: 20px;">SMP15_TKCG15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content" name="fld_4001240C.18" onclick="ElemClick('fld_4001240C.18');">
[18:20]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content" name="fld_4001240C.21" onclick="ElemClick('fld_4001240C.21');">
[21:23]<b style="margin: 20px;">SMP17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012410"><details ontoggle="ElemCh('reg_40012410');"><summary>0x40012410<b style="margin: 20px;">SAMPTR2_CHARGE2</b>//   sample time register 2</summary>
<ul>
<li class="content" name="fld_40012410.0" onclick="ElemClick('fld_40012410.0');">
[0:2]<b style="margin: 20px;">SMP0_TKCG0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content" name="fld_40012410.3" onclick="ElemClick('fld_40012410.3');">
[3:5]<b style="margin: 20px;">SMP1_TKCG1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content" name="fld_40012410.6" onclick="ElemClick('fld_40012410.6');">
[6:8]<b style="margin: 20px;">SMP2_TKCG2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content" name="fld_40012410.9" onclick="ElemClick('fld_40012410.9');">
[9:11]<b style="margin: 20px;">SMP3_TKCG3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content" name="fld_40012410.12" onclick="ElemClick('fld_40012410.12');">
[12:14]<b style="margin: 20px;">SMP4_TKCG4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content" name="fld_40012410.15" onclick="ElemClick('fld_40012410.15');">
[15:17]<b style="margin: 20px;">SMP5_TKCG5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content" name="fld_40012410.18" onclick="ElemClick('fld_40012410.18');">
[18:20]<b style="margin: 20px;">SMP6_TKCG6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content" name="fld_40012410.21" onclick="ElemClick('fld_40012410.21');">
[21:23]<b style="margin: 20px;">SMP7_TKCG7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content" name="fld_40012410.24" onclick="ElemClick('fld_40012410.24');">
[24:26]<b style="margin: 20px;">SMP8_TKCG8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content" name="fld_40012410.27" onclick="ElemClick('fld_40012410.27');">
[27:29]<b style="margin: 20px;">SMP9_TKCG9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012414"><details ontoggle="ElemCh('reg_40012414');"><summary>0x40012414<b style="margin: 20px;">IOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012414.0" onclick="ElemClick('fld_40012414.0');">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012418"><details ontoggle="ElemCh('reg_40012418');"><summary>0x40012418<b style="margin: 20px;">IOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012418.0" onclick="ElemClick('fld_40012418.0');">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_4001241C"><details ontoggle="ElemCh('reg_4001241C');"><summary>0x4001241C<b style="margin: 20px;">IOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_4001241C.0" onclick="ElemClick('fld_4001241C.0');">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012420"><details ontoggle="ElemCh('reg_40012420');"><summary>0x40012420<b style="margin: 20px;">IOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012420.0" onclick="ElemClick('fld_40012420.0');">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012424"><details ontoggle="ElemCh('reg_40012424');"><summary>0x40012424<b style="margin: 20px;">WDHTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content" name="fld_40012424.0" onclick="ElemClick('fld_40012424.0');">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_40012428"><details ontoggle="ElemCh('reg_40012428');"><summary>0x40012428<b style="margin: 20px;">WDLTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content" name="fld_40012428.0" onclick="ElemClick('fld_40012428.0');">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_4001242C"><details ontoggle="ElemCh('reg_4001242C');"><summary>0x4001242C<b style="margin: 20px;">RSQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content" name="fld_4001242C.20" onclick="ElemClick('fld_4001242C.20');">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content" name="fld_4001242C.15" onclick="ElemClick('fld_4001242C.15');">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content" name="fld_4001242C.10" onclick="ElemClick('fld_4001242C.10');">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content" name="fld_4001242C.5" onclick="ElemClick('fld_4001242C.5');">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content" name="fld_4001242C.0" onclick="ElemClick('fld_4001242C.0');">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012430"><details ontoggle="ElemCh('reg_40012430');"><summary>0x40012430<b style="margin: 20px;">RSQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content" name="fld_40012430.25" onclick="ElemClick('fld_40012430.25');">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.20" onclick="ElemClick('fld_40012430.20');">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.15" onclick="ElemClick('fld_40012430.15');">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.10" onclick="ElemClick('fld_40012430.10');">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.5" onclick="ElemClick('fld_40012430.5');">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content" name="fld_40012430.0" onclick="ElemClick('fld_40012430.0');">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012434"><details ontoggle="ElemCh('reg_40012434');"><summary>0x40012434<b style="margin: 20px;">RSQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content" name="fld_40012434.25" onclick="ElemClick('fld_40012434.25');">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content" name="fld_40012434.20" onclick="ElemClick('fld_40012434.20');">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content" name="fld_40012434.15" onclick="ElemClick('fld_40012434.15');">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content" name="fld_40012434.10" onclick="ElemClick('fld_40012434.10');">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content" name="fld_40012434.5" onclick="ElemClick('fld_40012434.5');">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content" name="fld_40012434.0" onclick="ElemClick('fld_40012434.0');">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012438"><details ontoggle="ElemCh('reg_40012438');"><summary>0x40012438<b style="margin: 20px;">ISQR</b>//   injected sequence register</summary>
<ul>
<li class="content" name="fld_40012438.20" onclick="ElemClick('fld_40012438.20');">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content" name="fld_40012438.15" onclick="ElemClick('fld_40012438.15');">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content" name="fld_40012438.10" onclick="ElemClick('fld_40012438.10');">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content" name="fld_40012438.5" onclick="ElemClick('fld_40012438.5');">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content" name="fld_40012438.0" onclick="ElemClick('fld_40012438.0');">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_4001243C"><details ontoggle="ElemCh('reg_4001243C');"><summary>0x4001243C<b style="margin: 20px;">IDATAR1_CHGOFFSET</b>//   injected data register x_Charge data offset for injected channel x</summary>
<ul>
<li class="content" name="fld_4001243C.0" onclick="ElemClick('fld_4001243C.0');">
[0:15]<b style="margin: 20px;">IDATA_TKCGOFFSET</b> (def=0x0)    //    Injected data_Touch key charge data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012440"><details ontoggle="ElemCh('reg_40012440');"><summary>0x40012440<b style="margin: 20px;">IDATAR2</b>//   injected data register x</summary>
<ul>
<li class="content" name="fld_40012440.0" onclick="ElemClick('fld_40012440.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012444"><details ontoggle="ElemCh('reg_40012444');"><summary>0x40012444<b style="margin: 20px;">IDATAR3</b>//   injected data register x</summary>
<ul>
<li class="content" name="fld_40012444.0" onclick="ElemClick('fld_40012444.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012448"><details ontoggle="ElemCh('reg_40012448');"><summary>0x40012448<b style="margin: 20px;">IDATAR4</b>//   injected data register x</summary>
<ul>
<li class="content" name="fld_40012448.0" onclick="ElemClick('fld_40012448.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001244C"><details ontoggle="ElemCh('reg_4001244C');"><summary>0x4001244C<b style="margin: 20px;">RDATAR_DR</b>//   regular data register</summary>
<ul>
<li class="content" name="fld_4001244C.0" onclick="ElemClick('fld_4001244C.0');">
[0:7]<b style="margin: 20px;">DATA0_7</b> (def=0x0)    //    Regular data
</li>
<li class="content" name="fld_4001244C.8" onclick="ElemClick('fld_4001244C.8');">
[8:15]<b style="margin: 20px;">DATA8_15</b> (def=0x0)    //    Regular data
</li>
<li class="content" name="fld_4001244C.16" onclick="ElemClick('fld_4001244C.16');">
[16:31]<b style="margin: 20px;">ADC2DATA</b> (def=0x0)    //    converter data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001244C"><details ontoggle="ElemCh('reg_4001244C');"><summary>0x4001244C<b style="margin: 20px;">ACT_DCG</b>//   start and discharge time register</summary>
<ul>
<li class="content" name="fld_4001244C.0" onclick="ElemClick('fld_4001244C.0');">
[0:15]<b style="margin: 20px;">TKACT_DCG</b> (def=0x0)    //    Touch key start and discharge time register
</li>
</ul>
</details></li>
<li class="content" name="reg_40012454"><details ontoggle="ElemCh('reg_40012454');"><summary>0x40012454<b style="margin: 20px;">AUX</b>//   ADC time register</summary>
<ul>
<li class="content" name="fld_40012454.0" onclick="ElemClick('fld_40012454.0');">
[0]<b style="margin: 20px;">ADC_SMP_SEL0</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.1" onclick="ElemClick('fld_40012454.1');">
[1]<b style="margin: 20px;">ADC_SMP_SEL1</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.2" onclick="ElemClick('fld_40012454.2');">
[2]<b style="margin: 20px;">ADC_SMP_SEL2</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.3" onclick="ElemClick('fld_40012454.3');">
[3]<b style="margin: 20px;">ADC_SMP_SEL3</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.4" onclick="ElemClick('fld_40012454.4');">
[4]<b style="margin: 20px;">ADC_SMP_SEL4</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.5" onclick="ElemClick('fld_40012454.5');">
[5]<b style="margin: 20px;">ADC_SMP_SEL5</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.6" onclick="ElemClick('fld_40012454.6');">
[6]<b style="margin: 20px;">ADC_SMP_SEL6</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.7" onclick="ElemClick('fld_40012454.7');">
[7]<b style="margin: 20px;">ADC_SMP_SEL7</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.8" onclick="ElemClick('fld_40012454.8');">
[8]<b style="margin: 20px;">ADC_SMP_SEL8</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.9" onclick="ElemClick('fld_40012454.9');">
[9]<b style="margin: 20px;">ADC_SMP_SEL9</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.10" onclick="ElemClick('fld_40012454.10');">
[10]<b style="margin: 20px;">ADC_SMP_SEL10</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.11" onclick="ElemClick('fld_40012454.11');">
[11]<b style="margin: 20px;">ADC_SMP_SEL11</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.12" onclick="ElemClick('fld_40012454.12');">
[12]<b style="margin: 20px;">ADC_SMP_SEL12</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.13" onclick="ElemClick('fld_40012454.13');">
[13]<b style="margin: 20px;">ADC_SMP_SEL13</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.14" onclick="ElemClick('fld_40012454.14');">
[14]<b style="margin: 20px;">ADC_SMP_SEL14</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.15" onclick="ElemClick('fld_40012454.15');">
[15]<b style="margin: 20px;">ADC_SMP_SEL15</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.16" onclick="ElemClick('fld_40012454.16');">
[16]<b style="margin: 20px;">ADC_SMP_SEL16</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.17" onclick="ElemClick('fld_40012454.17');">
[17]<b style="margin: 20px;">ADC_SMP_SEL17</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012454.31" onclick="ElemClick('fld_40012454.31');">
[31]<b style="margin: 20px;">ADC_TO_DFSDM</b> (def=0x0)    //    ADC module samples data to DFSDM
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40012400.69" onclick="ElemClick('isr_40012400.69');">[69]  <b>ADC</b>    //    ADC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40012800"><details ontoggle="ElemCh('per_40012800');"><summary>0x40012800<b style="margin: 20px;">ADC2</b>// </summary>
<ul>
<li class="content" name="reg_40012858"><details ontoggle="ElemCh('reg_40012858');"><summary>0x40012858<b style="margin: 20px;">ADC2_DRV</b>//   ADC TOUCHKEY shielded register</summary>
<ul>
<li class="content" name="fld_40012858.0" onclick="ElemClick('fld_40012858.0');">
[0:15]<b style="margin: 20px;">TKEY_DRV_OUTEN</b> (def=0x0)    //    TOUCHKEY shielded each channel enable
</li>
<li class="content" name="fld_40012858.16" onclick="ElemClick('fld_40012858.16');">
[16]<b style="margin: 20px;">TKEY_DRV_EN</b> (def=0x0)    //    TOUCHKEY shielded enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40012800"><details ontoggle="ElemCh('reg_40012800');"><summary>0x40012800<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40012800.4" onclick="ElemClick('fld_40012800.4');">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content" name="fld_40012800.3" onclick="ElemClick('fld_40012800.3');">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content" name="fld_40012800.2" onclick="ElemClick('fld_40012800.2');">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content" name="fld_40012800.1" onclick="ElemClick('fld_40012800.1');">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content" name="fld_40012800.0" onclick="ElemClick('fld_40012800.0');">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40012804"><details ontoggle="ElemCh('reg_40012804');"><summary>0x40012804<b style="margin: 20px;">CTLR1</b>//   control register 1/TKEY_V_CTLR</summary>
<ul>
<li class="content" name="fld_40012804.31" onclick="ElemClick('fld_40012804.31');">
[31]<b style="margin: 20px;">SW_PRE</b> (def=0x0)    //    Channel pre-handoff is closed
</li>
<li class="content" name="fld_40012804.30" onclick="ElemClick('fld_40012804.30');">
[30]<b style="margin: 20px;">ANA_RST</b> (def=0x0)    //    simulation module reset enabled
</li>
<li class="content" name="fld_40012804.27" onclick="ElemClick('fld_40012804.27');">
[27:28]<b style="margin: 20px;">PGA</b> (def=0x0)    //    ADC_PGA
</li>
<li class="content" name="fld_40012804.26" onclick="ElemClick('fld_40012804.26');">
[26]<b style="margin: 20px;">BUFEN</b> (def=0x0)    //    TKEY_BUF_Enable
</li>
<li class="content" name="fld_40012804.25" onclick="ElemClick('fld_40012804.25');">
[25]<b style="margin: 20px;">TKITUNE</b> (def=0x0)    //    TKEY_I enable
</li>
<li class="content" name="fld_40012804.24" onclick="ElemClick('fld_40012804.24');">
[24]<b style="margin: 20px;">TKENABLE</b> (def=0x0)    //    TKEY enable, including TKEY_F and TKEY_V
</li>
<li class="content" name="fld_40012804.23" onclick="ElemClick('fld_40012804.23');">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content" name="fld_40012804.22" onclick="ElemClick('fld_40012804.22');">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content" name="fld_40012804.16" onclick="ElemClick('fld_40012804.16');">
[16:19]<b style="margin: 20px;">DUALMOD</b> (def=0x0)    //    Dual mode selection
</li>
<li class="content" name="fld_40012804.13" onclick="ElemClick('fld_40012804.13');">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content" name="fld_40012804.12" onclick="ElemClick('fld_40012804.12');">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content" name="fld_40012804.11" onclick="ElemClick('fld_40012804.11');">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content" name="fld_40012804.10" onclick="ElemClick('fld_40012804.10');">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content" name="fld_40012804.9" onclick="ElemClick('fld_40012804.9');">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content" name="fld_40012804.8" onclick="ElemClick('fld_40012804.8');">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode enable
</li>
<li class="content" name="fld_40012804.7" onclick="ElemClick('fld_40012804.7');">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content" name="fld_40012804.6" onclick="ElemClick('fld_40012804.6');">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content" name="fld_40012804.5" onclick="ElemClick('fld_40012804.5');">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content" name="fld_40012804.0" onclick="ElemClick('fld_40012804.0');">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40012808"><details ontoggle="ElemCh('reg_40012808');"><summary>0x40012808<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40012808.23" onclick="ElemClick('fld_40012808.23');">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content" name="fld_40012808.22" onclick="ElemClick('fld_40012808.22');">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content" name="fld_40012808.21" onclick="ElemClick('fld_40012808.21');">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content" name="fld_40012808.20" onclick="ElemClick('fld_40012808.20');">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content" name="fld_40012808.17" onclick="ElemClick('fld_40012808.17');">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content" name="fld_40012808.15" onclick="ElemClick('fld_40012808.15');">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content" name="fld_40012808.12" onclick="ElemClick('fld_40012808.12');">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content" name="fld_40012808.11" onclick="ElemClick('fld_40012808.11');">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content" name="fld_40012808.8" onclick="ElemClick('fld_40012808.8');">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content" name="fld_40012808.7" onclick="ElemClick('fld_40012808.7');">
[7]<b style="margin: 20px;">ADC_LP</b> (def=0x0)    //    ADC low power mode control
</li>
<li class="content" name="fld_40012808.6" onclick="ElemClick('fld_40012808.6');">
[6]<b style="margin: 20px;">CAL_AUTO</b> (def=0x0)    //    the hardware automatic calibration
</li>
<li class="content" name="fld_40012808.4" onclick="ElemClick('fld_40012808.4');">
[4:5]<b style="margin: 20px;">CAL_VOL</b> (def=0x0)    //    calibration voltage configuration
</li>
<li class="content" name="fld_40012808.3" onclick="ElemClick('fld_40012808.3');">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content" name="fld_40012808.2" onclick="ElemClick('fld_40012808.2');">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content" name="fld_40012808.1" onclick="ElemClick('fld_40012808.1');">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content" name="fld_40012808.0" onclick="ElemClick('fld_40012808.0');">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content" name="reg_4001280C"><details ontoggle="ElemCh('reg_4001280C');"><summary>0x4001280C<b style="margin: 20px;">SAMPTR1_CHARGE1</b>//   sample time register 1</summary>
<ul>
<li class="content" name="fld_4001280C.0" onclick="ElemClick('fld_4001280C.0');">
[0:2]<b style="margin: 20px;">SMP10_TKCG10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content" name="fld_4001280C.3" onclick="ElemClick('fld_4001280C.3');">
[3:5]<b style="margin: 20px;">SMP11_TKCG11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content" name="fld_4001280C.6" onclick="ElemClick('fld_4001280C.6');">
[6:8]<b style="margin: 20px;">SMP12_TKCG12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content" name="fld_4001280C.9" onclick="ElemClick('fld_4001280C.9');">
[9:11]<b style="margin: 20px;">SMP13_TKCG13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content" name="fld_4001280C.12" onclick="ElemClick('fld_4001280C.12');">
[12:14]<b style="margin: 20px;">SMP14_TKCG14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content" name="fld_4001280C.15" onclick="ElemClick('fld_4001280C.15');">
[15:17]<b style="margin: 20px;">SMP15_TKCG15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content" name="fld_4001280C.18" onclick="ElemClick('fld_4001280C.18');">
[18:20]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content" name="fld_4001280C.21" onclick="ElemClick('fld_4001280C.21');">
[21:23]<b style="margin: 20px;">SMP17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012810"><details ontoggle="ElemCh('reg_40012810');"><summary>0x40012810<b style="margin: 20px;">SAMPTR2_CHARGE2</b>//   sample time register 2</summary>
<ul>
<li class="content" name="fld_40012810.0" onclick="ElemClick('fld_40012810.0');">
[0:2]<b style="margin: 20px;">SMP0_TKCG0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content" name="fld_40012810.3" onclick="ElemClick('fld_40012810.3');">
[3:5]<b style="margin: 20px;">SMP1_TKCG1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content" name="fld_40012810.6" onclick="ElemClick('fld_40012810.6');">
[6:8]<b style="margin: 20px;">SMP2_TKCG2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content" name="fld_40012810.9" onclick="ElemClick('fld_40012810.9');">
[9:11]<b style="margin: 20px;">SMP3_TKCG3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content" name="fld_40012810.12" onclick="ElemClick('fld_40012810.12');">
[12:14]<b style="margin: 20px;">SMP4_TKCG4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content" name="fld_40012810.15" onclick="ElemClick('fld_40012810.15');">
[15:17]<b style="margin: 20px;">SMP5_TKCG5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content" name="fld_40012810.18" onclick="ElemClick('fld_40012810.18');">
[18:20]<b style="margin: 20px;">SMP6_TKCG6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content" name="fld_40012810.21" onclick="ElemClick('fld_40012810.21');">
[21:23]<b style="margin: 20px;">SMP7_TKCG7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content" name="fld_40012810.24" onclick="ElemClick('fld_40012810.24');">
[24:26]<b style="margin: 20px;">SMP8_TKCG8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content" name="fld_40012810.27" onclick="ElemClick('fld_40012810.27');">
[27:29]<b style="margin: 20px;">SMP9_TKCG9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012814"><details ontoggle="ElemCh('reg_40012814');"><summary>0x40012814<b style="margin: 20px;">IOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012814.0" onclick="ElemClick('fld_40012814.0');">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012818"><details ontoggle="ElemCh('reg_40012818');"><summary>0x40012818<b style="margin: 20px;">IOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012818.0" onclick="ElemClick('fld_40012818.0');">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_4001281C"><details ontoggle="ElemCh('reg_4001281C');"><summary>0x4001281C<b style="margin: 20px;">IOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_4001281C.0" onclick="ElemClick('fld_4001281C.0');">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012820"><details ontoggle="ElemCh('reg_40012820');"><summary>0x40012820<b style="margin: 20px;">IOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content" name="fld_40012820.0" onclick="ElemClick('fld_40012820.0');">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012824"><details ontoggle="ElemCh('reg_40012824');"><summary>0x40012824<b style="margin: 20px;">WDHTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content" name="fld_40012824.0" onclick="ElemClick('fld_40012824.0');">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_40012828"><details ontoggle="ElemCh('reg_40012828');"><summary>0x40012828<b style="margin: 20px;">WDLTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content" name="fld_40012828.0" onclick="ElemClick('fld_40012828.0');">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_4001282C"><details ontoggle="ElemCh('reg_4001282C');"><summary>0x4001282C<b style="margin: 20px;">RSQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content" name="fld_4001282C.20" onclick="ElemClick('fld_4001282C.20');">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content" name="fld_4001282C.15" onclick="ElemClick('fld_4001282C.15');">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content" name="fld_4001282C.10" onclick="ElemClick('fld_4001282C.10');">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content" name="fld_4001282C.5" onclick="ElemClick('fld_4001282C.5');">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content" name="fld_4001282C.0" onclick="ElemClick('fld_4001282C.0');">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012830"><details ontoggle="ElemCh('reg_40012830');"><summary>0x40012830<b style="margin: 20px;">RSQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content" name="fld_40012830.25" onclick="ElemClick('fld_40012830.25');">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content" name="fld_40012830.20" onclick="ElemClick('fld_40012830.20');">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content" name="fld_40012830.15" onclick="ElemClick('fld_40012830.15');">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content" name="fld_40012830.10" onclick="ElemClick('fld_40012830.10');">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content" name="fld_40012830.5" onclick="ElemClick('fld_40012830.5');">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content" name="fld_40012830.0" onclick="ElemClick('fld_40012830.0');">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012834"><details ontoggle="ElemCh('reg_40012834');"><summary>0x40012834<b style="margin: 20px;">RSQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content" name="fld_40012834.25" onclick="ElemClick('fld_40012834.25');">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content" name="fld_40012834.20" onclick="ElemClick('fld_40012834.20');">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content" name="fld_40012834.15" onclick="ElemClick('fld_40012834.15');">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content" name="fld_40012834.10" onclick="ElemClick('fld_40012834.10');">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content" name="fld_40012834.5" onclick="ElemClick('fld_40012834.5');">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content" name="fld_40012834.0" onclick="ElemClick('fld_40012834.0');">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_40012838"><details ontoggle="ElemCh('reg_40012838');"><summary>0x40012838<b style="margin: 20px;">ISQR</b>//   injected sequence register</summary>
<ul>
<li class="content" name="fld_40012838.20" onclick="ElemClick('fld_40012838.20');">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content" name="fld_40012838.15" onclick="ElemClick('fld_40012838.15');">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content" name="fld_40012838.10" onclick="ElemClick('fld_40012838.10');">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content" name="fld_40012838.5" onclick="ElemClick('fld_40012838.5');">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content" name="fld_40012838.0" onclick="ElemClick('fld_40012838.0');">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content" name="reg_4001283C"><details ontoggle="ElemCh('reg_4001283C');"><summary>0x4001283C<b style="margin: 20px;">IDATAR1_CHGOFFSET</b>//   injected data register x_Charge data offset for injected channel x</summary>
<ul>
<li class="content" name="fld_4001283C.0" onclick="ElemClick('fld_4001283C.0');">
[0:15]<b style="margin: 20px;">IDATA_TKCGOFFSET</b> (def=0x0)    //    Injected data_Touch key charge data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content" name="reg_40012840"><details ontoggle="ElemCh('reg_40012840');"><summary>0x40012840<b style="margin: 20px;">IDATAR2</b>//   injected data register x</summary>
<ul>
<li class="content" name="fld_40012840.0" onclick="ElemClick('fld_40012840.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012844"><details ontoggle="ElemCh('reg_40012844');"><summary>0x40012844<b style="margin: 20px;">IDATAR3</b>//   injected data register x</summary>
<ul>
<li class="content" name="fld_40012844.0" onclick="ElemClick('fld_40012844.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_40012848"><details ontoggle="ElemCh('reg_40012848');"><summary>0x40012848<b style="margin: 20px;">IDATAR4</b>//   injected data register x</summary>
<ul>
<li class="content" name="fld_40012848.0" onclick="ElemClick('fld_40012848.0');">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001284C"><details ontoggle="ElemCh('reg_4001284C');"><summary>0x4001284C<b style="margin: 20px;">RDATAR_DR</b>//   regular data register</summary>
<ul>
<li class="content" name="fld_4001284C.0" onclick="ElemClick('fld_4001284C.0');">
[0:7]<b style="margin: 20px;">DATA0_7</b> (def=0x0)    //    Regular data
</li>
<li class="content" name="fld_4001284C.8" onclick="ElemClick('fld_4001284C.8');">
[8:15]<b style="margin: 20px;">DATA8_15</b> (def=0x0)    //    Regular data
</li>
<li class="content" name="fld_4001284C.16" onclick="ElemClick('fld_4001284C.16');">
[16:31]<b style="margin: 20px;">ADC2DATA</b> (def=0x0)    //    converter data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001284C"><details ontoggle="ElemCh('reg_4001284C');"><summary>0x4001284C<b style="margin: 20px;">ACT_DCG</b>//   start and discharge time register</summary>
<ul>
<li class="content" name="fld_4001284C.0" onclick="ElemClick('fld_4001284C.0');">
[0:15]<b style="margin: 20px;">TKACT_DCG</b> (def=0x0)    //    Touch key start and discharge time register
</li>
</ul>
</details></li>
<li class="content" name="reg_40012854"><details ontoggle="ElemCh('reg_40012854');"><summary>0x40012854<b style="margin: 20px;">AUX</b>//   ADC time register</summary>
<ul>
<li class="content" name="fld_40012854.0" onclick="ElemClick('fld_40012854.0');">
[0]<b style="margin: 20px;">ADC_SMP_SEL0</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.1" onclick="ElemClick('fld_40012854.1');">
[1]<b style="margin: 20px;">ADC_SMP_SEL1</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.2" onclick="ElemClick('fld_40012854.2');">
[2]<b style="margin: 20px;">ADC_SMP_SEL2</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.3" onclick="ElemClick('fld_40012854.3');">
[3]<b style="margin: 20px;">ADC_SMP_SEL3</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.4" onclick="ElemClick('fld_40012854.4');">
[4]<b style="margin: 20px;">ADC_SMP_SEL4</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.5" onclick="ElemClick('fld_40012854.5');">
[5]<b style="margin: 20px;">ADC_SMP_SEL5</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.6" onclick="ElemClick('fld_40012854.6');">
[6]<b style="margin: 20px;">ADC_SMP_SEL6</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.7" onclick="ElemClick('fld_40012854.7');">
[7]<b style="margin: 20px;">ADC_SMP_SEL7</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.8" onclick="ElemClick('fld_40012854.8');">
[8]<b style="margin: 20px;">ADC_SMP_SEL8</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.9" onclick="ElemClick('fld_40012854.9');">
[9]<b style="margin: 20px;">ADC_SMP_SEL9</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.10" onclick="ElemClick('fld_40012854.10');">
[10]<b style="margin: 20px;">ADC_SMP_SEL10</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.11" onclick="ElemClick('fld_40012854.11');">
[11]<b style="margin: 20px;">ADC_SMP_SEL11</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.12" onclick="ElemClick('fld_40012854.12');">
[12]<b style="margin: 20px;">ADC_SMP_SEL12</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.13" onclick="ElemClick('fld_40012854.13');">
[13]<b style="margin: 20px;">ADC_SMP_SEL13</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.14" onclick="ElemClick('fld_40012854.14');">
[14]<b style="margin: 20px;">ADC_SMP_SEL14</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.15" onclick="ElemClick('fld_40012854.15');">
[15]<b style="margin: 20px;">ADC_SMP_SEL15</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.16" onclick="ElemClick('fld_40012854.16');">
[16]<b style="margin: 20px;">ADC_SMP_SEL16</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.17" onclick="ElemClick('fld_40012854.17');">
[17]<b style="margin: 20px;">ADC_SMP_SEL17</b> (def=0x0)    //    channel sampling time optional enable bit
</li>
<li class="content" name="fld_40012854.31" onclick="ElemClick('fld_40012854.31');">
[31]<b style="margin: 20px;">ADC_TO_DFSDM</b> (def=0x0)    //    ADC module samples data to DFSDM
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40012C00"><details ontoggle="ElemCh('per_40012C00');"><summary>0x40012C00<b style="margin: 20px;">TIM1</b>// Advanced timer</summary>
<ul>
<li class="content" name="reg_40012C00"><details ontoggle="ElemCh('reg_40012C00');"><summary>0x40012C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40012C00.15" onclick="ElemClick('fld_40012C00.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40012C00.14" onclick="ElemClick('fld_40012C00.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40012C00.8" onclick="ElemClick('fld_40012C00.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40012C00.7" onclick="ElemClick('fld_40012C00.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40012C00.5" onclick="ElemClick('fld_40012C00.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40012C00.4" onclick="ElemClick('fld_40012C00.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40012C00.3" onclick="ElemClick('fld_40012C00.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40012C00.2" onclick="ElemClick('fld_40012C00.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40012C00.1" onclick="ElemClick('fld_40012C00.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40012C00.0" onclick="ElemClick('fld_40012C00.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C04"><details ontoggle="ElemCh('reg_40012C04');"><summary>0x40012C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40012C04.14" onclick="ElemClick('fld_40012C04.14');">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content" name="fld_40012C04.13" onclick="ElemClick('fld_40012C04.13');">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content" name="fld_40012C04.12" onclick="ElemClick('fld_40012C04.12');">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content" name="fld_40012C04.11" onclick="ElemClick('fld_40012C04.11');">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content" name="fld_40012C04.10" onclick="ElemClick('fld_40012C04.10');">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content" name="fld_40012C04.9" onclick="ElemClick('fld_40012C04.9');">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content" name="fld_40012C04.8" onclick="ElemClick('fld_40012C04.8');">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content" name="fld_40012C04.7" onclick="ElemClick('fld_40012C04.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40012C04.4" onclick="ElemClick('fld_40012C04.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40012C04.3" onclick="ElemClick('fld_40012C04.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40012C04.2" onclick="ElemClick('fld_40012C04.2');">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content" name="fld_40012C04.0" onclick="ElemClick('fld_40012C04.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C08"><details ontoggle="ElemCh('reg_40012C08');"><summary>0x40012C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40012C08.15" onclick="ElemClick('fld_40012C08.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40012C08.14" onclick="ElemClick('fld_40012C08.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40012C08.12" onclick="ElemClick('fld_40012C08.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40012C08.8" onclick="ElemClick('fld_40012C08.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40012C08.7" onclick="ElemClick('fld_40012C08.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40012C08.4" onclick="ElemClick('fld_40012C08.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40012C08.0" onclick="ElemClick('fld_40012C08.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C0C"><details ontoggle="ElemCh('reg_40012C0C');"><summary>0x40012C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_40012C0C.14" onclick="ElemClick('fld_40012C0C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_40012C0C.13" onclick="ElemClick('fld_40012C0C.13');">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content" name="fld_40012C0C.12" onclick="ElemClick('fld_40012C0C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_40012C0C.11" onclick="ElemClick('fld_40012C0C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_40012C0C.10" onclick="ElemClick('fld_40012C0C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_40012C0C.9" onclick="ElemClick('fld_40012C0C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_40012C0C.8" onclick="ElemClick('fld_40012C0C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_40012C0C.7" onclick="ElemClick('fld_40012C0C.7');">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content" name="fld_40012C0C.6" onclick="ElemClick('fld_40012C0C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_40012C0C.5" onclick="ElemClick('fld_40012C0C.5');">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content" name="fld_40012C0C.4" onclick="ElemClick('fld_40012C0C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_40012C0C.3" onclick="ElemClick('fld_40012C0C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_40012C0C.2" onclick="ElemClick('fld_40012C0C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_40012C0C.1" onclick="ElemClick('fld_40012C0C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_40012C0C.0" onclick="ElemClick('fld_40012C0C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C10"><details ontoggle="ElemCh('reg_40012C10');"><summary>0x40012C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40012C10.12" onclick="ElemClick('fld_40012C10.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40012C10.11" onclick="ElemClick('fld_40012C10.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40012C10.10" onclick="ElemClick('fld_40012C10.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40012C10.9" onclick="ElemClick('fld_40012C10.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40012C10.7" onclick="ElemClick('fld_40012C10.7');">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content" name="fld_40012C10.6" onclick="ElemClick('fld_40012C10.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40012C10.5" onclick="ElemClick('fld_40012C10.5');">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content" name="fld_40012C10.4" onclick="ElemClick('fld_40012C10.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40012C10.3" onclick="ElemClick('fld_40012C10.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40012C10.2" onclick="ElemClick('fld_40012C10.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40012C10.1" onclick="ElemClick('fld_40012C10.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40012C10.0" onclick="ElemClick('fld_40012C10.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C14"><details ontoggle="ElemCh('reg_40012C14');"><summary>0x40012C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40012C14.7" onclick="ElemClick('fld_40012C14.7');">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content" name="fld_40012C14.6" onclick="ElemClick('fld_40012C14.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40012C14.5" onclick="ElemClick('fld_40012C14.5');">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content" name="fld_40012C14.4" onclick="ElemClick('fld_40012C14.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40012C14.3" onclick="ElemClick('fld_40012C14.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40012C14.2" onclick="ElemClick('fld_40012C14.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40012C14.1" onclick="ElemClick('fld_40012C14.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40012C14.0" onclick="ElemClick('fld_40012C14.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C18"><details ontoggle="ElemCh('reg_40012C18');"><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content" name="fld_40012C18.15" onclick="ElemClick('fld_40012C18.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content" name="fld_40012C18.12" onclick="ElemClick('fld_40012C18.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content" name="fld_40012C18.11" onclick="ElemClick('fld_40012C18.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content" name="fld_40012C18.10" onclick="ElemClick('fld_40012C18.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content" name="fld_40012C18.8" onclick="ElemClick('fld_40012C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40012C18.7" onclick="ElemClick('fld_40012C18.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content" name="fld_40012C18.4" onclick="ElemClick('fld_40012C18.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content" name="fld_40012C18.3" onclick="ElemClick('fld_40012C18.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content" name="fld_40012C18.2" onclick="ElemClick('fld_40012C18.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content" name="fld_40012C18.0" onclick="ElemClick('fld_40012C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C18"><details ontoggle="ElemCh('reg_40012C18');"><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40012C18.12" onclick="ElemClick('fld_40012C18.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40012C18.10" onclick="ElemClick('fld_40012C18.10');">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40012C18.8" onclick="ElemClick('fld_40012C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40012C18.4" onclick="ElemClick('fld_40012C18.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40012C18.2" onclick="ElemClick('fld_40012C18.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40012C18.0" onclick="ElemClick('fld_40012C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C1C"><details ontoggle="ElemCh('reg_40012C1C');"><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content" name="fld_40012C1C.15" onclick="ElemClick('fld_40012C1C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_40012C1C.12" onclick="ElemClick('fld_40012C1C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_40012C1C.11" onclick="ElemClick('fld_40012C1C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_40012C1C.10" onclick="ElemClick('fld_40012C1C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_40012C1C.8" onclick="ElemClick('fld_40012C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40012C1C.7" onclick="ElemClick('fld_40012C1C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_40012C1C.4" onclick="ElemClick('fld_40012C1C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_40012C1C.3" onclick="ElemClick('fld_40012C1C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_40012C1C.2" onclick="ElemClick('fld_40012C1C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_40012C1C.0" onclick="ElemClick('fld_40012C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C1C"><details ontoggle="ElemCh('reg_40012C1C');"><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_40012C1C.12" onclick="ElemClick('fld_40012C1C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_40012C1C.10" onclick="ElemClick('fld_40012C1C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_40012C1C.8" onclick="ElemClick('fld_40012C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40012C1C.4" onclick="ElemClick('fld_40012C1C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_40012C1C.2" onclick="ElemClick('fld_40012C1C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_40012C1C.0" onclick="ElemClick('fld_40012C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C20"><details ontoggle="ElemCh('reg_40012C20');"><summary>0x40012C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40012C20.13" onclick="ElemClick('fld_40012C20.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40012C20.12" onclick="ElemClick('fld_40012C20.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40012C20.11" onclick="ElemClick('fld_40012C20.11');">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40012C20.10" onclick="ElemClick('fld_40012C20.10');">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content" name="fld_40012C20.9" onclick="ElemClick('fld_40012C20.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40012C20.8" onclick="ElemClick('fld_40012C20.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40012C20.7" onclick="ElemClick('fld_40012C20.7');">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40012C20.6" onclick="ElemClick('fld_40012C20.6');">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content" name="fld_40012C20.5" onclick="ElemClick('fld_40012C20.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40012C20.4" onclick="ElemClick('fld_40012C20.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40012C20.3" onclick="ElemClick('fld_40012C20.3');">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40012C20.2" onclick="ElemClick('fld_40012C20.2');">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content" name="fld_40012C20.1" onclick="ElemClick('fld_40012C20.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40012C20.0" onclick="ElemClick('fld_40012C20.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C24"><details ontoggle="ElemCh('reg_40012C24');"><summary>0x40012C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40012C24.0" onclick="ElemClick('fld_40012C24.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C28"><details ontoggle="ElemCh('reg_40012C28');"><summary>0x40012C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40012C28.0" onclick="ElemClick('fld_40012C28.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C2C"><details ontoggle="ElemCh('reg_40012C2C');"><summary>0x40012C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_40012C2C.0" onclick="ElemClick('fld_40012C2C.0');">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C30"><details ontoggle="ElemCh('reg_40012C30');"><summary>0x40012C30<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content" name="fld_40012C30.0" onclick="ElemClick('fld_40012C30.0');">
[0:7]<b style="margin: 20px;">RPTCR</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C34"><details ontoggle="ElemCh('reg_40012C34');"><summary>0x40012C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40012C34.0" onclick="ElemClick('fld_40012C34.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40012C34.16" onclick="ElemClick('fld_40012C34.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C38"><details ontoggle="ElemCh('reg_40012C38');"><summary>0x40012C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40012C38.0" onclick="ElemClick('fld_40012C38.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40012C38.16" onclick="ElemClick('fld_40012C38.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C3C"><details ontoggle="ElemCh('reg_40012C3C');"><summary>0x40012C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_40012C3C.0" onclick="ElemClick('fld_40012C3C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
<li class="content" name="fld_40012C3C.16" onclick="ElemClick('fld_40012C3C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C40"><details ontoggle="ElemCh('reg_40012C40');"><summary>0x40012C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40012C40.0" onclick="ElemClick('fld_40012C40.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
<li class="content" name="fld_40012C40.16" onclick="ElemClick('fld_40012C40.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C44"><details ontoggle="ElemCh('reg_40012C44');"><summary>0x40012C44<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content" name="fld_40012C44.15" onclick="ElemClick('fld_40012C44.15');">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content" name="fld_40012C44.14" onclick="ElemClick('fld_40012C44.14');">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content" name="fld_40012C44.13" onclick="ElemClick('fld_40012C44.13');">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content" name="fld_40012C44.12" onclick="ElemClick('fld_40012C44.12');">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content" name="fld_40012C44.11" onclick="ElemClick('fld_40012C44.11');">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content" name="fld_40012C44.10" onclick="ElemClick('fld_40012C44.10');">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content" name="fld_40012C44.8" onclick="ElemClick('fld_40012C44.8');">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content" name="fld_40012C44.0" onclick="ElemClick('fld_40012C44.0');">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C48"><details ontoggle="ElemCh('reg_40012C48');"><summary>0x40012C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40012C48.8" onclick="ElemClick('fld_40012C48.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40012C48.0" onclick="ElemClick('fld_40012C48.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C4C"><details ontoggle="ElemCh('reg_40012C4C');"><summary>0x40012C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_40012C4C.0" onclick="ElemClick('fld_40012C4C.0');">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content" name="reg_40012C50"><details ontoggle="ElemCh('reg_40012C50');"><summary>0x40012C50<b style="margin: 20px;">AUX</b>//   Double-side egde capture register</summary>
<ul>
<li class="content" name="fld_40012C50.0" onclick="ElemClick('fld_40012C50.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40012C50.1" onclick="ElemClick('fld_40012C50.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40012C50.2" onclick="ElemClick('fld_40012C50.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
<li class="content" name="fld_40012C50.3" onclick="ElemClick('fld_40012C50.3');">
[3:5]<b style="margin: 20px;">BK_SEL</b> (def=0x0)    //    Break source selection
</li>
<li class="content" name="fld_40012C50.6" onclick="ElemClick('fld_40012C50.6');">
[6]<b style="margin: 20px;">DT_MODE</b> (def=0x0)    //    The dead-time duration of the DT_VLU2 enabled setting occurs on the rising edge of OCXREF
</li>
<li class="content" name="fld_40012C50.7" onclick="ElemClick('fld_40012C50.7');">
[7]<b style="margin: 20px;">DTN_MODE</b> (def=0x0)    //    The dead-time duration of the DT_VLU2 enabled setting occurs on the falling edge of OCXREF
</li>
<li class="content" name="fld_40012C50.8" onclick="ElemClick('fld_40012C50.8');">
[8:15]<b style="margin: 20px;">DT_VLU2</b> (def=0x0)    //    set the duration of the dead zone
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40012C00.70" onclick="ElemClick('isr_40012C00.70');">[70]  <b>TIM1_BRK</b>    //    TIM1 Break interrupt</li>
<li class="content" name="isr_40012C00.71" onclick="ElemClick('isr_40012C00.71');">[71]  <b>TIM1_UP_</b>    //    TIM1 Update interrupt</li>
<li class="content" name="isr_40012C00.72" onclick="ElemClick('isr_40012C00.72');">[72]  <b>TIM1_TRG_COM</b>    //    TIM1 Trigger and Commutation interrupts</li>
<li class="content" name="isr_40012C00.73" onclick="ElemClick('isr_40012C00.73');">[73]  <b>TIM1_CC</b>    //    TIM1 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40013400"><details ontoggle="ElemCh('per_40013400');"><summary>0x40013400<b style="margin: 20px;">TIM8</b>// </summary>
<ul>
<li class="content" name="reg_40013400"><details ontoggle="ElemCh('reg_40013400');"><summary>0x40013400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40013400.15" onclick="ElemClick('fld_40013400.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40013400.14" onclick="ElemClick('fld_40013400.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40013400.8" onclick="ElemClick('fld_40013400.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40013400.7" onclick="ElemClick('fld_40013400.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40013400.5" onclick="ElemClick('fld_40013400.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40013400.4" onclick="ElemClick('fld_40013400.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40013400.3" onclick="ElemClick('fld_40013400.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40013400.2" onclick="ElemClick('fld_40013400.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40013400.1" onclick="ElemClick('fld_40013400.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40013400.0" onclick="ElemClick('fld_40013400.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013404"><details ontoggle="ElemCh('reg_40013404');"><summary>0x40013404<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40013404.14" onclick="ElemClick('fld_40013404.14');">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content" name="fld_40013404.13" onclick="ElemClick('fld_40013404.13');">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content" name="fld_40013404.12" onclick="ElemClick('fld_40013404.12');">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content" name="fld_40013404.11" onclick="ElemClick('fld_40013404.11');">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content" name="fld_40013404.10" onclick="ElemClick('fld_40013404.10');">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content" name="fld_40013404.9" onclick="ElemClick('fld_40013404.9');">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content" name="fld_40013404.8" onclick="ElemClick('fld_40013404.8');">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content" name="fld_40013404.7" onclick="ElemClick('fld_40013404.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40013404.4" onclick="ElemClick('fld_40013404.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40013404.3" onclick="ElemClick('fld_40013404.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40013404.2" onclick="ElemClick('fld_40013404.2');">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content" name="fld_40013404.0" onclick="ElemClick('fld_40013404.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content" name="reg_40013408"><details ontoggle="ElemCh('reg_40013408');"><summary>0x40013408<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40013408.15" onclick="ElemClick('fld_40013408.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40013408.14" onclick="ElemClick('fld_40013408.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40013408.12" onclick="ElemClick('fld_40013408.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40013408.8" onclick="ElemClick('fld_40013408.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40013408.7" onclick="ElemClick('fld_40013408.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40013408.4" onclick="ElemClick('fld_40013408.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40013408.0" onclick="ElemClick('fld_40013408.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001340C"><details ontoggle="ElemCh('reg_4001340C');"><summary>0x4001340C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4001340C.14" onclick="ElemClick('fld_4001340C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4001340C.13" onclick="ElemClick('fld_4001340C.13');">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content" name="fld_4001340C.12" onclick="ElemClick('fld_4001340C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_4001340C.11" onclick="ElemClick('fld_4001340C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_4001340C.10" onclick="ElemClick('fld_4001340C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4001340C.9" onclick="ElemClick('fld_4001340C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4001340C.8" onclick="ElemClick('fld_4001340C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4001340C.7" onclick="ElemClick('fld_4001340C.7');">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content" name="fld_4001340C.6" onclick="ElemClick('fld_4001340C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4001340C.5" onclick="ElemClick('fld_4001340C.5');">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content" name="fld_4001340C.4" onclick="ElemClick('fld_4001340C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_4001340C.3" onclick="ElemClick('fld_4001340C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_4001340C.2" onclick="ElemClick('fld_4001340C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4001340C.1" onclick="ElemClick('fld_4001340C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4001340C.0" onclick="ElemClick('fld_4001340C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013410"><details ontoggle="ElemCh('reg_40013410');"><summary>0x40013410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40013410.12" onclick="ElemClick('fld_40013410.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40013410.11" onclick="ElemClick('fld_40013410.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40013410.10" onclick="ElemClick('fld_40013410.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40013410.9" onclick="ElemClick('fld_40013410.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40013410.7" onclick="ElemClick('fld_40013410.7');">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content" name="fld_40013410.6" onclick="ElemClick('fld_40013410.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40013410.5" onclick="ElemClick('fld_40013410.5');">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content" name="fld_40013410.4" onclick="ElemClick('fld_40013410.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40013410.3" onclick="ElemClick('fld_40013410.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40013410.2" onclick="ElemClick('fld_40013410.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40013410.1" onclick="ElemClick('fld_40013410.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40013410.0" onclick="ElemClick('fld_40013410.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40013414"><details ontoggle="ElemCh('reg_40013414');"><summary>0x40013414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40013414.7" onclick="ElemClick('fld_40013414.7');">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content" name="fld_40013414.6" onclick="ElemClick('fld_40013414.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40013414.5" onclick="ElemClick('fld_40013414.5');">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content" name="fld_40013414.4" onclick="ElemClick('fld_40013414.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40013414.3" onclick="ElemClick('fld_40013414.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40013414.2" onclick="ElemClick('fld_40013414.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40013414.1" onclick="ElemClick('fld_40013414.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40013414.0" onclick="ElemClick('fld_40013414.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40013418"><details ontoggle="ElemCh('reg_40013418');"><summary>0x40013418<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content" name="fld_40013418.15" onclick="ElemClick('fld_40013418.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content" name="fld_40013418.12" onclick="ElemClick('fld_40013418.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content" name="fld_40013418.11" onclick="ElemClick('fld_40013418.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content" name="fld_40013418.10" onclick="ElemClick('fld_40013418.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content" name="fld_40013418.8" onclick="ElemClick('fld_40013418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40013418.7" onclick="ElemClick('fld_40013418.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content" name="fld_40013418.4" onclick="ElemClick('fld_40013418.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content" name="fld_40013418.3" onclick="ElemClick('fld_40013418.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content" name="fld_40013418.2" onclick="ElemClick('fld_40013418.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content" name="fld_40013418.0" onclick="ElemClick('fld_40013418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013418"><details ontoggle="ElemCh('reg_40013418');"><summary>0x40013418<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40013418.12" onclick="ElemClick('fld_40013418.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40013418.10" onclick="ElemClick('fld_40013418.10');">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40013418.8" onclick="ElemClick('fld_40013418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40013418.4" onclick="ElemClick('fld_40013418.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40013418.2" onclick="ElemClick('fld_40013418.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40013418.0" onclick="ElemClick('fld_40013418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001341C"><details ontoggle="ElemCh('reg_4001341C');"><summary>0x4001341C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content" name="fld_4001341C.15" onclick="ElemClick('fld_4001341C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_4001341C.12" onclick="ElemClick('fld_4001341C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_4001341C.11" onclick="ElemClick('fld_4001341C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_4001341C.10" onclick="ElemClick('fld_4001341C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_4001341C.8" onclick="ElemClick('fld_4001341C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4001341C.7" onclick="ElemClick('fld_4001341C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_4001341C.4" onclick="ElemClick('fld_4001341C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_4001341C.3" onclick="ElemClick('fld_4001341C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_4001341C.2" onclick="ElemClick('fld_4001341C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_4001341C.0" onclick="ElemClick('fld_4001341C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001341C"><details ontoggle="ElemCh('reg_4001341C');"><summary>0x4001341C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_4001341C.12" onclick="ElemClick('fld_4001341C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_4001341C.10" onclick="ElemClick('fld_4001341C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_4001341C.8" onclick="ElemClick('fld_4001341C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4001341C.4" onclick="ElemClick('fld_4001341C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_4001341C.2" onclick="ElemClick('fld_4001341C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_4001341C.0" onclick="ElemClick('fld_4001341C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013420"><details ontoggle="ElemCh('reg_40013420');"><summary>0x40013420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40013420.13" onclick="ElemClick('fld_40013420.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40013420.12" onclick="ElemClick('fld_40013420.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40013420.11" onclick="ElemClick('fld_40013420.11');">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40013420.10" onclick="ElemClick('fld_40013420.10');">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content" name="fld_40013420.9" onclick="ElemClick('fld_40013420.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40013420.8" onclick="ElemClick('fld_40013420.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40013420.7" onclick="ElemClick('fld_40013420.7');">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40013420.6" onclick="ElemClick('fld_40013420.6');">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content" name="fld_40013420.5" onclick="ElemClick('fld_40013420.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40013420.4" onclick="ElemClick('fld_40013420.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40013420.3" onclick="ElemClick('fld_40013420.3');">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40013420.2" onclick="ElemClick('fld_40013420.2');">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content" name="fld_40013420.1" onclick="ElemClick('fld_40013420.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40013420.0" onclick="ElemClick('fld_40013420.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013424"><details ontoggle="ElemCh('reg_40013424');"><summary>0x40013424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40013424.0" onclick="ElemClick('fld_40013424.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013428"><details ontoggle="ElemCh('reg_40013428');"><summary>0x40013428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40013428.0" onclick="ElemClick('fld_40013428.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001342C"><details ontoggle="ElemCh('reg_4001342C');"><summary>0x4001342C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4001342C.0" onclick="ElemClick('fld_4001342C.0');">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013430"><details ontoggle="ElemCh('reg_40013430');"><summary>0x40013430<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content" name="fld_40013430.0" onclick="ElemClick('fld_40013430.0');">
[0:7]<b style="margin: 20px;">RPTCR</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013434"><details ontoggle="ElemCh('reg_40013434');"><summary>0x40013434<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40013434.0" onclick="ElemClick('fld_40013434.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40013434.16" onclick="ElemClick('fld_40013434.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40013438"><details ontoggle="ElemCh('reg_40013438');"><summary>0x40013438<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40013438.0" onclick="ElemClick('fld_40013438.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40013438.16" onclick="ElemClick('fld_40013438.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4001343C"><details ontoggle="ElemCh('reg_4001343C');"><summary>0x4001343C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_4001343C.0" onclick="ElemClick('fld_4001343C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
<li class="content" name="fld_4001343C.16" onclick="ElemClick('fld_4001343C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40013440"><details ontoggle="ElemCh('reg_40013440');"><summary>0x40013440<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40013440.0" onclick="ElemClick('fld_40013440.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
<li class="content" name="fld_40013440.16" onclick="ElemClick('fld_40013440.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40013444"><details ontoggle="ElemCh('reg_40013444');"><summary>0x40013444<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content" name="fld_40013444.15" onclick="ElemClick('fld_40013444.15');">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content" name="fld_40013444.14" onclick="ElemClick('fld_40013444.14');">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content" name="fld_40013444.13" onclick="ElemClick('fld_40013444.13');">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content" name="fld_40013444.12" onclick="ElemClick('fld_40013444.12');">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content" name="fld_40013444.11" onclick="ElemClick('fld_40013444.11');">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content" name="fld_40013444.10" onclick="ElemClick('fld_40013444.10');">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content" name="fld_40013444.8" onclick="ElemClick('fld_40013444.8');">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content" name="fld_40013444.0" onclick="ElemClick('fld_40013444.0');">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content" name="reg_40013448"><details ontoggle="ElemCh('reg_40013448');"><summary>0x40013448<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40013448.8" onclick="ElemClick('fld_40013448.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40013448.0" onclick="ElemClick('fld_40013448.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_4001344C"><details ontoggle="ElemCh('reg_4001344C');"><summary>0x4001344C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_4001344C.0" onclick="ElemClick('fld_4001344C.0');">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content" name="reg_40013450"><details ontoggle="ElemCh('reg_40013450');"><summary>0x40013450<b style="margin: 20px;">AUX</b>//   Double-side egde capture register</summary>
<ul>
<li class="content" name="fld_40013450.0" onclick="ElemClick('fld_40013450.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40013450.1" onclick="ElemClick('fld_40013450.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40013450.2" onclick="ElemClick('fld_40013450.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
<li class="content" name="fld_40013450.3" onclick="ElemClick('fld_40013450.3');">
[3:5]<b style="margin: 20px;">BK_SEL</b> (def=0x0)    //    Break source selection
</li>
<li class="content" name="fld_40013450.6" onclick="ElemClick('fld_40013450.6');">
[6]<b style="margin: 20px;">DT_MODE</b> (def=0x0)    //    The dead-time duration of the DT_VLU2 enabled setting occurs on the rising edge of OCXREF
</li>
<li class="content" name="fld_40013450.7" onclick="ElemClick('fld_40013450.7');">
[7]<b style="margin: 20px;">DTN_MODE</b> (def=0x0)    //    The dead-time duration of the DT_VLU2 enabled setting occurs on the falling edge of OCXREF
</li>
<li class="content" name="fld_40013450.8" onclick="ElemClick('fld_40013450.8');">
[8:15]<b style="margin: 20px;">DT_VLU2</b> (def=0x0)    //    set the duration of the dead zone
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40013400.86" onclick="ElemClick('isr_40013400.86');">[86]  <b>TIM8_BRK</b>    //    TIM8 Break interrupt</li>
<li class="content" name="isr_40013400.87" onclick="ElemClick('isr_40013400.87');">[87]  <b>TIM8_UP</b>    //    TIM8 Update interrupt</li>
<li class="content" name="isr_40013400.88" onclick="ElemClick('isr_40013400.88');">[88]  <b>TIM8_TRG_COM</b>    //    TIM8 Trigger and Commutation interrupts</li>
<li class="content" name="isr_40013400.89" onclick="ElemClick('isr_40013400.89');">[89]  <b>TIM8_CC</b>    //    TIM8 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40000000"><details ontoggle="ElemCh('per_40000000');"><summary>0x40000000<b style="margin: 20px;">TIM2</b>// General purpose timer</summary>
<ul>
<li class="content" name="reg_40000000"><details ontoggle="ElemCh('reg_40000000');"><summary>0x40000000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40000000.15" onclick="ElemClick('fld_40000000.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40000000.14" onclick="ElemClick('fld_40000000.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40000000.8" onclick="ElemClick('fld_40000000.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40000000.7" onclick="ElemClick('fld_40000000.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40000000.5" onclick="ElemClick('fld_40000000.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40000000.4" onclick="ElemClick('fld_40000000.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40000000.3" onclick="ElemClick('fld_40000000.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40000000.2" onclick="ElemClick('fld_40000000.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40000000.1" onclick="ElemClick('fld_40000000.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40000000.0" onclick="ElemClick('fld_40000000.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000004"><details ontoggle="ElemCh('reg_40000004');"><summary>0x40000004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40000004.7" onclick="ElemClick('fld_40000004.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40000004.4" onclick="ElemClick('fld_40000004.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40000004.3" onclick="ElemClick('fld_40000004.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40000004.0" onclick="ElemClick('fld_40000004.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000008"><details ontoggle="ElemCh('reg_40000008');"><summary>0x40000008<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40000008.15" onclick="ElemClick('fld_40000008.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40000008.14" onclick="ElemClick('fld_40000008.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40000008.12" onclick="ElemClick('fld_40000008.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40000008.8" onclick="ElemClick('fld_40000008.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40000008.7" onclick="ElemClick('fld_40000008.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40000008.4" onclick="ElemClick('fld_40000008.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40000008.0" onclick="ElemClick('fld_40000008.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000000C"><details ontoggle="ElemCh('reg_4000000C');"><summary>0x4000000C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000000C.14" onclick="ElemClick('fld_4000000C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4000000C.12" onclick="ElemClick('fld_4000000C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_4000000C.11" onclick="ElemClick('fld_4000000C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_4000000C.10" onclick="ElemClick('fld_4000000C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4000000C.9" onclick="ElemClick('fld_4000000C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4000000C.8" onclick="ElemClick('fld_4000000C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4000000C.6" onclick="ElemClick('fld_4000000C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4000000C.4" onclick="ElemClick('fld_4000000C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_4000000C.3" onclick="ElemClick('fld_4000000C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_4000000C.2" onclick="ElemClick('fld_4000000C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4000000C.1" onclick="ElemClick('fld_4000000C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4000000C.0" onclick="ElemClick('fld_4000000C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000010"><details ontoggle="ElemCh('reg_40000010');"><summary>0x40000010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40000010.12" onclick="ElemClick('fld_40000010.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40000010.11" onclick="ElemClick('fld_40000010.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40000010.10" onclick="ElemClick('fld_40000010.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40000010.9" onclick="ElemClick('fld_40000010.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40000010.6" onclick="ElemClick('fld_40000010.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40000010.4" onclick="ElemClick('fld_40000010.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40000010.3" onclick="ElemClick('fld_40000010.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40000010.2" onclick="ElemClick('fld_40000010.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40000010.1" onclick="ElemClick('fld_40000010.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40000010.0" onclick="ElemClick('fld_40000010.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40000014"><details ontoggle="ElemCh('reg_40000014');"><summary>0x40000014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40000014.6" onclick="ElemClick('fld_40000014.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40000014.4" onclick="ElemClick('fld_40000014.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40000014.3" onclick="ElemClick('fld_40000014.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40000014.2" onclick="ElemClick('fld_40000014.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40000014.1" onclick="ElemClick('fld_40000014.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40000014.0" onclick="ElemClick('fld_40000014.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40000018"><details ontoggle="ElemCh('reg_40000018');"><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40000018.15" onclick="ElemClick('fld_40000018.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40000018.12" onclick="ElemClick('fld_40000018.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40000018.11" onclick="ElemClick('fld_40000018.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40000018.10" onclick="ElemClick('fld_40000018.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40000018.8" onclick="ElemClick('fld_40000018.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40000018.7" onclick="ElemClick('fld_40000018.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40000018.4" onclick="ElemClick('fld_40000018.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40000018.3" onclick="ElemClick('fld_40000018.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40000018.2" onclick="ElemClick('fld_40000018.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40000018.0" onclick="ElemClick('fld_40000018.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000018"><details ontoggle="ElemCh('reg_40000018');"><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40000018.12" onclick="ElemClick('fld_40000018.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40000018.10" onclick="ElemClick('fld_40000018.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40000018.8" onclick="ElemClick('fld_40000018.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40000018.4" onclick="ElemClick('fld_40000018.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40000018.2" onclick="ElemClick('fld_40000018.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40000018.0" onclick="ElemClick('fld_40000018.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000001C"><details ontoggle="ElemCh('reg_4000001C');"><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_4000001C.15" onclick="ElemClick('fld_4000001C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_4000001C.12" onclick="ElemClick('fld_4000001C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_4000001C.11" onclick="ElemClick('fld_4000001C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_4000001C.10" onclick="ElemClick('fld_4000001C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_4000001C.8" onclick="ElemClick('fld_4000001C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4000001C.7" onclick="ElemClick('fld_4000001C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_4000001C.4" onclick="ElemClick('fld_4000001C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_4000001C.3" onclick="ElemClick('fld_4000001C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_4000001C.2" onclick="ElemClick('fld_4000001C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_4000001C.0" onclick="ElemClick('fld_4000001C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000001C"><details ontoggle="ElemCh('reg_4000001C');"><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_4000001C.12" onclick="ElemClick('fld_4000001C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_4000001C.10" onclick="ElemClick('fld_4000001C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_4000001C.8" onclick="ElemClick('fld_4000001C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4000001C.4" onclick="ElemClick('fld_4000001C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_4000001C.2" onclick="ElemClick('fld_4000001C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_4000001C.0" onclick="ElemClick('fld_4000001C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000020"><details ontoggle="ElemCh('reg_40000020');"><summary>0x40000020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40000020.13" onclick="ElemClick('fld_40000020.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000020.12" onclick="ElemClick('fld_40000020.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40000020.9" onclick="ElemClick('fld_40000020.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000020.8" onclick="ElemClick('fld_40000020.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40000020.5" onclick="ElemClick('fld_40000020.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40000020.4" onclick="ElemClick('fld_40000020.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40000020.1" onclick="ElemClick('fld_40000020.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40000020.0" onclick="ElemClick('fld_40000020.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000024"><details ontoggle="ElemCh('reg_40000024');"><summary>0x40000024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40000024.0" onclick="ElemClick('fld_40000024.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000028"><details ontoggle="ElemCh('reg_40000028');"><summary>0x40000028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40000028.0" onclick="ElemClick('fld_40000028.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000002C"><details ontoggle="ElemCh('reg_4000002C');"><summary>0x4000002C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4000002C.0" onclick="ElemClick('fld_4000002C.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000034"><details ontoggle="ElemCh('reg_40000034');"><summary>0x40000034<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40000034.0" onclick="ElemClick('fld_40000034.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40000034.16" onclick="ElemClick('fld_40000034.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000038"><details ontoggle="ElemCh('reg_40000038');"><summary>0x40000038<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40000038.0" onclick="ElemClick('fld_40000038.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40000038.16" onclick="ElemClick('fld_40000038.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000003C"><details ontoggle="ElemCh('reg_4000003C');"><summary>0x4000003C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_4000003C.0" onclick="ElemClick('fld_4000003C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
<li class="content" name="fld_4000003C.16" onclick="ElemClick('fld_4000003C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000040"><details ontoggle="ElemCh('reg_40000040');"><summary>0x40000040<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40000040.0" onclick="ElemClick('fld_40000040.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
<li class="content" name="fld_40000040.16" onclick="ElemClick('fld_40000040.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000048"><details ontoggle="ElemCh('reg_40000048');"><summary>0x40000048<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40000048.8" onclick="ElemClick('fld_40000048.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40000048.0" onclick="ElemClick('fld_40000048.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000004C"><details ontoggle="ElemCh('reg_4000004C');"><summary>0x4000004C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_4000004C.0" onclick="ElemClick('fld_4000004C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content" name="reg_40000050"><details ontoggle="ElemCh('reg_40000050');"><summary>0x40000050<b style="margin: 20px;">AUX</b>//   Double-side egde capture register</summary>
<ul>
<li class="content" name="fld_40000050.0" onclick="ElemClick('fld_40000050.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40000050.1" onclick="ElemClick('fld_40000050.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40000050.2" onclick="ElemClick('fld_40000050.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40000000.74" onclick="ElemClick('isr_40000000.74');">[74]  <b>TIM2</b>    //    TIM2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40000400"><details ontoggle="ElemCh('per_40000400');"><summary>0x40000400<b style="margin: 20px;">TIM3</b>// </summary>
<ul>
<li class="content" name="reg_40000400"><details ontoggle="ElemCh('reg_40000400');"><summary>0x40000400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40000400.15" onclick="ElemClick('fld_40000400.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40000400.14" onclick="ElemClick('fld_40000400.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40000400.8" onclick="ElemClick('fld_40000400.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40000400.7" onclick="ElemClick('fld_40000400.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40000400.5" onclick="ElemClick('fld_40000400.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40000400.4" onclick="ElemClick('fld_40000400.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40000400.3" onclick="ElemClick('fld_40000400.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40000400.2" onclick="ElemClick('fld_40000400.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40000400.1" onclick="ElemClick('fld_40000400.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40000400.0" onclick="ElemClick('fld_40000400.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000404"><details ontoggle="ElemCh('reg_40000404');"><summary>0x40000404<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40000404.7" onclick="ElemClick('fld_40000404.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40000404.4" onclick="ElemClick('fld_40000404.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40000404.3" onclick="ElemClick('fld_40000404.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40000404.0" onclick="ElemClick('fld_40000404.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000408"><details ontoggle="ElemCh('reg_40000408');"><summary>0x40000408<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40000408.15" onclick="ElemClick('fld_40000408.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40000408.14" onclick="ElemClick('fld_40000408.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40000408.12" onclick="ElemClick('fld_40000408.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40000408.8" onclick="ElemClick('fld_40000408.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40000408.7" onclick="ElemClick('fld_40000408.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40000408.4" onclick="ElemClick('fld_40000408.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40000408.0" onclick="ElemClick('fld_40000408.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000040C"><details ontoggle="ElemCh('reg_4000040C');"><summary>0x4000040C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000040C.14" onclick="ElemClick('fld_4000040C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4000040C.12" onclick="ElemClick('fld_4000040C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_4000040C.11" onclick="ElemClick('fld_4000040C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_4000040C.10" onclick="ElemClick('fld_4000040C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4000040C.9" onclick="ElemClick('fld_4000040C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4000040C.8" onclick="ElemClick('fld_4000040C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4000040C.6" onclick="ElemClick('fld_4000040C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4000040C.4" onclick="ElemClick('fld_4000040C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_4000040C.3" onclick="ElemClick('fld_4000040C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_4000040C.2" onclick="ElemClick('fld_4000040C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4000040C.1" onclick="ElemClick('fld_4000040C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4000040C.0" onclick="ElemClick('fld_4000040C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000410"><details ontoggle="ElemCh('reg_40000410');"><summary>0x40000410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40000410.12" onclick="ElemClick('fld_40000410.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40000410.11" onclick="ElemClick('fld_40000410.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40000410.10" onclick="ElemClick('fld_40000410.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40000410.9" onclick="ElemClick('fld_40000410.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40000410.6" onclick="ElemClick('fld_40000410.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40000410.4" onclick="ElemClick('fld_40000410.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40000410.3" onclick="ElemClick('fld_40000410.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40000410.2" onclick="ElemClick('fld_40000410.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40000410.1" onclick="ElemClick('fld_40000410.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40000410.0" onclick="ElemClick('fld_40000410.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40000414"><details ontoggle="ElemCh('reg_40000414');"><summary>0x40000414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40000414.6" onclick="ElemClick('fld_40000414.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40000414.4" onclick="ElemClick('fld_40000414.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40000414.3" onclick="ElemClick('fld_40000414.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40000414.2" onclick="ElemClick('fld_40000414.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40000414.1" onclick="ElemClick('fld_40000414.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40000414.0" onclick="ElemClick('fld_40000414.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40000418"><details ontoggle="ElemCh('reg_40000418');"><summary>0x40000418<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40000418.15" onclick="ElemClick('fld_40000418.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40000418.12" onclick="ElemClick('fld_40000418.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40000418.11" onclick="ElemClick('fld_40000418.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40000418.10" onclick="ElemClick('fld_40000418.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40000418.8" onclick="ElemClick('fld_40000418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40000418.7" onclick="ElemClick('fld_40000418.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40000418.4" onclick="ElemClick('fld_40000418.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40000418.3" onclick="ElemClick('fld_40000418.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40000418.2" onclick="ElemClick('fld_40000418.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40000418.0" onclick="ElemClick('fld_40000418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000418"><details ontoggle="ElemCh('reg_40000418');"><summary>0x40000418<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40000418.12" onclick="ElemClick('fld_40000418.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40000418.10" onclick="ElemClick('fld_40000418.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40000418.8" onclick="ElemClick('fld_40000418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40000418.4" onclick="ElemClick('fld_40000418.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40000418.2" onclick="ElemClick('fld_40000418.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40000418.0" onclick="ElemClick('fld_40000418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000041C"><details ontoggle="ElemCh('reg_4000041C');"><summary>0x4000041C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_4000041C.15" onclick="ElemClick('fld_4000041C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_4000041C.12" onclick="ElemClick('fld_4000041C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_4000041C.11" onclick="ElemClick('fld_4000041C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_4000041C.10" onclick="ElemClick('fld_4000041C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_4000041C.8" onclick="ElemClick('fld_4000041C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4000041C.7" onclick="ElemClick('fld_4000041C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_4000041C.4" onclick="ElemClick('fld_4000041C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_4000041C.3" onclick="ElemClick('fld_4000041C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_4000041C.2" onclick="ElemClick('fld_4000041C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_4000041C.0" onclick="ElemClick('fld_4000041C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000041C"><details ontoggle="ElemCh('reg_4000041C');"><summary>0x4000041C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_4000041C.12" onclick="ElemClick('fld_4000041C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_4000041C.10" onclick="ElemClick('fld_4000041C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_4000041C.8" onclick="ElemClick('fld_4000041C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4000041C.4" onclick="ElemClick('fld_4000041C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_4000041C.2" onclick="ElemClick('fld_4000041C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_4000041C.0" onclick="ElemClick('fld_4000041C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000420"><details ontoggle="ElemCh('reg_40000420');"><summary>0x40000420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40000420.13" onclick="ElemClick('fld_40000420.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000420.12" onclick="ElemClick('fld_40000420.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40000420.9" onclick="ElemClick('fld_40000420.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000420.8" onclick="ElemClick('fld_40000420.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40000420.5" onclick="ElemClick('fld_40000420.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40000420.4" onclick="ElemClick('fld_40000420.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40000420.1" onclick="ElemClick('fld_40000420.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40000420.0" onclick="ElemClick('fld_40000420.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000424"><details ontoggle="ElemCh('reg_40000424');"><summary>0x40000424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40000424.0" onclick="ElemClick('fld_40000424.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000428"><details ontoggle="ElemCh('reg_40000428');"><summary>0x40000428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40000428.0" onclick="ElemClick('fld_40000428.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000042C"><details ontoggle="ElemCh('reg_4000042C');"><summary>0x4000042C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4000042C.0" onclick="ElemClick('fld_4000042C.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000434"><details ontoggle="ElemCh('reg_40000434');"><summary>0x40000434<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40000434.0" onclick="ElemClick('fld_40000434.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40000434.16" onclick="ElemClick('fld_40000434.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000438"><details ontoggle="ElemCh('reg_40000438');"><summary>0x40000438<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40000438.0" onclick="ElemClick('fld_40000438.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40000438.16" onclick="ElemClick('fld_40000438.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000043C"><details ontoggle="ElemCh('reg_4000043C');"><summary>0x4000043C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_4000043C.0" onclick="ElemClick('fld_4000043C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
<li class="content" name="fld_4000043C.16" onclick="ElemClick('fld_4000043C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000440"><details ontoggle="ElemCh('reg_40000440');"><summary>0x40000440<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40000440.0" onclick="ElemClick('fld_40000440.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
<li class="content" name="fld_40000440.16" onclick="ElemClick('fld_40000440.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000448"><details ontoggle="ElemCh('reg_40000448');"><summary>0x40000448<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40000448.8" onclick="ElemClick('fld_40000448.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40000448.0" onclick="ElemClick('fld_40000448.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000044C"><details ontoggle="ElemCh('reg_4000044C');"><summary>0x4000044C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_4000044C.0" onclick="ElemClick('fld_4000044C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content" name="reg_40000450"><details ontoggle="ElemCh('reg_40000450');"><summary>0x40000450<b style="margin: 20px;">AUX</b>//   Double-side egde capture register</summary>
<ul>
<li class="content" name="fld_40000450.0" onclick="ElemClick('fld_40000450.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40000450.1" onclick="ElemClick('fld_40000450.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40000450.2" onclick="ElemClick('fld_40000450.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40000400.75" onclick="ElemClick('isr_40000400.75');">[75]  <b>TIM3</b>    //    TIM3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40000800"><details ontoggle="ElemCh('per_40000800');"><summary>0x40000800<b style="margin: 20px;">TIM4</b>// </summary>
<ul>
<li class="content" name="reg_40000800"><details ontoggle="ElemCh('reg_40000800');"><summary>0x40000800<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40000800.15" onclick="ElemClick('fld_40000800.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40000800.14" onclick="ElemClick('fld_40000800.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40000800.8" onclick="ElemClick('fld_40000800.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40000800.7" onclick="ElemClick('fld_40000800.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40000800.5" onclick="ElemClick('fld_40000800.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40000800.4" onclick="ElemClick('fld_40000800.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40000800.3" onclick="ElemClick('fld_40000800.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40000800.2" onclick="ElemClick('fld_40000800.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40000800.1" onclick="ElemClick('fld_40000800.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40000800.0" onclick="ElemClick('fld_40000800.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000804"><details ontoggle="ElemCh('reg_40000804');"><summary>0x40000804<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40000804.7" onclick="ElemClick('fld_40000804.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40000804.4" onclick="ElemClick('fld_40000804.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40000804.3" onclick="ElemClick('fld_40000804.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40000804.0" onclick="ElemClick('fld_40000804.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000808"><details ontoggle="ElemCh('reg_40000808');"><summary>0x40000808<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40000808.15" onclick="ElemClick('fld_40000808.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40000808.14" onclick="ElemClick('fld_40000808.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40000808.12" onclick="ElemClick('fld_40000808.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40000808.8" onclick="ElemClick('fld_40000808.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40000808.7" onclick="ElemClick('fld_40000808.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40000808.4" onclick="ElemClick('fld_40000808.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40000808.0" onclick="ElemClick('fld_40000808.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000080C"><details ontoggle="ElemCh('reg_4000080C');"><summary>0x4000080C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000080C.14" onclick="ElemClick('fld_4000080C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4000080C.12" onclick="ElemClick('fld_4000080C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_4000080C.11" onclick="ElemClick('fld_4000080C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_4000080C.10" onclick="ElemClick('fld_4000080C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4000080C.9" onclick="ElemClick('fld_4000080C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4000080C.8" onclick="ElemClick('fld_4000080C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4000080C.6" onclick="ElemClick('fld_4000080C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4000080C.4" onclick="ElemClick('fld_4000080C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_4000080C.3" onclick="ElemClick('fld_4000080C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_4000080C.2" onclick="ElemClick('fld_4000080C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4000080C.1" onclick="ElemClick('fld_4000080C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4000080C.0" onclick="ElemClick('fld_4000080C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000810"><details ontoggle="ElemCh('reg_40000810');"><summary>0x40000810<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40000810.12" onclick="ElemClick('fld_40000810.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40000810.11" onclick="ElemClick('fld_40000810.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40000810.10" onclick="ElemClick('fld_40000810.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40000810.9" onclick="ElemClick('fld_40000810.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40000810.6" onclick="ElemClick('fld_40000810.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40000810.4" onclick="ElemClick('fld_40000810.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40000810.3" onclick="ElemClick('fld_40000810.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40000810.2" onclick="ElemClick('fld_40000810.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40000810.1" onclick="ElemClick('fld_40000810.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40000810.0" onclick="ElemClick('fld_40000810.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40000814"><details ontoggle="ElemCh('reg_40000814');"><summary>0x40000814<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40000814.6" onclick="ElemClick('fld_40000814.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40000814.4" onclick="ElemClick('fld_40000814.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40000814.3" onclick="ElemClick('fld_40000814.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40000814.2" onclick="ElemClick('fld_40000814.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40000814.1" onclick="ElemClick('fld_40000814.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40000814.0" onclick="ElemClick('fld_40000814.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40000818"><details ontoggle="ElemCh('reg_40000818');"><summary>0x40000818<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40000818.15" onclick="ElemClick('fld_40000818.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40000818.12" onclick="ElemClick('fld_40000818.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40000818.11" onclick="ElemClick('fld_40000818.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40000818.10" onclick="ElemClick('fld_40000818.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40000818.8" onclick="ElemClick('fld_40000818.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40000818.7" onclick="ElemClick('fld_40000818.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40000818.4" onclick="ElemClick('fld_40000818.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40000818.3" onclick="ElemClick('fld_40000818.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40000818.2" onclick="ElemClick('fld_40000818.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40000818.0" onclick="ElemClick('fld_40000818.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000818"><details ontoggle="ElemCh('reg_40000818');"><summary>0x40000818<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40000818.12" onclick="ElemClick('fld_40000818.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40000818.10" onclick="ElemClick('fld_40000818.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40000818.8" onclick="ElemClick('fld_40000818.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40000818.4" onclick="ElemClick('fld_40000818.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40000818.2" onclick="ElemClick('fld_40000818.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40000818.0" onclick="ElemClick('fld_40000818.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000081C"><details ontoggle="ElemCh('reg_4000081C');"><summary>0x4000081C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_4000081C.15" onclick="ElemClick('fld_4000081C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_4000081C.12" onclick="ElemClick('fld_4000081C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_4000081C.11" onclick="ElemClick('fld_4000081C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_4000081C.10" onclick="ElemClick('fld_4000081C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_4000081C.8" onclick="ElemClick('fld_4000081C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4000081C.7" onclick="ElemClick('fld_4000081C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_4000081C.4" onclick="ElemClick('fld_4000081C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_4000081C.3" onclick="ElemClick('fld_4000081C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_4000081C.2" onclick="ElemClick('fld_4000081C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_4000081C.0" onclick="ElemClick('fld_4000081C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000081C"><details ontoggle="ElemCh('reg_4000081C');"><summary>0x4000081C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_4000081C.12" onclick="ElemClick('fld_4000081C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_4000081C.10" onclick="ElemClick('fld_4000081C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_4000081C.8" onclick="ElemClick('fld_4000081C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4000081C.4" onclick="ElemClick('fld_4000081C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_4000081C.2" onclick="ElemClick('fld_4000081C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_4000081C.0" onclick="ElemClick('fld_4000081C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000820"><details ontoggle="ElemCh('reg_40000820');"><summary>0x40000820<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40000820.13" onclick="ElemClick('fld_40000820.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000820.12" onclick="ElemClick('fld_40000820.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40000820.9" onclick="ElemClick('fld_40000820.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000820.8" onclick="ElemClick('fld_40000820.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40000820.5" onclick="ElemClick('fld_40000820.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40000820.4" onclick="ElemClick('fld_40000820.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40000820.1" onclick="ElemClick('fld_40000820.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40000820.0" onclick="ElemClick('fld_40000820.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000824"><details ontoggle="ElemCh('reg_40000824');"><summary>0x40000824<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40000824.0" onclick="ElemClick('fld_40000824.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000828"><details ontoggle="ElemCh('reg_40000828');"><summary>0x40000828<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40000828.0" onclick="ElemClick('fld_40000828.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000082C"><details ontoggle="ElemCh('reg_4000082C');"><summary>0x4000082C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4000082C.0" onclick="ElemClick('fld_4000082C.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000834"><details ontoggle="ElemCh('reg_40000834');"><summary>0x40000834<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40000834.0" onclick="ElemClick('fld_40000834.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40000834.16" onclick="ElemClick('fld_40000834.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000838"><details ontoggle="ElemCh('reg_40000838');"><summary>0x40000838<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40000838.0" onclick="ElemClick('fld_40000838.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40000838.16" onclick="ElemClick('fld_40000838.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4000083C"><details ontoggle="ElemCh('reg_4000083C');"><summary>0x4000083C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_4000083C.0" onclick="ElemClick('fld_4000083C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
<li class="content" name="fld_4000083C.16" onclick="ElemClick('fld_4000083C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000840"><details ontoggle="ElemCh('reg_40000840');"><summary>0x40000840<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40000840.0" onclick="ElemClick('fld_40000840.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
<li class="content" name="fld_40000840.16" onclick="ElemClick('fld_40000840.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000848"><details ontoggle="ElemCh('reg_40000848');"><summary>0x40000848<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40000848.8" onclick="ElemClick('fld_40000848.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40000848.0" onclick="ElemClick('fld_40000848.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000084C"><details ontoggle="ElemCh('reg_4000084C');"><summary>0x4000084C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_4000084C.0" onclick="ElemClick('fld_4000084C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content" name="reg_40000850"><details ontoggle="ElemCh('reg_40000850');"><summary>0x40000850<b style="margin: 20px;">AUX</b>//   Double-side egde capture register</summary>
<ul>
<li class="content" name="fld_40000850.0" onclick="ElemClick('fld_40000850.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40000850.1" onclick="ElemClick('fld_40000850.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40000850.2" onclick="ElemClick('fld_40000850.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40000800.76" onclick="ElemClick('isr_40000800.76');">[76]  <b>TIM4</b>    //    TIM4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40000C00"><details ontoggle="ElemCh('per_40000C00');"><summary>0x40000C00<b style="margin: 20px;">TIM5</b>// </summary>
<ul>
<li class="content" name="reg_40000C00"><details ontoggle="ElemCh('reg_40000C00');"><summary>0x40000C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40000C00.15" onclick="ElemClick('fld_40000C00.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40000C00.14" onclick="ElemClick('fld_40000C00.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40000C00.8" onclick="ElemClick('fld_40000C00.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40000C00.7" onclick="ElemClick('fld_40000C00.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40000C00.5" onclick="ElemClick('fld_40000C00.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40000C00.4" onclick="ElemClick('fld_40000C00.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40000C00.3" onclick="ElemClick('fld_40000C00.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40000C00.2" onclick="ElemClick('fld_40000C00.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40000C00.1" onclick="ElemClick('fld_40000C00.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40000C00.0" onclick="ElemClick('fld_40000C00.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C04"><details ontoggle="ElemCh('reg_40000C04');"><summary>0x40000C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40000C04.7" onclick="ElemClick('fld_40000C04.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40000C04.4" onclick="ElemClick('fld_40000C04.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40000C04.3" onclick="ElemClick('fld_40000C04.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40000C04.0" onclick="ElemClick('fld_40000C04.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C08"><details ontoggle="ElemCh('reg_40000C08');"><summary>0x40000C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40000C08.15" onclick="ElemClick('fld_40000C08.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40000C08.14" onclick="ElemClick('fld_40000C08.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40000C08.12" onclick="ElemClick('fld_40000C08.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40000C08.8" onclick="ElemClick('fld_40000C08.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40000C08.7" onclick="ElemClick('fld_40000C08.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40000C08.4" onclick="ElemClick('fld_40000C08.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40000C08.0" onclick="ElemClick('fld_40000C08.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C0C"><details ontoggle="ElemCh('reg_40000C0C');"><summary>0x40000C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_40000C0C.14" onclick="ElemClick('fld_40000C0C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_40000C0C.12" onclick="ElemClick('fld_40000C0C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_40000C0C.11" onclick="ElemClick('fld_40000C0C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_40000C0C.10" onclick="ElemClick('fld_40000C0C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_40000C0C.9" onclick="ElemClick('fld_40000C0C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_40000C0C.8" onclick="ElemClick('fld_40000C0C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_40000C0C.6" onclick="ElemClick('fld_40000C0C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_40000C0C.4" onclick="ElemClick('fld_40000C0C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_40000C0C.3" onclick="ElemClick('fld_40000C0C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_40000C0C.2" onclick="ElemClick('fld_40000C0C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_40000C0C.1" onclick="ElemClick('fld_40000C0C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_40000C0C.0" onclick="ElemClick('fld_40000C0C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C10"><details ontoggle="ElemCh('reg_40000C10');"><summary>0x40000C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40000C10.12" onclick="ElemClick('fld_40000C10.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40000C10.11" onclick="ElemClick('fld_40000C10.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40000C10.10" onclick="ElemClick('fld_40000C10.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40000C10.9" onclick="ElemClick('fld_40000C10.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40000C10.6" onclick="ElemClick('fld_40000C10.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40000C10.4" onclick="ElemClick('fld_40000C10.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40000C10.3" onclick="ElemClick('fld_40000C10.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40000C10.2" onclick="ElemClick('fld_40000C10.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40000C10.1" onclick="ElemClick('fld_40000C10.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40000C10.0" onclick="ElemClick('fld_40000C10.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C14"><details ontoggle="ElemCh('reg_40000C14');"><summary>0x40000C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40000C14.6" onclick="ElemClick('fld_40000C14.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40000C14.4" onclick="ElemClick('fld_40000C14.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40000C14.3" onclick="ElemClick('fld_40000C14.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40000C14.2" onclick="ElemClick('fld_40000C14.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40000C14.1" onclick="ElemClick('fld_40000C14.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40000C14.0" onclick="ElemClick('fld_40000C14.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C18"><details ontoggle="ElemCh('reg_40000C18');"><summary>0x40000C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40000C18.15" onclick="ElemClick('fld_40000C18.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40000C18.12" onclick="ElemClick('fld_40000C18.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40000C18.11" onclick="ElemClick('fld_40000C18.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40000C18.10" onclick="ElemClick('fld_40000C18.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40000C18.8" onclick="ElemClick('fld_40000C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40000C18.7" onclick="ElemClick('fld_40000C18.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40000C18.4" onclick="ElemClick('fld_40000C18.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40000C18.3" onclick="ElemClick('fld_40000C18.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40000C18.2" onclick="ElemClick('fld_40000C18.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40000C18.0" onclick="ElemClick('fld_40000C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C18"><details ontoggle="ElemCh('reg_40000C18');"><summary>0x40000C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40000C18.12" onclick="ElemClick('fld_40000C18.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40000C18.10" onclick="ElemClick('fld_40000C18.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40000C18.8" onclick="ElemClick('fld_40000C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40000C18.4" onclick="ElemClick('fld_40000C18.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40000C18.2" onclick="ElemClick('fld_40000C18.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40000C18.0" onclick="ElemClick('fld_40000C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C1C"><details ontoggle="ElemCh('reg_40000C1C');"><summary>0x40000C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_40000C1C.15" onclick="ElemClick('fld_40000C1C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_40000C1C.12" onclick="ElemClick('fld_40000C1C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_40000C1C.11" onclick="ElemClick('fld_40000C1C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_40000C1C.10" onclick="ElemClick('fld_40000C1C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_40000C1C.8" onclick="ElemClick('fld_40000C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40000C1C.7" onclick="ElemClick('fld_40000C1C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_40000C1C.4" onclick="ElemClick('fld_40000C1C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_40000C1C.3" onclick="ElemClick('fld_40000C1C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_40000C1C.2" onclick="ElemClick('fld_40000C1C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_40000C1C.0" onclick="ElemClick('fld_40000C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C1C"><details ontoggle="ElemCh('reg_40000C1C');"><summary>0x40000C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_40000C1C.12" onclick="ElemClick('fld_40000C1C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_40000C1C.10" onclick="ElemClick('fld_40000C1C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_40000C1C.8" onclick="ElemClick('fld_40000C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40000C1C.4" onclick="ElemClick('fld_40000C1C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_40000C1C.2" onclick="ElemClick('fld_40000C1C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_40000C1C.0" onclick="ElemClick('fld_40000C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C20"><details ontoggle="ElemCh('reg_40000C20');"><summary>0x40000C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40000C20.13" onclick="ElemClick('fld_40000C20.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000C20.12" onclick="ElemClick('fld_40000C20.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40000C20.9" onclick="ElemClick('fld_40000C20.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40000C20.8" onclick="ElemClick('fld_40000C20.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40000C20.5" onclick="ElemClick('fld_40000C20.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40000C20.4" onclick="ElemClick('fld_40000C20.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40000C20.1" onclick="ElemClick('fld_40000C20.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40000C20.0" onclick="ElemClick('fld_40000C20.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C24"><details ontoggle="ElemCh('reg_40000C24');"><summary>0x40000C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40000C24.0" onclick="ElemClick('fld_40000C24.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C28"><details ontoggle="ElemCh('reg_40000C28');"><summary>0x40000C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40000C28.0" onclick="ElemClick('fld_40000C28.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C2C"><details ontoggle="ElemCh('reg_40000C2C');"><summary>0x40000C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_40000C2C.0" onclick="ElemClick('fld_40000C2C.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C34"><details ontoggle="ElemCh('reg_40000C34');"><summary>0x40000C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40000C34.0" onclick="ElemClick('fld_40000C34.0');">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
<li class="content" name="fld_40000C34.16" onclick="ElemClick('fld_40000C34.16');">
[16]<b style="margin: 20px;">LEVEL1</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C38"><details ontoggle="ElemCh('reg_40000C38');"><summary>0x40000C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40000C38.0" onclick="ElemClick('fld_40000C38.0');">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
<li class="content" name="fld_40000C38.16" onclick="ElemClick('fld_40000C38.16');">
[16]<b style="margin: 20px;">LEVEL2</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C3C"><details ontoggle="ElemCh('reg_40000C3C');"><summary>0x40000C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_40000C3C.0" onclick="ElemClick('fld_40000C3C.0');">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
<li class="content" name="fld_40000C3C.16" onclick="ElemClick('fld_40000C3C.16');">
[16]<b style="margin: 20px;">LEVEL3</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C40"><details ontoggle="ElemCh('reg_40000C40');"><summary>0x40000C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40000C40.0" onclick="ElemClick('fld_40000C40.0');">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
<li class="content" name="fld_40000C40.16" onclick="ElemClick('fld_40000C40.16');">
[16]<b style="margin: 20px;">LEVEL4</b> (def=0x0)    //    Level indicating bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C48"><details ontoggle="ElemCh('reg_40000C48');"><summary>0x40000C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40000C48.8" onclick="ElemClick('fld_40000C48.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40000C48.0" onclick="ElemClick('fld_40000C48.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C4C"><details ontoggle="ElemCh('reg_40000C4C');"><summary>0x40000C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_40000C4C.0" onclick="ElemClick('fld_40000C4C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content" name="reg_40000C50"><details ontoggle="ElemCh('reg_40000C50');"><summary>0x40000C50<b style="margin: 20px;">AUX</b>//   Double-side egde capture register</summary>
<ul>
<li class="content" name="fld_40000C50.0" onclick="ElemClick('fld_40000C50.0');">
[0]<b style="margin: 20px;">CAP_ED_CH2</b> (def=0x0)    //    Double-side egde capture is enable for channel2
</li>
<li class="content" name="fld_40000C50.1" onclick="ElemClick('fld_40000C50.1');">
[1]<b style="margin: 20px;">CAP_ED_CH3</b> (def=0x0)    //    Double-side egde capture is enable for channel3
</li>
<li class="content" name="fld_40000C50.2" onclick="ElemClick('fld_40000C50.2');">
[2]<b style="margin: 20px;">CAP_ED_CH4</b> (def=0x0)    //    Double-side egde capture is enable for channel4
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40000C00.77" onclick="ElemClick('isr_40000C00.77');">[77]  <b>TIM5</b>    //    TIM5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40014C00"><details ontoggle="ElemCh('per_40014C00');"><summary>0x40014C00<b style="margin: 20px;">TIM9</b>// General purpose timer</summary>
<ul>
<li class="content" name="reg_40014C00"><details ontoggle="ElemCh('reg_40014C00');"><summary>0x40014C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40014C00.15" onclick="ElemClick('fld_40014C00.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40014C00.14" onclick="ElemClick('fld_40014C00.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40014C00.8" onclick="ElemClick('fld_40014C00.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40014C00.7" onclick="ElemClick('fld_40014C00.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40014C00.5" onclick="ElemClick('fld_40014C00.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40014C00.4" onclick="ElemClick('fld_40014C00.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40014C00.3" onclick="ElemClick('fld_40014C00.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40014C00.2" onclick="ElemClick('fld_40014C00.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40014C00.1" onclick="ElemClick('fld_40014C00.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40014C00.0" onclick="ElemClick('fld_40014C00.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C04"><details ontoggle="ElemCh('reg_40014C04');"><summary>0x40014C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40014C04.7" onclick="ElemClick('fld_40014C04.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40014C04.4" onclick="ElemClick('fld_40014C04.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40014C04.3" onclick="ElemClick('fld_40014C04.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40014C04.0" onclick="ElemClick('fld_40014C04.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C08"><details ontoggle="ElemCh('reg_40014C08');"><summary>0x40014C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40014C08.15" onclick="ElemClick('fld_40014C08.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40014C08.14" onclick="ElemClick('fld_40014C08.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40014C08.12" onclick="ElemClick('fld_40014C08.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40014C08.8" onclick="ElemClick('fld_40014C08.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40014C08.7" onclick="ElemClick('fld_40014C08.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40014C08.4" onclick="ElemClick('fld_40014C08.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40014C08.0" onclick="ElemClick('fld_40014C08.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C0C"><details ontoggle="ElemCh('reg_40014C0C');"><summary>0x40014C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_40014C0C.14" onclick="ElemClick('fld_40014C0C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_40014C0C.12" onclick="ElemClick('fld_40014C0C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_40014C0C.11" onclick="ElemClick('fld_40014C0C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_40014C0C.10" onclick="ElemClick('fld_40014C0C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_40014C0C.9" onclick="ElemClick('fld_40014C0C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_40014C0C.8" onclick="ElemClick('fld_40014C0C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_40014C0C.6" onclick="ElemClick('fld_40014C0C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_40014C0C.4" onclick="ElemClick('fld_40014C0C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_40014C0C.3" onclick="ElemClick('fld_40014C0C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_40014C0C.2" onclick="ElemClick('fld_40014C0C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_40014C0C.1" onclick="ElemClick('fld_40014C0C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_40014C0C.0" onclick="ElemClick('fld_40014C0C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C10"><details ontoggle="ElemCh('reg_40014C10');"><summary>0x40014C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40014C10.12" onclick="ElemClick('fld_40014C10.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40014C10.11" onclick="ElemClick('fld_40014C10.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40014C10.10" onclick="ElemClick('fld_40014C10.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40014C10.9" onclick="ElemClick('fld_40014C10.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40014C10.6" onclick="ElemClick('fld_40014C10.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40014C10.4" onclick="ElemClick('fld_40014C10.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40014C10.3" onclick="ElemClick('fld_40014C10.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40014C10.2" onclick="ElemClick('fld_40014C10.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40014C10.1" onclick="ElemClick('fld_40014C10.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40014C10.0" onclick="ElemClick('fld_40014C10.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C14"><details ontoggle="ElemCh('reg_40014C14');"><summary>0x40014C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40014C14.6" onclick="ElemClick('fld_40014C14.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40014C14.4" onclick="ElemClick('fld_40014C14.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40014C14.3" onclick="ElemClick('fld_40014C14.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40014C14.2" onclick="ElemClick('fld_40014C14.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40014C14.1" onclick="ElemClick('fld_40014C14.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40014C14.0" onclick="ElemClick('fld_40014C14.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C18"><details ontoggle="ElemCh('reg_40014C18');"><summary>0x40014C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40014C18.15" onclick="ElemClick('fld_40014C18.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40014C18.12" onclick="ElemClick('fld_40014C18.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40014C18.11" onclick="ElemClick('fld_40014C18.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40014C18.10" onclick="ElemClick('fld_40014C18.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40014C18.8" onclick="ElemClick('fld_40014C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40014C18.7" onclick="ElemClick('fld_40014C18.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40014C18.4" onclick="ElemClick('fld_40014C18.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40014C18.3" onclick="ElemClick('fld_40014C18.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40014C18.2" onclick="ElemClick('fld_40014C18.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40014C18.0" onclick="ElemClick('fld_40014C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C18"><details ontoggle="ElemCh('reg_40014C18');"><summary>0x40014C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40014C18.12" onclick="ElemClick('fld_40014C18.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40014C18.10" onclick="ElemClick('fld_40014C18.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40014C18.8" onclick="ElemClick('fld_40014C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40014C18.4" onclick="ElemClick('fld_40014C18.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40014C18.2" onclick="ElemClick('fld_40014C18.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40014C18.0" onclick="ElemClick('fld_40014C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C1C"><details ontoggle="ElemCh('reg_40014C1C');"><summary>0x40014C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_40014C1C.15" onclick="ElemClick('fld_40014C1C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_40014C1C.12" onclick="ElemClick('fld_40014C1C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_40014C1C.11" onclick="ElemClick('fld_40014C1C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_40014C1C.10" onclick="ElemClick('fld_40014C1C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_40014C1C.8" onclick="ElemClick('fld_40014C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40014C1C.7" onclick="ElemClick('fld_40014C1C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_40014C1C.4" onclick="ElemClick('fld_40014C1C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_40014C1C.3" onclick="ElemClick('fld_40014C1C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_40014C1C.2" onclick="ElemClick('fld_40014C1C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_40014C1C.0" onclick="ElemClick('fld_40014C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C1C"><details ontoggle="ElemCh('reg_40014C1C');"><summary>0x40014C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_40014C1C.12" onclick="ElemClick('fld_40014C1C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_40014C1C.10" onclick="ElemClick('fld_40014C1C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_40014C1C.8" onclick="ElemClick('fld_40014C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40014C1C.4" onclick="ElemClick('fld_40014C1C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_40014C1C.2" onclick="ElemClick('fld_40014C1C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_40014C1C.0" onclick="ElemClick('fld_40014C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C20"><details ontoggle="ElemCh('reg_40014C20');"><summary>0x40014C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40014C20.13" onclick="ElemClick('fld_40014C20.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40014C20.12" onclick="ElemClick('fld_40014C20.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40014C20.9" onclick="ElemClick('fld_40014C20.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40014C20.8" onclick="ElemClick('fld_40014C20.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40014C20.5" onclick="ElemClick('fld_40014C20.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40014C20.4" onclick="ElemClick('fld_40014C20.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40014C20.1" onclick="ElemClick('fld_40014C20.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40014C20.0" onclick="ElemClick('fld_40014C20.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C24"><details ontoggle="ElemCh('reg_40014C24');"><summary>0x40014C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40014C24.0" onclick="ElemClick('fld_40014C24.0');">
[0:31]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C28"><details ontoggle="ElemCh('reg_40014C28');"><summary>0x40014C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40014C28.0" onclick="ElemClick('fld_40014C28.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C2C"><details ontoggle="ElemCh('reg_40014C2C');"><summary>0x40014C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_40014C2C.0" onclick="ElemClick('fld_40014C2C.0');">
[0:31]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C34"><details ontoggle="ElemCh('reg_40014C34');"><summary>0x40014C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40014C34.0" onclick="ElemClick('fld_40014C34.0');">
[0:31]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C38"><details ontoggle="ElemCh('reg_40014C38');"><summary>0x40014C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40014C38.0" onclick="ElemClick('fld_40014C38.0');">
[0:31]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C3C"><details ontoggle="ElemCh('reg_40014C3C');"><summary>0x40014C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_40014C3C.0" onclick="ElemClick('fld_40014C3C.0');">
[0:31]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C40"><details ontoggle="ElemCh('reg_40014C40');"><summary>0x40014C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40014C40.0" onclick="ElemClick('fld_40014C40.0');">
[0:31]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C48"><details ontoggle="ElemCh('reg_40014C48');"><summary>0x40014C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40014C48.8" onclick="ElemClick('fld_40014C48.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40014C48.0" onclick="ElemClick('fld_40014C48.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_40014C4C"><details ontoggle="ElemCh('reg_40014C4C');"><summary>0x40014C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_40014C4C.0" onclick="ElemClick('fld_40014C4C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40014C00.90" onclick="ElemClick('isr_40014C00.90');">[90]  <b>TIM9</b>    //    TIM9 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40015000"><details ontoggle="ElemCh('per_40015000');"><summary>0x40015000<b style="margin: 20px;">TIM10</b>// </summary>
<ul>
<li class="content" name="reg_40015000"><details ontoggle="ElemCh('reg_40015000');"><summary>0x40015000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40015000.15" onclick="ElemClick('fld_40015000.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40015000.14" onclick="ElemClick('fld_40015000.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40015000.8" onclick="ElemClick('fld_40015000.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40015000.7" onclick="ElemClick('fld_40015000.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40015000.5" onclick="ElemClick('fld_40015000.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40015000.4" onclick="ElemClick('fld_40015000.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40015000.3" onclick="ElemClick('fld_40015000.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40015000.2" onclick="ElemClick('fld_40015000.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40015000.1" onclick="ElemClick('fld_40015000.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40015000.0" onclick="ElemClick('fld_40015000.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015004"><details ontoggle="ElemCh('reg_40015004');"><summary>0x40015004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40015004.7" onclick="ElemClick('fld_40015004.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40015004.4" onclick="ElemClick('fld_40015004.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40015004.3" onclick="ElemClick('fld_40015004.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40015004.0" onclick="ElemClick('fld_40015004.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40015008"><details ontoggle="ElemCh('reg_40015008');"><summary>0x40015008<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40015008.15" onclick="ElemClick('fld_40015008.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40015008.14" onclick="ElemClick('fld_40015008.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40015008.12" onclick="ElemClick('fld_40015008.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40015008.8" onclick="ElemClick('fld_40015008.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40015008.7" onclick="ElemClick('fld_40015008.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40015008.4" onclick="ElemClick('fld_40015008.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40015008.0" onclick="ElemClick('fld_40015008.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001500C"><details ontoggle="ElemCh('reg_4001500C');"><summary>0x4001500C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4001500C.14" onclick="ElemClick('fld_4001500C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4001500C.12" onclick="ElemClick('fld_4001500C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_4001500C.11" onclick="ElemClick('fld_4001500C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_4001500C.10" onclick="ElemClick('fld_4001500C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4001500C.9" onclick="ElemClick('fld_4001500C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4001500C.8" onclick="ElemClick('fld_4001500C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4001500C.6" onclick="ElemClick('fld_4001500C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4001500C.4" onclick="ElemClick('fld_4001500C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_4001500C.3" onclick="ElemClick('fld_4001500C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_4001500C.2" onclick="ElemClick('fld_4001500C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4001500C.1" onclick="ElemClick('fld_4001500C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4001500C.0" onclick="ElemClick('fld_4001500C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015010"><details ontoggle="ElemCh('reg_40015010');"><summary>0x40015010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40015010.12" onclick="ElemClick('fld_40015010.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40015010.11" onclick="ElemClick('fld_40015010.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40015010.10" onclick="ElemClick('fld_40015010.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40015010.9" onclick="ElemClick('fld_40015010.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40015010.6" onclick="ElemClick('fld_40015010.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40015010.4" onclick="ElemClick('fld_40015010.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40015010.3" onclick="ElemClick('fld_40015010.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40015010.2" onclick="ElemClick('fld_40015010.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40015010.1" onclick="ElemClick('fld_40015010.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40015010.0" onclick="ElemClick('fld_40015010.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40015014"><details ontoggle="ElemCh('reg_40015014');"><summary>0x40015014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40015014.6" onclick="ElemClick('fld_40015014.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40015014.4" onclick="ElemClick('fld_40015014.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40015014.3" onclick="ElemClick('fld_40015014.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40015014.2" onclick="ElemClick('fld_40015014.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40015014.1" onclick="ElemClick('fld_40015014.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40015014.0" onclick="ElemClick('fld_40015014.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40015018"><details ontoggle="ElemCh('reg_40015018');"><summary>0x40015018<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40015018.15" onclick="ElemClick('fld_40015018.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40015018.12" onclick="ElemClick('fld_40015018.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40015018.11" onclick="ElemClick('fld_40015018.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40015018.10" onclick="ElemClick('fld_40015018.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40015018.8" onclick="ElemClick('fld_40015018.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40015018.7" onclick="ElemClick('fld_40015018.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40015018.4" onclick="ElemClick('fld_40015018.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40015018.3" onclick="ElemClick('fld_40015018.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40015018.2" onclick="ElemClick('fld_40015018.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40015018.0" onclick="ElemClick('fld_40015018.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40015018"><details ontoggle="ElemCh('reg_40015018');"><summary>0x40015018<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40015018.12" onclick="ElemClick('fld_40015018.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40015018.10" onclick="ElemClick('fld_40015018.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40015018.8" onclick="ElemClick('fld_40015018.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40015018.4" onclick="ElemClick('fld_40015018.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40015018.2" onclick="ElemClick('fld_40015018.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40015018.0" onclick="ElemClick('fld_40015018.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001501C"><details ontoggle="ElemCh('reg_4001501C');"><summary>0x4001501C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_4001501C.15" onclick="ElemClick('fld_4001501C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_4001501C.12" onclick="ElemClick('fld_4001501C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_4001501C.11" onclick="ElemClick('fld_4001501C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_4001501C.10" onclick="ElemClick('fld_4001501C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_4001501C.8" onclick="ElemClick('fld_4001501C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4001501C.7" onclick="ElemClick('fld_4001501C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_4001501C.4" onclick="ElemClick('fld_4001501C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_4001501C.3" onclick="ElemClick('fld_4001501C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_4001501C.2" onclick="ElemClick('fld_4001501C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_4001501C.0" onclick="ElemClick('fld_4001501C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001501C"><details ontoggle="ElemCh('reg_4001501C');"><summary>0x4001501C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_4001501C.12" onclick="ElemClick('fld_4001501C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_4001501C.10" onclick="ElemClick('fld_4001501C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_4001501C.8" onclick="ElemClick('fld_4001501C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4001501C.4" onclick="ElemClick('fld_4001501C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_4001501C.2" onclick="ElemClick('fld_4001501C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_4001501C.0" onclick="ElemClick('fld_4001501C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40015020"><details ontoggle="ElemCh('reg_40015020');"><summary>0x40015020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40015020.13" onclick="ElemClick('fld_40015020.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40015020.12" onclick="ElemClick('fld_40015020.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40015020.9" onclick="ElemClick('fld_40015020.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40015020.8" onclick="ElemClick('fld_40015020.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40015020.5" onclick="ElemClick('fld_40015020.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40015020.4" onclick="ElemClick('fld_40015020.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40015020.1" onclick="ElemClick('fld_40015020.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40015020.0" onclick="ElemClick('fld_40015020.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015024"><details ontoggle="ElemCh('reg_40015024');"><summary>0x40015024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40015024.0" onclick="ElemClick('fld_40015024.0');">
[0:31]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015028"><details ontoggle="ElemCh('reg_40015028');"><summary>0x40015028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40015028.0" onclick="ElemClick('fld_40015028.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001502C"><details ontoggle="ElemCh('reg_4001502C');"><summary>0x4001502C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4001502C.0" onclick="ElemClick('fld_4001502C.0');">
[0:31]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015034"><details ontoggle="ElemCh('reg_40015034');"><summary>0x40015034<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40015034.0" onclick="ElemClick('fld_40015034.0');">
[0:31]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015038"><details ontoggle="ElemCh('reg_40015038');"><summary>0x40015038<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40015038.0" onclick="ElemClick('fld_40015038.0');">
[0:31]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001503C"><details ontoggle="ElemCh('reg_4001503C');"><summary>0x4001503C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_4001503C.0" onclick="ElemClick('fld_4001503C.0');">
[0:31]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015040"><details ontoggle="ElemCh('reg_40015040');"><summary>0x40015040<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40015040.0" onclick="ElemClick('fld_40015040.0');">
[0:31]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015048"><details ontoggle="ElemCh('reg_40015048');"><summary>0x40015048<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40015048.8" onclick="ElemClick('fld_40015048.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40015048.0" onclick="ElemClick('fld_40015048.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_4001504C"><details ontoggle="ElemCh('reg_4001504C');"><summary>0x4001504C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_4001504C.0" onclick="ElemClick('fld_4001504C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40015000.91" onclick="ElemClick('isr_40015000.91');">[91]  <b>TIM10</b>    //    TIM10 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40015400"><details ontoggle="ElemCh('per_40015400');"><summary>0x40015400<b style="margin: 20px;">TIM11</b>// </summary>
<ul>
<li class="content" name="reg_40015400"><details ontoggle="ElemCh('reg_40015400');"><summary>0x40015400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40015400.15" onclick="ElemClick('fld_40015400.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40015400.14" onclick="ElemClick('fld_40015400.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40015400.8" onclick="ElemClick('fld_40015400.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40015400.7" onclick="ElemClick('fld_40015400.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40015400.5" onclick="ElemClick('fld_40015400.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40015400.4" onclick="ElemClick('fld_40015400.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40015400.3" onclick="ElemClick('fld_40015400.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40015400.2" onclick="ElemClick('fld_40015400.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40015400.1" onclick="ElemClick('fld_40015400.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40015400.0" onclick="ElemClick('fld_40015400.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015404"><details ontoggle="ElemCh('reg_40015404');"><summary>0x40015404<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40015404.7" onclick="ElemClick('fld_40015404.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40015404.4" onclick="ElemClick('fld_40015404.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40015404.3" onclick="ElemClick('fld_40015404.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40015404.0" onclick="ElemClick('fld_40015404.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40015408"><details ontoggle="ElemCh('reg_40015408');"><summary>0x40015408<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40015408.15" onclick="ElemClick('fld_40015408.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40015408.14" onclick="ElemClick('fld_40015408.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40015408.12" onclick="ElemClick('fld_40015408.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40015408.8" onclick="ElemClick('fld_40015408.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40015408.7" onclick="ElemClick('fld_40015408.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40015408.4" onclick="ElemClick('fld_40015408.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40015408.0" onclick="ElemClick('fld_40015408.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001540C"><details ontoggle="ElemCh('reg_4001540C');"><summary>0x4001540C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4001540C.14" onclick="ElemClick('fld_4001540C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_4001540C.12" onclick="ElemClick('fld_4001540C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_4001540C.11" onclick="ElemClick('fld_4001540C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_4001540C.10" onclick="ElemClick('fld_4001540C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_4001540C.9" onclick="ElemClick('fld_4001540C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_4001540C.8" onclick="ElemClick('fld_4001540C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4001540C.6" onclick="ElemClick('fld_4001540C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_4001540C.4" onclick="ElemClick('fld_4001540C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_4001540C.3" onclick="ElemClick('fld_4001540C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_4001540C.2" onclick="ElemClick('fld_4001540C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_4001540C.1" onclick="ElemClick('fld_4001540C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_4001540C.0" onclick="ElemClick('fld_4001540C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015410"><details ontoggle="ElemCh('reg_40015410');"><summary>0x40015410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40015410.12" onclick="ElemClick('fld_40015410.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40015410.11" onclick="ElemClick('fld_40015410.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40015410.10" onclick="ElemClick('fld_40015410.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40015410.9" onclick="ElemClick('fld_40015410.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40015410.6" onclick="ElemClick('fld_40015410.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40015410.4" onclick="ElemClick('fld_40015410.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40015410.3" onclick="ElemClick('fld_40015410.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40015410.2" onclick="ElemClick('fld_40015410.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40015410.1" onclick="ElemClick('fld_40015410.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40015410.0" onclick="ElemClick('fld_40015410.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40015414"><details ontoggle="ElemCh('reg_40015414');"><summary>0x40015414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40015414.6" onclick="ElemClick('fld_40015414.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40015414.4" onclick="ElemClick('fld_40015414.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40015414.3" onclick="ElemClick('fld_40015414.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40015414.2" onclick="ElemClick('fld_40015414.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40015414.1" onclick="ElemClick('fld_40015414.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40015414.0" onclick="ElemClick('fld_40015414.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40015418"><details ontoggle="ElemCh('reg_40015418');"><summary>0x40015418<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40015418.15" onclick="ElemClick('fld_40015418.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40015418.12" onclick="ElemClick('fld_40015418.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40015418.11" onclick="ElemClick('fld_40015418.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40015418.10" onclick="ElemClick('fld_40015418.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40015418.8" onclick="ElemClick('fld_40015418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40015418.7" onclick="ElemClick('fld_40015418.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40015418.4" onclick="ElemClick('fld_40015418.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40015418.3" onclick="ElemClick('fld_40015418.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40015418.2" onclick="ElemClick('fld_40015418.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40015418.0" onclick="ElemClick('fld_40015418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40015418"><details ontoggle="ElemCh('reg_40015418');"><summary>0x40015418<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40015418.12" onclick="ElemClick('fld_40015418.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40015418.10" onclick="ElemClick('fld_40015418.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40015418.8" onclick="ElemClick('fld_40015418.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40015418.4" onclick="ElemClick('fld_40015418.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40015418.2" onclick="ElemClick('fld_40015418.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40015418.0" onclick="ElemClick('fld_40015418.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001541C"><details ontoggle="ElemCh('reg_4001541C');"><summary>0x4001541C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_4001541C.15" onclick="ElemClick('fld_4001541C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_4001541C.12" onclick="ElemClick('fld_4001541C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_4001541C.11" onclick="ElemClick('fld_4001541C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_4001541C.10" onclick="ElemClick('fld_4001541C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_4001541C.8" onclick="ElemClick('fld_4001541C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4001541C.7" onclick="ElemClick('fld_4001541C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_4001541C.4" onclick="ElemClick('fld_4001541C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_4001541C.3" onclick="ElemClick('fld_4001541C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_4001541C.2" onclick="ElemClick('fld_4001541C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_4001541C.0" onclick="ElemClick('fld_4001541C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4001541C"><details ontoggle="ElemCh('reg_4001541C');"><summary>0x4001541C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_4001541C.12" onclick="ElemClick('fld_4001541C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_4001541C.10" onclick="ElemClick('fld_4001541C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_4001541C.8" onclick="ElemClick('fld_4001541C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_4001541C.4" onclick="ElemClick('fld_4001541C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_4001541C.2" onclick="ElemClick('fld_4001541C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_4001541C.0" onclick="ElemClick('fld_4001541C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40015420"><details ontoggle="ElemCh('reg_40015420');"><summary>0x40015420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40015420.13" onclick="ElemClick('fld_40015420.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40015420.12" onclick="ElemClick('fld_40015420.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40015420.9" onclick="ElemClick('fld_40015420.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40015420.8" onclick="ElemClick('fld_40015420.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40015420.5" onclick="ElemClick('fld_40015420.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40015420.4" onclick="ElemClick('fld_40015420.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40015420.1" onclick="ElemClick('fld_40015420.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40015420.0" onclick="ElemClick('fld_40015420.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015424"><details ontoggle="ElemCh('reg_40015424');"><summary>0x40015424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40015424.0" onclick="ElemClick('fld_40015424.0');">
[0:31]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015428"><details ontoggle="ElemCh('reg_40015428');"><summary>0x40015428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40015428.0" onclick="ElemClick('fld_40015428.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001542C"><details ontoggle="ElemCh('reg_4001542C');"><summary>0x4001542C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4001542C.0" onclick="ElemClick('fld_4001542C.0');">
[0:31]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015434"><details ontoggle="ElemCh('reg_40015434');"><summary>0x40015434<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40015434.0" onclick="ElemClick('fld_40015434.0');">
[0:31]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015438"><details ontoggle="ElemCh('reg_40015438');"><summary>0x40015438<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40015438.0" onclick="ElemClick('fld_40015438.0');">
[0:31]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001543C"><details ontoggle="ElemCh('reg_4001543C');"><summary>0x4001543C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_4001543C.0" onclick="ElemClick('fld_4001543C.0');">
[0:31]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015440"><details ontoggle="ElemCh('reg_40015440');"><summary>0x40015440<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40015440.0" onclick="ElemClick('fld_40015440.0');">
[0:31]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40015448"><details ontoggle="ElemCh('reg_40015448');"><summary>0x40015448<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40015448.8" onclick="ElemClick('fld_40015448.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40015448.0" onclick="ElemClick('fld_40015448.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_4001544C"><details ontoggle="ElemCh('reg_4001544C');"><summary>0x4001544C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_4001544C.0" onclick="ElemClick('fld_4001544C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40015400.92" onclick="ElemClick('isr_40015400.92');">[92]  <b>TIM11</b>    //    TIM11 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40013C00"><details ontoggle="ElemCh('per_40013C00');"><summary>0x40013C00<b style="margin: 20px;">TIM12</b>// </summary>
<ul>
<li class="content" name="reg_40013C00"><details ontoggle="ElemCh('reg_40013C00');"><summary>0x40013C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40013C00.15" onclick="ElemClick('fld_40013C00.15');">
[15]<b style="margin: 20px;">CAPLVL</b> (def=0x0)    //    Timer capture level indication enable
</li>
<li class="content" name="fld_40013C00.14" onclick="ElemClick('fld_40013C00.14');">
[14]<b style="margin: 20px;">CAPOV</b> (def=0x0)    //    Timer capture value configuration enable
</li>
<li class="content" name="fld_40013C00.8" onclick="ElemClick('fld_40013C00.8');">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content" name="fld_40013C00.7" onclick="ElemClick('fld_40013C00.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40013C00.5" onclick="ElemClick('fld_40013C00.5');">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content" name="fld_40013C00.4" onclick="ElemClick('fld_40013C00.4');">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content" name="fld_40013C00.3" onclick="ElemClick('fld_40013C00.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40013C00.2" onclick="ElemClick('fld_40013C00.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40013C00.1" onclick="ElemClick('fld_40013C00.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40013C00.0" onclick="ElemClick('fld_40013C00.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C04"><details ontoggle="ElemCh('reg_40013C04');"><summary>0x40013C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40013C04.7" onclick="ElemClick('fld_40013C04.7');">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content" name="fld_40013C04.4" onclick="ElemClick('fld_40013C04.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content" name="fld_40013C04.3" onclick="ElemClick('fld_40013C04.3');">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content" name="fld_40013C04.0" onclick="ElemClick('fld_40013C04.0');">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C08"><details ontoggle="ElemCh('reg_40013C08');"><summary>0x40013C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content" name="fld_40013C08.15" onclick="ElemClick('fld_40013C08.15');">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content" name="fld_40013C08.14" onclick="ElemClick('fld_40013C08.14');">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content" name="fld_40013C08.12" onclick="ElemClick('fld_40013C08.12');">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content" name="fld_40013C08.8" onclick="ElemClick('fld_40013C08.8');">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content" name="fld_40013C08.7" onclick="ElemClick('fld_40013C08.7');">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content" name="fld_40013C08.4" onclick="ElemClick('fld_40013C08.4');">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content" name="fld_40013C08.0" onclick="ElemClick('fld_40013C08.0');">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C0C"><details ontoggle="ElemCh('reg_40013C0C');"><summary>0x40013C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_40013C0C.14" onclick="ElemClick('fld_40013C0C.14');">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content" name="fld_40013C0C.12" onclick="ElemClick('fld_40013C0C.12');">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content" name="fld_40013C0C.11" onclick="ElemClick('fld_40013C0C.11');">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content" name="fld_40013C0C.10" onclick="ElemClick('fld_40013C0C.10');">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content" name="fld_40013C0C.9" onclick="ElemClick('fld_40013C0C.9');">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content" name="fld_40013C0C.8" onclick="ElemClick('fld_40013C0C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_40013C0C.6" onclick="ElemClick('fld_40013C0C.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content" name="fld_40013C0C.4" onclick="ElemClick('fld_40013C0C.4');">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content" name="fld_40013C0C.3" onclick="ElemClick('fld_40013C0C.3');">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content" name="fld_40013C0C.2" onclick="ElemClick('fld_40013C0C.2');">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content" name="fld_40013C0C.1" onclick="ElemClick('fld_40013C0C.1');">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content" name="fld_40013C0C.0" onclick="ElemClick('fld_40013C0C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C10"><details ontoggle="ElemCh('reg_40013C10');"><summary>0x40013C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40013C10.12" onclick="ElemClick('fld_40013C10.12');">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content" name="fld_40013C10.11" onclick="ElemClick('fld_40013C10.11');">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content" name="fld_40013C10.10" onclick="ElemClick('fld_40013C10.10');">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content" name="fld_40013C10.9" onclick="ElemClick('fld_40013C10.9');">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content" name="fld_40013C10.6" onclick="ElemClick('fld_40013C10.6');">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content" name="fld_40013C10.4" onclick="ElemClick('fld_40013C10.4');">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content" name="fld_40013C10.3" onclick="ElemClick('fld_40013C10.3');">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content" name="fld_40013C10.2" onclick="ElemClick('fld_40013C10.2');">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content" name="fld_40013C10.1" onclick="ElemClick('fld_40013C10.1');">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content" name="fld_40013C10.0" onclick="ElemClick('fld_40013C10.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C14"><details ontoggle="ElemCh('reg_40013C14');"><summary>0x40013C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40013C14.6" onclick="ElemClick('fld_40013C14.6');">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content" name="fld_40013C14.4" onclick="ElemClick('fld_40013C14.4');">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content" name="fld_40013C14.3" onclick="ElemClick('fld_40013C14.3');">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content" name="fld_40013C14.2" onclick="ElemClick('fld_40013C14.2');">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content" name="fld_40013C14.1" onclick="ElemClick('fld_40013C14.1');">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content" name="fld_40013C14.0" onclick="ElemClick('fld_40013C14.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C18"><details ontoggle="ElemCh('reg_40013C18');"><summary>0x40013C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content" name="fld_40013C18.15" onclick="ElemClick('fld_40013C18.15');">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content" name="fld_40013C18.12" onclick="ElemClick('fld_40013C18.12');">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content" name="fld_40013C18.11" onclick="ElemClick('fld_40013C18.11');">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content" name="fld_40013C18.10" onclick="ElemClick('fld_40013C18.10');">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content" name="fld_40013C18.8" onclick="ElemClick('fld_40013C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content" name="fld_40013C18.7" onclick="ElemClick('fld_40013C18.7');">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content" name="fld_40013C18.4" onclick="ElemClick('fld_40013C18.4');">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content" name="fld_40013C18.3" onclick="ElemClick('fld_40013C18.3');">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content" name="fld_40013C18.2" onclick="ElemClick('fld_40013C18.2');">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content" name="fld_40013C18.0" onclick="ElemClick('fld_40013C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C18"><details ontoggle="ElemCh('reg_40013C18');"><summary>0x40013C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content" name="fld_40013C18.12" onclick="ElemClick('fld_40013C18.12');">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content" name="fld_40013C18.10" onclick="ElemClick('fld_40013C18.10');">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content" name="fld_40013C18.8" onclick="ElemClick('fld_40013C18.8');">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content" name="fld_40013C18.4" onclick="ElemClick('fld_40013C18.4');">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content" name="fld_40013C18.2" onclick="ElemClick('fld_40013C18.2');">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content" name="fld_40013C18.0" onclick="ElemClick('fld_40013C18.0');">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C1C"><details ontoggle="ElemCh('reg_40013C1C');"><summary>0x40013C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content" name="fld_40013C1C.15" onclick="ElemClick('fld_40013C1C.15');">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content" name="fld_40013C1C.12" onclick="ElemClick('fld_40013C1C.12');">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content" name="fld_40013C1C.11" onclick="ElemClick('fld_40013C1C.11');">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content" name="fld_40013C1C.10" onclick="ElemClick('fld_40013C1C.10');">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content" name="fld_40013C1C.8" onclick="ElemClick('fld_40013C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40013C1C.7" onclick="ElemClick('fld_40013C1C.7');">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content" name="fld_40013C1C.4" onclick="ElemClick('fld_40013C1C.4');">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content" name="fld_40013C1C.3" onclick="ElemClick('fld_40013C1C.3');">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content" name="fld_40013C1C.2" onclick="ElemClick('fld_40013C1C.2');">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content" name="fld_40013C1C.0" onclick="ElemClick('fld_40013C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C1C"><details ontoggle="ElemCh('reg_40013C1C');"><summary>0x40013C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content" name="fld_40013C1C.12" onclick="ElemClick('fld_40013C1C.12');">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content" name="fld_40013C1C.10" onclick="ElemClick('fld_40013C1C.10');">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content" name="fld_40013C1C.8" onclick="ElemClick('fld_40013C1C.8');">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content" name="fld_40013C1C.4" onclick="ElemClick('fld_40013C1C.4');">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content" name="fld_40013C1C.2" onclick="ElemClick('fld_40013C1C.2');">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content" name="fld_40013C1C.0" onclick="ElemClick('fld_40013C1C.0');">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C20"><details ontoggle="ElemCh('reg_40013C20');"><summary>0x40013C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content" name="fld_40013C20.13" onclick="ElemClick('fld_40013C20.13');">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40013C20.12" onclick="ElemClick('fld_40013C20.12');">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content" name="fld_40013C20.9" onclick="ElemClick('fld_40013C20.9');">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content" name="fld_40013C20.8" onclick="ElemClick('fld_40013C20.8');">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content" name="fld_40013C20.5" onclick="ElemClick('fld_40013C20.5');">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content" name="fld_40013C20.4" onclick="ElemClick('fld_40013C20.4');">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content" name="fld_40013C20.1" onclick="ElemClick('fld_40013C20.1');">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content" name="fld_40013C20.0" onclick="ElemClick('fld_40013C20.0');">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C24"><details ontoggle="ElemCh('reg_40013C24');"><summary>0x40013C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40013C24.0" onclick="ElemClick('fld_40013C24.0');">
[0:31]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C28"><details ontoggle="ElemCh('reg_40013C28');"><summary>0x40013C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40013C28.0" onclick="ElemClick('fld_40013C28.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C2C"><details ontoggle="ElemCh('reg_40013C2C');"><summary>0x40013C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_40013C2C.0" onclick="ElemClick('fld_40013C2C.0');">
[0:31]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C34"><details ontoggle="ElemCh('reg_40013C34');"><summary>0x40013C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content" name="fld_40013C34.0" onclick="ElemClick('fld_40013C34.0');">
[0:31]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C38"><details ontoggle="ElemCh('reg_40013C38');"><summary>0x40013C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content" name="fld_40013C38.0" onclick="ElemClick('fld_40013C38.0');">
[0:31]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C3C"><details ontoggle="ElemCh('reg_40013C3C');"><summary>0x40013C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content" name="fld_40013C3C.0" onclick="ElemClick('fld_40013C3C.0');">
[0:31]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare 3 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C40"><details ontoggle="ElemCh('reg_40013C40');"><summary>0x40013C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content" name="fld_40013C40.0" onclick="ElemClick('fld_40013C40.0');">
[0:31]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C48"><details ontoggle="ElemCh('reg_40013C48');"><summary>0x40013C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_40013C48.8" onclick="ElemClick('fld_40013C48.8');">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content" name="fld_40013C48.0" onclick="ElemClick('fld_40013C48.0');">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content" name="reg_40013C4C"><details ontoggle="ElemCh('reg_40013C4C');"><summary>0x40013C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content" name="fld_40013C4C.0" onclick="ElemClick('fld_40013C4C.0');">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40013C00.93" onclick="ElemClick('isr_40013C00.93');">[93]  <b>TIM12</b>    //    TIM12 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001000"><details ontoggle="ElemCh('per_40001000');"><summary>0x40001000<b style="margin: 20px;">TIM6</b>// Basic timer</summary>
<ul>
<li class="content" name="reg_40001000"><details ontoggle="ElemCh('reg_40001000');"><summary>0x40001000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40001000.7" onclick="ElemClick('fld_40001000.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40001000.3" onclick="ElemClick('fld_40001000.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40001000.2" onclick="ElemClick('fld_40001000.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40001000.1" onclick="ElemClick('fld_40001000.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40001000.0" onclick="ElemClick('fld_40001000.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001004"><details ontoggle="ElemCh('reg_40001004');"><summary>0x40001004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40001004.4" onclick="ElemClick('fld_40001004.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000100C"><details ontoggle="ElemCh('reg_4000100C');"><summary>0x4000100C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000100C.8" onclick="ElemClick('fld_4000100C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4000100C.0" onclick="ElemClick('fld_4000100C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001010"><details ontoggle="ElemCh('reg_40001010');"><summary>0x40001010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40001010.0" onclick="ElemClick('fld_40001010.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40001014"><details ontoggle="ElemCh('reg_40001014');"><summary>0x40001014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40001014.0" onclick="ElemClick('fld_40001014.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40001024"><details ontoggle="ElemCh('reg_40001024');"><summary>0x40001024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40001024.0" onclick="ElemClick('fld_40001024.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001028"><details ontoggle="ElemCh('reg_40001028');"><summary>0x40001028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40001028.0" onclick="ElemClick('fld_40001028.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000102C"><details ontoggle="ElemCh('reg_4000102C');"><summary>0x4000102C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4000102C.0" onclick="ElemClick('fld_4000102C.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001000.100" onclick="ElemClick('isr_40001000.100');">[100]  <b>TIM6</b>    //    TIM6 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001400"><details ontoggle="ElemCh('per_40001400');"><summary>0x40001400<b style="margin: 20px;">TIM7</b>// </summary>
<ul>
<li class="content" name="reg_40001400"><details ontoggle="ElemCh('reg_40001400');"><summary>0x40001400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40001400.7" onclick="ElemClick('fld_40001400.7');">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content" name="fld_40001400.3" onclick="ElemClick('fld_40001400.3');">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content" name="fld_40001400.2" onclick="ElemClick('fld_40001400.2');">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content" name="fld_40001400.1" onclick="ElemClick('fld_40001400.1');">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content" name="fld_40001400.0" onclick="ElemClick('fld_40001400.0');">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001404"><details ontoggle="ElemCh('reg_40001404');"><summary>0x40001404<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40001404.4" onclick="ElemClick('fld_40001404.4');">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4000140C"><details ontoggle="ElemCh('reg_4000140C');"><summary>0x4000140C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content" name="fld_4000140C.8" onclick="ElemClick('fld_4000140C.8');">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content" name="fld_4000140C.0" onclick="ElemClick('fld_4000140C.0');">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001410"><details ontoggle="ElemCh('reg_40001410');"><summary>0x40001410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40001410.0" onclick="ElemClick('fld_40001410.0');">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40001414"><details ontoggle="ElemCh('reg_40001414');"><summary>0x40001414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content" name="fld_40001414.0" onclick="ElemClick('fld_40001414.0');">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content" name="reg_40001424"><details ontoggle="ElemCh('reg_40001424');"><summary>0x40001424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content" name="fld_40001424.0" onclick="ElemClick('fld_40001424.0');">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001428"><details ontoggle="ElemCh('reg_40001428');"><summary>0x40001428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content" name="fld_40001428.0" onclick="ElemClick('fld_40001428.0');">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000142C"><details ontoggle="ElemCh('reg_4000142C');"><summary>0x4000142C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content" name="fld_4000142C.0" onclick="ElemClick('fld_4000142C.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0xFFFF)    //    Auto-reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001400.101" onclick="ElemClick('isr_40001400.101');">[101]  <b>TIM7</b>    //    TIM7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40002400"><details ontoggle="ElemCh('per_40002400');"><summary>0x40002400<b style="margin: 20px;">LPTIM1</b>// Low-power timer 1</summary>
<ul>
<li class="content" name="reg_40002400"><details ontoggle="ElemCh('reg_40002400');"><summary>0x40002400<b style="margin: 20px;">ISR</b>//   interrupt status register</summary>
<ul>
<li class="content" name="fld_40002400.7" onclick="ElemClick('fld_40002400.7');">
[7]<b style="margin: 20px;">DIR_SYNC</b> (def=0x0)    //    direction of count
</li>
<li class="content" name="fld_40002400.6" onclick="ElemClick('fld_40002400.6');">
[6]<b style="margin: 20px;">DOWN</b> (def=0x0)    //    count down
</li>
<li class="content" name="fld_40002400.5" onclick="ElemClick('fld_40002400.5');">
[5]<b style="margin: 20px;">UP</b> (def=0x0)    //    count-up
</li>
<li class="content" name="fld_40002400.4" onclick="ElemClick('fld_40002400.4');">
[4]<b style="margin: 20px;">ARROK</b> (def=0x0)    //    Aoto-reload register data update successfully
</li>
<li class="content" name="fld_40002400.3" onclick="ElemClick('fld_40002400.3');">
[3]<b style="margin: 20px;">CMPOK</b> (def=0x0)    //    compare register data update successfully
</li>
<li class="content" name="fld_40002400.2" onclick="ElemClick('fld_40002400.2');">
[2]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    Edge event are triggerd externally
</li>
<li class="content" name="fld_40002400.1" onclick="ElemClick('fld_40002400.1');">
[1]<b style="margin: 20px;">ARRM</b> (def=0x0)    //    DATA of Aoto-reload register and LPTIM_CNT match
</li>
<li class="content" name="fld_40002400.0" onclick="ElemClick('fld_40002400.0');">
[0]<b style="margin: 20px;">CMPM</b> (def=0x0)    //    DATA of compare register and LPTIM_CNT match
</li>
</ul>
</details></li>
<li class="content" name="reg_40002404"><details ontoggle="ElemCh('reg_40002404');"><summary>0x40002404<b style="margin: 20px;">ICR</b>//   interrupt clear register</summary>
<ul>
<li class="content" name="fld_40002404.6" onclick="ElemClick('fld_40002404.6');">
[6]<b style="margin: 20px;">DOWNCF</b> (def=0x0)    //    clear down flag
</li>
<li class="content" name="fld_40002404.5" onclick="ElemClick('fld_40002404.5');">
[5]<b style="margin: 20px;">UPCF</b> (def=0x0)    //    clear up flag
</li>
<li class="content" name="fld_40002404.4" onclick="ElemClick('fld_40002404.4');">
[4]<b style="margin: 20px;">ARROKCF</b> (def=0x0)    //    clear Aoto-reload register data update flag 
</li>
<li class="content" name="fld_40002404.3" onclick="ElemClick('fld_40002404.3');">
[3]<b style="margin: 20px;">CMPOKCF</b> (def=0x0)    //    clear compare register data update flag
</li>
<li class="content" name="fld_40002404.2" onclick="ElemClick('fld_40002404.2');">
[2]<b style="margin: 20px;">EXTTRIGCF</b> (def=0x0)    //    clear Edge event are triggerd externally flag
</li>
<li class="content" name="fld_40002404.1" onclick="ElemClick('fld_40002404.1');">
[1]<b style="margin: 20px;">ARRMCF</b> (def=0x0)    //    clear Aoto-reload register match flag
</li>
<li class="content" name="fld_40002404.0" onclick="ElemClick('fld_40002404.0');">
[0]<b style="margin: 20px;">CMPMCF</b> (def=0x0)    //    clear compare register match flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40002408"><details ontoggle="ElemCh('reg_40002408');"><summary>0x40002408<b style="margin: 20px;">IER</b>//   interrupt enable register</summary>
<ul>
<li class="content" name="fld_40002408.6" onclick="ElemClick('fld_40002408.6');">
[6]<b style="margin: 20px;">DOWNIE</b> (def=0x0)    //    Down interrupt enable
</li>
<li class="content" name="fld_40002408.5" onclick="ElemClick('fld_40002408.5');">
[5]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    UP interrupt enable
</li>
<li class="content" name="fld_40002408.4" onclick="ElemClick('fld_40002408.4');">
[4]<b style="margin: 20px;">ARROKIE</b> (def=0x0)    //    Aoto-reload register data update successfully interrupts enable
</li>
<li class="content" name="fld_40002408.3" onclick="ElemClick('fld_40002408.3');">
[3]<b style="margin: 20px;">CMPOKIE</b> (def=0x0)    //    compare register data update successfully interrupts enable
</li>
<li class="content" name="fld_40002408.2" onclick="ElemClick('fld_40002408.2');">
[2]<b style="margin: 20px;">EXTTRIGIE</b> (def=0x0)    //    Edge event are triggerd externally successfully interrupts enable
</li>
<li class="content" name="fld_40002408.1" onclick="ElemClick('fld_40002408.1');">
[1]<b style="margin: 20px;">ARRMIE</b> (def=0x0)    //    Aoto-reload register match successfully interrupts enable
</li>
<li class="content" name="fld_40002408.0" onclick="ElemClick('fld_40002408.0');">
[0]<b style="margin: 20px;">CMPMIE</b> (def=0x0)    //    compare register match successfully interrupts enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4000240C"><details ontoggle="ElemCh('reg_4000240C');"><summary>0x4000240C<b style="margin: 20px;">CFGR</b>//   configuration register</summary>
<ul>
<li class="content" name="fld_4000240C.27" onclick="ElemClick('fld_4000240C.27');">
[27]<b style="margin: 20px;">FORCE_PWM</b> (def=0x0)    //    Forcing pwm output
</li>
<li class="content" name="fld_4000240C.25" onclick="ElemClick('fld_4000240C.25');">
[25:26]<b style="margin: 20px;">CLKMX_SEL</b> (def=0x0)    //    clock selection
</li>
<li class="content" name="fld_4000240C.24" onclick="ElemClick('fld_4000240C.24');">
[24]<b style="margin: 20px;">ENC</b> (def=0x0)    //    coder mode
</li>
<li class="content" name="fld_4000240C.23" onclick="ElemClick('fld_4000240C.23');">
[23]<b style="margin: 20px;">COUNTMODE</b> (def=0x0)    //    count clock selection
</li>
<li class="content" name="fld_4000240C.22" onclick="ElemClick('fld_4000240C.22');">
[22]<b style="margin: 20px;">PRELOAD</b> (def=0x0)    //    update mode control
</li>
<li class="content" name="fld_4000240C.21" onclick="ElemClick('fld_4000240C.21');">
[21]<b style="margin: 20px;">WAVPOL</b> (def=0x0)    //    PWM polarity
</li>
<li class="content" name="fld_4000240C.20" onclick="ElemClick('fld_4000240C.20');">
[20]<b style="margin: 20px;">WAVE</b> (def=0x0)    //    PWM
</li>
<li class="content" name="fld_4000240C.19" onclick="ElemClick('fld_4000240C.19');">
[19]<b style="margin: 20px;">TIMOUT</b> (def=0x0)    //    TIMEOUT control
</li>
<li class="content" name="fld_4000240C.17" onclick="ElemClick('fld_4000240C.17');">
[17:18]<b style="margin: 20px;">TRIGEN</b> (def=0x0)    //    trigger configuration
</li>
<li class="content" name="fld_4000240C.13" onclick="ElemClick('fld_4000240C.13');">
[13]<b style="margin: 20px;">TRIGSEL</b> (def=0x0)    //    trigger source selection
</li>
<li class="content" name="fld_4000240C.9" onclick="ElemClick('fld_4000240C.9');">
[9:11]<b style="margin: 20px;">PRESC</b> (def=0x0)    //    prescaler configuration
</li>
<li class="content" name="fld_4000240C.6" onclick="ElemClick('fld_4000240C.6');">
[6:7]<b style="margin: 20px;">TRGFLT</b> (def=0x0)    //    digital filter for flip-flops
</li>
<li class="content" name="fld_4000240C.3" onclick="ElemClick('fld_4000240C.3');">
[3:4]<b style="margin: 20px;">CKFLT</b> (def=0x0)    //    digital filter for ex-clock
</li>
<li class="content" name="fld_4000240C.1" onclick="ElemClick('fld_4000240C.1');">
[1:2]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    configure effective edges
</li>
<li class="content" name="fld_4000240C.0" onclick="ElemClick('fld_4000240C.0');">
[0]<b style="margin: 20px;">CKSEL</b> (def=0x0)    //    effective edge configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40002410"><details ontoggle="ElemCh('reg_40002410');"><summary>0x40002410<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content" name="fld_40002410.4" onclick="ElemClick('fld_40002410.4');">
[4]<b style="margin: 20px;">DIR_EXTEN</b> (def=0x0)    //    externally trigger count direction enable
</li>
<li class="content" name="fld_40002410.3" onclick="ElemClick('fld_40002410.3');">
[3]<b style="margin: 20px;">OUTEN</b> (def=0x0)    //    pwm output enable
</li>
<li class="content" name="fld_40002410.2" onclick="ElemClick('fld_40002410.2');">
[2]<b style="margin: 20px;">CNTSTRT</b> (def=0x0)    //    start in continuous mode
</li>
<li class="content" name="fld_40002410.1" onclick="ElemClick('fld_40002410.1');">
[1]<b style="margin: 20px;">SNGSTRT</b> (def=0x0)    //    start in one trigger mode
</li>
<li class="content" name="fld_40002410.0" onclick="ElemClick('fld_40002410.0');">
[0]<b style="margin: 20px;">ENABLE</b> (def=0x0)    //    timer enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40002414"><details ontoggle="ElemCh('reg_40002414');"><summary>0x40002414<b style="margin: 20px;">CMP</b>//   compare register</summary>
<ul>
<li class="content" name="fld_40002414.0" onclick="ElemClick('fld_40002414.0');">
[0:15]<b style="margin: 20px;">CMP</b> (def=0x0)    //    compare value
</li>
</ul>
</details></li>
<li class="content" name="reg_40002418"><details ontoggle="ElemCh('reg_40002418');"><summary>0x40002418<b style="margin: 20px;">ARR</b>//   aoto-reload register</summary>
<ul>
<li class="content" name="fld_40002418.0" onclick="ElemClick('fld_40002418.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x1)    //    aoto-reload count value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000241C"><details ontoggle="ElemCh('reg_4000241C');"><summary>0x4000241C<b style="margin: 20px;">CNT</b>//   COUNT register</summary>
<ul>
<li class="content" name="fld_4000241C.0" onclick="ElemClick('fld_4000241C.0');">
[0:15]<b style="margin: 20px;">COUNT</b> (def=0x0)    //    Timer count value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40002400.141" onclick="ElemClick('isr_40002400.141');">[141]  <b>LPTIM1WakeUP</b>    //    LPTIM wake-up interrupt</li>
<li class="content" name="isr_40002400.96" onclick="ElemClick('isr_40002400.96');">[96]  <b>LPTIM1</b>    //    LPTIM global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40003400"><details ontoggle="ElemCh('per_40003400');"><summary>0x40003400<b style="margin: 20px;">LPTIM2</b>// </summary>
<ul>
<li class="content" name="reg_40003400"><details ontoggle="ElemCh('reg_40003400');"><summary>0x40003400<b style="margin: 20px;">ISR</b>//   interrupt status register</summary>
<ul>
<li class="content" name="fld_40003400.7" onclick="ElemClick('fld_40003400.7');">
[7]<b style="margin: 20px;">DIR_SYNC</b> (def=0x0)    //    direction of count
</li>
<li class="content" name="fld_40003400.6" onclick="ElemClick('fld_40003400.6');">
[6]<b style="margin: 20px;">DOWN</b> (def=0x0)    //    count down
</li>
<li class="content" name="fld_40003400.5" onclick="ElemClick('fld_40003400.5');">
[5]<b style="margin: 20px;">UP</b> (def=0x0)    //    count-up
</li>
<li class="content" name="fld_40003400.4" onclick="ElemClick('fld_40003400.4');">
[4]<b style="margin: 20px;">ARROK</b> (def=0x0)    //    Aoto-reload register data update successfully
</li>
<li class="content" name="fld_40003400.3" onclick="ElemClick('fld_40003400.3');">
[3]<b style="margin: 20px;">CMPOK</b> (def=0x0)    //    compare register data update successfully
</li>
<li class="content" name="fld_40003400.2" onclick="ElemClick('fld_40003400.2');">
[2]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    Edge event are triggerd externally
</li>
<li class="content" name="fld_40003400.1" onclick="ElemClick('fld_40003400.1');">
[1]<b style="margin: 20px;">ARRM</b> (def=0x0)    //    DATA of Aoto-reload register and LPTIM_CNT match
</li>
<li class="content" name="fld_40003400.0" onclick="ElemClick('fld_40003400.0');">
[0]<b style="margin: 20px;">CMPM</b> (def=0x0)    //    DATA of compare register and LPTIM_CNT match
</li>
</ul>
</details></li>
<li class="content" name="reg_40003404"><details ontoggle="ElemCh('reg_40003404');"><summary>0x40003404<b style="margin: 20px;">ICR</b>//   interrupt clear register</summary>
<ul>
<li class="content" name="fld_40003404.6" onclick="ElemClick('fld_40003404.6');">
[6]<b style="margin: 20px;">DOWNCF</b> (def=0x0)    //    clear down flag
</li>
<li class="content" name="fld_40003404.5" onclick="ElemClick('fld_40003404.5');">
[5]<b style="margin: 20px;">UPCF</b> (def=0x0)    //    clear up flag
</li>
<li class="content" name="fld_40003404.4" onclick="ElemClick('fld_40003404.4');">
[4]<b style="margin: 20px;">ARROKCF</b> (def=0x0)    //    clear Aoto-reload register data update flag 
</li>
<li class="content" name="fld_40003404.3" onclick="ElemClick('fld_40003404.3');">
[3]<b style="margin: 20px;">CMPOKCF</b> (def=0x0)    //    clear compare register data update flag
</li>
<li class="content" name="fld_40003404.2" onclick="ElemClick('fld_40003404.2');">
[2]<b style="margin: 20px;">EXTTRIGCF</b> (def=0x0)    //    clear Edge event are triggerd externally flag
</li>
<li class="content" name="fld_40003404.1" onclick="ElemClick('fld_40003404.1');">
[1]<b style="margin: 20px;">ARRMCF</b> (def=0x0)    //    clear Aoto-reload register match flag
</li>
<li class="content" name="fld_40003404.0" onclick="ElemClick('fld_40003404.0');">
[0]<b style="margin: 20px;">CMPMCF</b> (def=0x0)    //    clear compare register match flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40003408"><details ontoggle="ElemCh('reg_40003408');"><summary>0x40003408<b style="margin: 20px;">IER</b>//   interrupt enable register</summary>
<ul>
<li class="content" name="fld_40003408.6" onclick="ElemClick('fld_40003408.6');">
[6]<b style="margin: 20px;">DOWNIE</b> (def=0x0)    //    Down interrupt enable
</li>
<li class="content" name="fld_40003408.5" onclick="ElemClick('fld_40003408.5');">
[5]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    UP interrupt enable
</li>
<li class="content" name="fld_40003408.4" onclick="ElemClick('fld_40003408.4');">
[4]<b style="margin: 20px;">ARROKIE</b> (def=0x0)    //    Aoto-reload register data update successfully interrupts enable
</li>
<li class="content" name="fld_40003408.3" onclick="ElemClick('fld_40003408.3');">
[3]<b style="margin: 20px;">CMPOKIE</b> (def=0x0)    //    compare register data update successfully interrupts enable
</li>
<li class="content" name="fld_40003408.2" onclick="ElemClick('fld_40003408.2');">
[2]<b style="margin: 20px;">EXTTRIGIE</b> (def=0x0)    //    Edge event are triggerd externally successfully interrupts enable
</li>
<li class="content" name="fld_40003408.1" onclick="ElemClick('fld_40003408.1');">
[1]<b style="margin: 20px;">ARRMIE</b> (def=0x0)    //    Aoto-reload register match successfully interrupts enable
</li>
<li class="content" name="fld_40003408.0" onclick="ElemClick('fld_40003408.0');">
[0]<b style="margin: 20px;">CMPMIE</b> (def=0x0)    //    compare register match successfully interrupts enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4000340C"><details ontoggle="ElemCh('reg_4000340C');"><summary>0x4000340C<b style="margin: 20px;">CFGR</b>//   configuration register</summary>
<ul>
<li class="content" name="fld_4000340C.27" onclick="ElemClick('fld_4000340C.27');">
[27]<b style="margin: 20px;">FORCE_PWM</b> (def=0x0)    //    Forcing pwm output
</li>
<li class="content" name="fld_4000340C.25" onclick="ElemClick('fld_4000340C.25');">
[25:26]<b style="margin: 20px;">CLKMX_SEL</b> (def=0x0)    //    clock selection
</li>
<li class="content" name="fld_4000340C.24" onclick="ElemClick('fld_4000340C.24');">
[24]<b style="margin: 20px;">ENC</b> (def=0x0)    //    coder mode
</li>
<li class="content" name="fld_4000340C.23" onclick="ElemClick('fld_4000340C.23');">
[23]<b style="margin: 20px;">COUNTMODE</b> (def=0x0)    //    count clock selection
</li>
<li class="content" name="fld_4000340C.22" onclick="ElemClick('fld_4000340C.22');">
[22]<b style="margin: 20px;">PRELOAD</b> (def=0x0)    //    update mode control
</li>
<li class="content" name="fld_4000340C.21" onclick="ElemClick('fld_4000340C.21');">
[21]<b style="margin: 20px;">WAVPOL</b> (def=0x0)    //    PWM polarity
</li>
<li class="content" name="fld_4000340C.20" onclick="ElemClick('fld_4000340C.20');">
[20]<b style="margin: 20px;">WAVE</b> (def=0x0)    //    PWM
</li>
<li class="content" name="fld_4000340C.19" onclick="ElemClick('fld_4000340C.19');">
[19]<b style="margin: 20px;">TIMOUT</b> (def=0x0)    //    TIMEOUT control
</li>
<li class="content" name="fld_4000340C.17" onclick="ElemClick('fld_4000340C.17');">
[17:18]<b style="margin: 20px;">TRIGEN</b> (def=0x0)    //    trigger configuration
</li>
<li class="content" name="fld_4000340C.13" onclick="ElemClick('fld_4000340C.13');">
[13]<b style="margin: 20px;">TRIGSEL</b> (def=0x0)    //    trigger source selection
</li>
<li class="content" name="fld_4000340C.9" onclick="ElemClick('fld_4000340C.9');">
[9:11]<b style="margin: 20px;">PRESC</b> (def=0x0)    //    prescaler configuration
</li>
<li class="content" name="fld_4000340C.6" onclick="ElemClick('fld_4000340C.6');">
[6:7]<b style="margin: 20px;">TRGFLT</b> (def=0x0)    //    digital filter for flip-flops
</li>
<li class="content" name="fld_4000340C.3" onclick="ElemClick('fld_4000340C.3');">
[3:4]<b style="margin: 20px;">CKFLT</b> (def=0x0)    //    digital filter for ex-clock
</li>
<li class="content" name="fld_4000340C.1" onclick="ElemClick('fld_4000340C.1');">
[1:2]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    configure effective edges
</li>
<li class="content" name="fld_4000340C.0" onclick="ElemClick('fld_4000340C.0');">
[0]<b style="margin: 20px;">CKSEL</b> (def=0x0)    //    effective edge configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40003410"><details ontoggle="ElemCh('reg_40003410');"><summary>0x40003410<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content" name="fld_40003410.4" onclick="ElemClick('fld_40003410.4');">
[4]<b style="margin: 20px;">DIR_EXTEN</b> (def=0x0)    //    externally trigger count direction enable
</li>
<li class="content" name="fld_40003410.3" onclick="ElemClick('fld_40003410.3');">
[3]<b style="margin: 20px;">OUTEN</b> (def=0x0)    //    pwm output enable
</li>
<li class="content" name="fld_40003410.2" onclick="ElemClick('fld_40003410.2');">
[2]<b style="margin: 20px;">CNTSTRT</b> (def=0x0)    //    start in continuous mode
</li>
<li class="content" name="fld_40003410.1" onclick="ElemClick('fld_40003410.1');">
[1]<b style="margin: 20px;">SNGSTRT</b> (def=0x0)    //    start in one trigger mode
</li>
<li class="content" name="fld_40003410.0" onclick="ElemClick('fld_40003410.0');">
[0]<b style="margin: 20px;">ENABLE</b> (def=0x0)    //    timer enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003414"><details ontoggle="ElemCh('reg_40003414');"><summary>0x40003414<b style="margin: 20px;">CMP</b>//   compare register</summary>
<ul>
<li class="content" name="fld_40003414.0" onclick="ElemClick('fld_40003414.0');">
[0:15]<b style="margin: 20px;">CMP</b> (def=0x0)    //    compare value
</li>
</ul>
</details></li>
<li class="content" name="reg_40003418"><details ontoggle="ElemCh('reg_40003418');"><summary>0x40003418<b style="margin: 20px;">ARR</b>//   aoto-reload register</summary>
<ul>
<li class="content" name="fld_40003418.0" onclick="ElemClick('fld_40003418.0');">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x1)    //    aoto-reload count value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000341C"><details ontoggle="ElemCh('reg_4000341C');"><summary>0x4000341C<b style="margin: 20px;">CNT</b>//   COUNT register</summary>
<ul>
<li class="content" name="fld_4000341C.0" onclick="ElemClick('fld_4000341C.0');">
[0:15]<b style="margin: 20px;">COUNT</b> (def=0x0)    //    Timer count value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40003400.140" onclick="ElemClick('isr_40003400.140');">[140]  <b>LPTIM2WakeUP</b>    //    LPTIM2 wake-up interrupt</li>
<li class="content" name="isr_40003400.97" onclick="ElemClick('isr_40003400.97');">[97]  <b>LPTIM2</b>    //    LPTIM2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40007400"><details ontoggle="ElemCh('per_40007400');"><summary>0x40007400<b style="margin: 20px;">DAC</b>// Digital to analog converter</summary>
<ul>
<li class="content" name="reg_40007400"><details ontoggle="ElemCh('reg_40007400');"><summary>0x40007400<b style="margin: 20px;">CTLR</b>//   Control register (DAC_CR)</summary>
<ul>
<li class="content" name="fld_40007400.0" onclick="ElemClick('fld_40007400.0');">
[0]<b style="margin: 20px;">EN1</b> (def=0x0)    //    DAC channel1 enable
</li>
<li class="content" name="fld_40007400.1" onclick="ElemClick('fld_40007400.1');">
[1]<b style="margin: 20px;">BOFF1</b> (def=0x0)    //    DAC channel1 output buffer disable
</li>
<li class="content" name="fld_40007400.2" onclick="ElemClick('fld_40007400.2');">
[2]<b style="margin: 20px;">TEN1</b> (def=0x0)    //    DAC channel1 trigger enable
</li>
<li class="content" name="fld_40007400.3" onclick="ElemClick('fld_40007400.3');">
[3:5]<b style="margin: 20px;">TSEL1</b> (def=0x0)    //    DAC channel1 trigger selection
</li>
<li class="content" name="fld_40007400.6" onclick="ElemClick('fld_40007400.6');">
[6:7]<b style="margin: 20px;">WAVE1</b> (def=0x0)    //    DAC channel1 noise/triangle wave generation enable
</li>
<li class="content" name="fld_40007400.8" onclick="ElemClick('fld_40007400.8');">
[8:11]<b style="margin: 20px;">MAMP1</b> (def=0x0)    //    DAC channel1 mask/amplitude selector
</li>
<li class="content" name="fld_40007400.12" onclick="ElemClick('fld_40007400.12');">
[12]<b style="margin: 20px;">DMAEN1</b> (def=0x0)    //    DAC channel1 DMA enable
</li>
<li class="content" name="fld_40007400.16" onclick="ElemClick('fld_40007400.16');">
[16]<b style="margin: 20px;">EN2</b> (def=0x0)    //    DAC channel2 enable
</li>
<li class="content" name="fld_40007400.17" onclick="ElemClick('fld_40007400.17');">
[17]<b style="margin: 20px;">BOFF2</b> (def=0x0)    //    DAC channel2 output buffer disable
</li>
<li class="content" name="fld_40007400.18" onclick="ElemClick('fld_40007400.18');">
[18]<b style="margin: 20px;">TEN2</b> (def=0x0)    //    DAC channel2 trigger enable
</li>
<li class="content" name="fld_40007400.19" onclick="ElemClick('fld_40007400.19');">
[19:21]<b style="margin: 20px;">TSEL2</b> (def=0x0)    //    DAC channel2 trigger selection
</li>
<li class="content" name="fld_40007400.22" onclick="ElemClick('fld_40007400.22');">
[22:23]<b style="margin: 20px;">WAVE2</b> (def=0x0)    //    DAC channel2 noise/triangle wave generation enable
</li>
<li class="content" name="fld_40007400.24" onclick="ElemClick('fld_40007400.24');">
[24:27]<b style="margin: 20px;">MAMP2</b> (def=0x0)    //    DAC channel2 mask/amplitude selector
</li>
<li class="content" name="fld_40007400.28" onclick="ElemClick('fld_40007400.28');">
[28]<b style="margin: 20px;">DMAEN2</b> (def=0x0)    //    DAC channel2 DMA enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40007404"><details ontoggle="ElemCh('reg_40007404');"><summary>0x40007404<b style="margin: 20px;">SWTR</b>//   DAC software trigger register (DAC_SWTRIGR)</summary>
<ul>
<li class="content" name="fld_40007404.0" onclick="ElemClick('fld_40007404.0');">
[0]<b style="margin: 20px;">SWTRIG1</b> (def=0x0)    //    DAC channel1 software trigger
</li>
<li class="content" name="fld_40007404.1" onclick="ElemClick('fld_40007404.1');">
[1]<b style="margin: 20px;">SWTRIG2</b> (def=0x0)    //    DAC channel2 software trigger
</li>
</ul>
</details></li>
<li class="content" name="reg_40007408"><details ontoggle="ElemCh('reg_40007408');"><summary>0x40007408<b style="margin: 20px;">R12BDHR1</b>//   DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)</summary>
<ul>
<li class="content" name="fld_40007408.0" onclick="ElemClick('fld_40007408.0');">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_4000740C"><details ontoggle="ElemCh('reg_4000740C');"><summary>0x4000740C<b style="margin: 20px;">L12BDHR1</b>//   DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)</summary>
<ul>
<li class="content" name="fld_4000740C.4" onclick="ElemClick('fld_4000740C.4');">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_40007410"><details ontoggle="ElemCh('reg_40007410');"><summary>0x40007410<b style="margin: 20px;">R8BDHR1</b>//   DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)</summary>
<ul>
<li class="content" name="fld_40007410.0" onclick="ElemClick('fld_40007410.0');">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_40007414"><details ontoggle="ElemCh('reg_40007414');"><summary>0x40007414<b style="margin: 20px;">R12BDHR2</b>//   DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)</summary>
<ul>
<li class="content" name="fld_40007414.0" onclick="ElemClick('fld_40007414.0');">
[0:11]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_40007418"><details ontoggle="ElemCh('reg_40007418');"><summary>0x40007418<b style="margin: 20px;">L12BDHR2</b>//   DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)</summary>
<ul>
<li class="content" name="fld_40007418.4" onclick="ElemClick('fld_40007418.4');">
[4:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_4000741C"><details ontoggle="ElemCh('reg_4000741C');"><summary>0x4000741C<b style="margin: 20px;">R8BDHR2</b>//   DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)</summary>
<ul>
<li class="content" name="fld_4000741C.0" onclick="ElemClick('fld_4000741C.0');">
[0:7]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_40007420"><details ontoggle="ElemCh('reg_40007420');"><summary>0x40007420<b style="margin: 20px;">RD12BDHR</b>//   Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, B</summary>
<ul>
<li class="content" name="fld_40007420.0" onclick="ElemClick('fld_40007420.0');">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
<li class="content" name="fld_40007420.16" onclick="ElemClick('fld_40007420.16');">
[16:27]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_40007424"><details ontoggle="ElemCh('reg_40007424');"><summary>0x40007424<b style="margin: 20px;">LD12BDHR</b>//   DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bi</summary>
<ul>
<li class="content" name="fld_40007424.4" onclick="ElemClick('fld_40007424.4');">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
<li class="content" name="fld_40007424.20" onclick="ElemClick('fld_40007424.20');">
[20:31]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_40007428"><details ontoggle="ElemCh('reg_40007428');"><summary>0x40007428<b style="margin: 20px;">RD8BDHR</b>//   DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved</summary>
<ul>
<li class="content" name="fld_40007428.0" onclick="ElemClick('fld_40007428.0');">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
<li class="content" name="fld_40007428.8" onclick="ElemClick('fld_40007428.8');">
[8:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content" name="reg_4000742C"><details ontoggle="ElemCh('reg_4000742C');"><summary>0x4000742C<b style="margin: 20px;">DOR1</b>//   DAC channel1 data output register (DAC_DOR1)</summary>
<ul>
<li class="content" name="fld_4000742C.0" onclick="ElemClick('fld_4000742C.0');">
[0:11]<b style="margin: 20px;">DACC1DOR</b> (def=0x0)    //    DAC channel1 data output
</li>
</ul>
</details></li>
<li class="content" name="reg_40007430"><details ontoggle="ElemCh('reg_40007430');"><summary>0x40007430<b style="margin: 20px;">DOR2</b>//   DAC channel2 data output register (DAC_DOR2)</summary>
<ul>
<li class="content" name="fld_40007430.0" onclick="ElemClick('fld_40007430.0');">
[0:11]<b style="margin: 20px;">DACC2DOR</b> (def=0x0)    //    DAC channel2 data output
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40013800"><details ontoggle="ElemCh('per_40013800');"><summary>0x40013800<b style="margin: 20px;">USART1</b>// Universal synchronous asynchronous receiver transmitter</summary>
<ul>
<li class="content" name="reg_40013800"><details ontoggle="ElemCh('reg_40013800');"><summary>0x40013800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40013800.15" onclick="ElemClick('fld_40013800.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40013800.11" onclick="ElemClick('fld_40013800.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40013800.10" onclick="ElemClick('fld_40013800.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40013800.9" onclick="ElemClick('fld_40013800.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40013800.8" onclick="ElemClick('fld_40013800.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40013800.7" onclick="ElemClick('fld_40013800.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40013800.6" onclick="ElemClick('fld_40013800.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40013800.5" onclick="ElemClick('fld_40013800.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40013800.4" onclick="ElemClick('fld_40013800.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40013800.3" onclick="ElemClick('fld_40013800.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40013800.2" onclick="ElemClick('fld_40013800.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40013800.1" onclick="ElemClick('fld_40013800.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40013800.0" onclick="ElemClick('fld_40013800.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40013804"><details ontoggle="ElemCh('reg_40013804');"><summary>0x40013804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40013804.0" onclick="ElemClick('fld_40013804.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40013808"><details ontoggle="ElemCh('reg_40013808');"><summary>0x40013808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40013808.4" onclick="ElemClick('fld_40013808.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40013808.0" onclick="ElemClick('fld_40013808.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_4001380C"><details ontoggle="ElemCh('reg_4001380C');"><summary>0x4001380C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4001380C.14" onclick="ElemClick('fld_4001380C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_4001380C.13" onclick="ElemClick('fld_4001380C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_4001380C.12" onclick="ElemClick('fld_4001380C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_4001380C.11" onclick="ElemClick('fld_4001380C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_4001380C.10" onclick="ElemClick('fld_4001380C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_4001380C.9" onclick="ElemClick('fld_4001380C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_4001380C.8" onclick="ElemClick('fld_4001380C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_4001380C.7" onclick="ElemClick('fld_4001380C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_4001380C.6" onclick="ElemClick('fld_4001380C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_4001380C.5" onclick="ElemClick('fld_4001380C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_4001380C.4" onclick="ElemClick('fld_4001380C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_4001380C.3" onclick="ElemClick('fld_4001380C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_4001380C.2" onclick="ElemClick('fld_4001380C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_4001380C.1" onclick="ElemClick('fld_4001380C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_4001380C.0" onclick="ElemClick('fld_4001380C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40013810"><details ontoggle="ElemCh('reg_40013810');"><summary>0x40013810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40013810.14" onclick="ElemClick('fld_40013810.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40013810.12" onclick="ElemClick('fld_40013810.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40013810.11" onclick="ElemClick('fld_40013810.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40013810.10" onclick="ElemClick('fld_40013810.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40013810.9" onclick="ElemClick('fld_40013810.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40013810.8" onclick="ElemClick('fld_40013810.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40013810.6" onclick="ElemClick('fld_40013810.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40013810.5" onclick="ElemClick('fld_40013810.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40013810.0" onclick="ElemClick('fld_40013810.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40013814"><details ontoggle="ElemCh('reg_40013814');"><summary>0x40013814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40013814.13" onclick="ElemClick('fld_40013814.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40013814.12" onclick="ElemClick('fld_40013814.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40013814.11" onclick="ElemClick('fld_40013814.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40013814.10" onclick="ElemClick('fld_40013814.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40013814.9" onclick="ElemClick('fld_40013814.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40013814.8" onclick="ElemClick('fld_40013814.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40013814.7" onclick="ElemClick('fld_40013814.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40013814.6" onclick="ElemClick('fld_40013814.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40013814.5" onclick="ElemClick('fld_40013814.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40013814.4" onclick="ElemClick('fld_40013814.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40013814.3" onclick="ElemClick('fld_40013814.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40013814.2" onclick="ElemClick('fld_40013814.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40013814.1" onclick="ElemClick('fld_40013814.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40013814.0" onclick="ElemClick('fld_40013814.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013818"><details ontoggle="ElemCh('reg_40013818');"><summary>0x40013818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40013818.8" onclick="ElemClick('fld_40013818.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40013818.0" onclick="ElemClick('fld_40013818.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001381C"><details ontoggle="ElemCh('reg_4001381C');"><summary>0x4001381C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_4001381C.2" onclick="ElemClick('fld_4001381C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_4001381C.1" onclick="ElemClick('fld_4001381C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40013800.48" onclick="ElemClick('isr_40013800.48');">[48]  <b>USART1</b>    //    USART1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40004400"><details ontoggle="ElemCh('per_40004400');"><summary>0x40004400<b style="margin: 20px;">USART2</b>// </summary>
<ul>
<li class="content" name="reg_40004400"><details ontoggle="ElemCh('reg_40004400');"><summary>0x40004400<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40004400.15" onclick="ElemClick('fld_40004400.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40004400.11" onclick="ElemClick('fld_40004400.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40004400.10" onclick="ElemClick('fld_40004400.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40004400.9" onclick="ElemClick('fld_40004400.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40004400.8" onclick="ElemClick('fld_40004400.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40004400.7" onclick="ElemClick('fld_40004400.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40004400.6" onclick="ElemClick('fld_40004400.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40004400.5" onclick="ElemClick('fld_40004400.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40004400.4" onclick="ElemClick('fld_40004400.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40004400.3" onclick="ElemClick('fld_40004400.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40004400.2" onclick="ElemClick('fld_40004400.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40004400.1" onclick="ElemClick('fld_40004400.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40004400.0" onclick="ElemClick('fld_40004400.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40004404"><details ontoggle="ElemCh('reg_40004404');"><summary>0x40004404<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40004404.0" onclick="ElemClick('fld_40004404.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40004408"><details ontoggle="ElemCh('reg_40004408');"><summary>0x40004408<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40004408.4" onclick="ElemClick('fld_40004408.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40004408.0" onclick="ElemClick('fld_40004408.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_4000440C"><details ontoggle="ElemCh('reg_4000440C');"><summary>0x4000440C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4000440C.14" onclick="ElemClick('fld_4000440C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_4000440C.13" onclick="ElemClick('fld_4000440C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_4000440C.12" onclick="ElemClick('fld_4000440C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_4000440C.11" onclick="ElemClick('fld_4000440C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_4000440C.10" onclick="ElemClick('fld_4000440C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_4000440C.9" onclick="ElemClick('fld_4000440C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_4000440C.8" onclick="ElemClick('fld_4000440C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_4000440C.7" onclick="ElemClick('fld_4000440C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_4000440C.6" onclick="ElemClick('fld_4000440C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_4000440C.5" onclick="ElemClick('fld_4000440C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_4000440C.4" onclick="ElemClick('fld_4000440C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_4000440C.3" onclick="ElemClick('fld_4000440C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_4000440C.2" onclick="ElemClick('fld_4000440C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_4000440C.1" onclick="ElemClick('fld_4000440C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_4000440C.0" onclick="ElemClick('fld_4000440C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40004410"><details ontoggle="ElemCh('reg_40004410');"><summary>0x40004410<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40004410.14" onclick="ElemClick('fld_40004410.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40004410.12" onclick="ElemClick('fld_40004410.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40004410.11" onclick="ElemClick('fld_40004410.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40004410.10" onclick="ElemClick('fld_40004410.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40004410.9" onclick="ElemClick('fld_40004410.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40004410.8" onclick="ElemClick('fld_40004410.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40004410.6" onclick="ElemClick('fld_40004410.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40004410.5" onclick="ElemClick('fld_40004410.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40004410.0" onclick="ElemClick('fld_40004410.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40004414"><details ontoggle="ElemCh('reg_40004414');"><summary>0x40004414<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40004414.13" onclick="ElemClick('fld_40004414.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40004414.12" onclick="ElemClick('fld_40004414.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40004414.11" onclick="ElemClick('fld_40004414.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40004414.10" onclick="ElemClick('fld_40004414.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40004414.9" onclick="ElemClick('fld_40004414.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40004414.8" onclick="ElemClick('fld_40004414.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40004414.7" onclick="ElemClick('fld_40004414.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40004414.6" onclick="ElemClick('fld_40004414.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40004414.5" onclick="ElemClick('fld_40004414.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40004414.4" onclick="ElemClick('fld_40004414.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40004414.3" onclick="ElemClick('fld_40004414.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40004414.2" onclick="ElemClick('fld_40004414.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40004414.1" onclick="ElemClick('fld_40004414.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40004414.0" onclick="ElemClick('fld_40004414.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004418"><details ontoggle="ElemCh('reg_40004418');"><summary>0x40004418<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40004418.8" onclick="ElemClick('fld_40004418.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40004418.0" onclick="ElemClick('fld_40004418.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000441C"><details ontoggle="ElemCh('reg_4000441C');"><summary>0x4000441C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_4000441C.2" onclick="ElemClick('fld_4000441C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_4000441C.1" onclick="ElemClick('fld_4000441C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40004400.45" onclick="ElemClick('isr_40004400.45');">[45]  <b>USART2</b>    //    USART2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40004800"><details ontoggle="ElemCh('per_40004800');"><summary>0x40004800<b style="margin: 20px;">USART3</b>// </summary>
<ul>
<li class="content" name="reg_40004800"><details ontoggle="ElemCh('reg_40004800');"><summary>0x40004800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40004800.15" onclick="ElemClick('fld_40004800.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40004800.11" onclick="ElemClick('fld_40004800.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40004800.10" onclick="ElemClick('fld_40004800.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40004800.9" onclick="ElemClick('fld_40004800.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40004800.8" onclick="ElemClick('fld_40004800.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40004800.7" onclick="ElemClick('fld_40004800.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40004800.6" onclick="ElemClick('fld_40004800.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40004800.5" onclick="ElemClick('fld_40004800.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40004800.4" onclick="ElemClick('fld_40004800.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40004800.3" onclick="ElemClick('fld_40004800.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40004800.2" onclick="ElemClick('fld_40004800.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40004800.1" onclick="ElemClick('fld_40004800.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40004800.0" onclick="ElemClick('fld_40004800.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40004804"><details ontoggle="ElemCh('reg_40004804');"><summary>0x40004804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40004804.0" onclick="ElemClick('fld_40004804.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40004808"><details ontoggle="ElemCh('reg_40004808');"><summary>0x40004808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40004808.4" onclick="ElemClick('fld_40004808.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40004808.0" onclick="ElemClick('fld_40004808.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_4000480C"><details ontoggle="ElemCh('reg_4000480C');"><summary>0x4000480C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4000480C.14" onclick="ElemClick('fld_4000480C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_4000480C.13" onclick="ElemClick('fld_4000480C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_4000480C.12" onclick="ElemClick('fld_4000480C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_4000480C.11" onclick="ElemClick('fld_4000480C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_4000480C.10" onclick="ElemClick('fld_4000480C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_4000480C.9" onclick="ElemClick('fld_4000480C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_4000480C.8" onclick="ElemClick('fld_4000480C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_4000480C.7" onclick="ElemClick('fld_4000480C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_4000480C.6" onclick="ElemClick('fld_4000480C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_4000480C.5" onclick="ElemClick('fld_4000480C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_4000480C.4" onclick="ElemClick('fld_4000480C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_4000480C.3" onclick="ElemClick('fld_4000480C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_4000480C.2" onclick="ElemClick('fld_4000480C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_4000480C.1" onclick="ElemClick('fld_4000480C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_4000480C.0" onclick="ElemClick('fld_4000480C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40004810"><details ontoggle="ElemCh('reg_40004810');"><summary>0x40004810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40004810.14" onclick="ElemClick('fld_40004810.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40004810.12" onclick="ElemClick('fld_40004810.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40004810.11" onclick="ElemClick('fld_40004810.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40004810.10" onclick="ElemClick('fld_40004810.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40004810.9" onclick="ElemClick('fld_40004810.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40004810.8" onclick="ElemClick('fld_40004810.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40004810.6" onclick="ElemClick('fld_40004810.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40004810.5" onclick="ElemClick('fld_40004810.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40004810.0" onclick="ElemClick('fld_40004810.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40004814"><details ontoggle="ElemCh('reg_40004814');"><summary>0x40004814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40004814.13" onclick="ElemClick('fld_40004814.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40004814.12" onclick="ElemClick('fld_40004814.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40004814.11" onclick="ElemClick('fld_40004814.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40004814.10" onclick="ElemClick('fld_40004814.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40004814.9" onclick="ElemClick('fld_40004814.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40004814.8" onclick="ElemClick('fld_40004814.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40004814.7" onclick="ElemClick('fld_40004814.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40004814.6" onclick="ElemClick('fld_40004814.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40004814.5" onclick="ElemClick('fld_40004814.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40004814.4" onclick="ElemClick('fld_40004814.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40004814.3" onclick="ElemClick('fld_40004814.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40004814.2" onclick="ElemClick('fld_40004814.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40004814.1" onclick="ElemClick('fld_40004814.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40004814.0" onclick="ElemClick('fld_40004814.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004818"><details ontoggle="ElemCh('reg_40004818');"><summary>0x40004818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40004818.8" onclick="ElemClick('fld_40004818.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40004818.0" onclick="ElemClick('fld_40004818.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000481C"><details ontoggle="ElemCh('reg_4000481C');"><summary>0x4000481C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_4000481C.2" onclick="ElemClick('fld_4000481C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_4000481C.1" onclick="ElemClick('fld_4000481C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40004800.84" onclick="ElemClick('isr_40004800.84');">[84]  <b>USART3</b>    //    USART3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40004C00"><details ontoggle="ElemCh('per_40004C00');"><summary>0x40004C00<b style="margin: 20px;">USART4</b>// </summary>
<ul>
<li class="content" name="reg_40004C00"><details ontoggle="ElemCh('reg_40004C00');"><summary>0x40004C00<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40004C00.15" onclick="ElemClick('fld_40004C00.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40004C00.11" onclick="ElemClick('fld_40004C00.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40004C00.10" onclick="ElemClick('fld_40004C00.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40004C00.9" onclick="ElemClick('fld_40004C00.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40004C00.8" onclick="ElemClick('fld_40004C00.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40004C00.7" onclick="ElemClick('fld_40004C00.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40004C00.6" onclick="ElemClick('fld_40004C00.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40004C00.5" onclick="ElemClick('fld_40004C00.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40004C00.4" onclick="ElemClick('fld_40004C00.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40004C00.3" onclick="ElemClick('fld_40004C00.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40004C00.2" onclick="ElemClick('fld_40004C00.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40004C00.1" onclick="ElemClick('fld_40004C00.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40004C00.0" onclick="ElemClick('fld_40004C00.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40004C04"><details ontoggle="ElemCh('reg_40004C04');"><summary>0x40004C04<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40004C04.0" onclick="ElemClick('fld_40004C04.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40004C08"><details ontoggle="ElemCh('reg_40004C08');"><summary>0x40004C08<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40004C08.4" onclick="ElemClick('fld_40004C08.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40004C08.0" onclick="ElemClick('fld_40004C08.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_40004C0C"><details ontoggle="ElemCh('reg_40004C0C');"><summary>0x40004C0C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_40004C0C.14" onclick="ElemClick('fld_40004C0C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_40004C0C.13" onclick="ElemClick('fld_40004C0C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_40004C0C.12" onclick="ElemClick('fld_40004C0C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_40004C0C.11" onclick="ElemClick('fld_40004C0C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_40004C0C.10" onclick="ElemClick('fld_40004C0C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_40004C0C.9" onclick="ElemClick('fld_40004C0C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_40004C0C.8" onclick="ElemClick('fld_40004C0C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_40004C0C.7" onclick="ElemClick('fld_40004C0C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_40004C0C.6" onclick="ElemClick('fld_40004C0C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_40004C0C.5" onclick="ElemClick('fld_40004C0C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_40004C0C.4" onclick="ElemClick('fld_40004C0C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_40004C0C.3" onclick="ElemClick('fld_40004C0C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_40004C0C.2" onclick="ElemClick('fld_40004C0C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_40004C0C.1" onclick="ElemClick('fld_40004C0C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_40004C0C.0" onclick="ElemClick('fld_40004C0C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40004C10"><details ontoggle="ElemCh('reg_40004C10');"><summary>0x40004C10<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40004C10.14" onclick="ElemClick('fld_40004C10.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40004C10.12" onclick="ElemClick('fld_40004C10.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40004C10.11" onclick="ElemClick('fld_40004C10.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40004C10.10" onclick="ElemClick('fld_40004C10.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40004C10.9" onclick="ElemClick('fld_40004C10.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40004C10.8" onclick="ElemClick('fld_40004C10.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40004C10.6" onclick="ElemClick('fld_40004C10.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40004C10.5" onclick="ElemClick('fld_40004C10.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40004C10.0" onclick="ElemClick('fld_40004C10.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40004C14"><details ontoggle="ElemCh('reg_40004C14');"><summary>0x40004C14<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40004C14.13" onclick="ElemClick('fld_40004C14.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40004C14.12" onclick="ElemClick('fld_40004C14.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40004C14.11" onclick="ElemClick('fld_40004C14.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40004C14.10" onclick="ElemClick('fld_40004C14.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40004C14.9" onclick="ElemClick('fld_40004C14.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40004C14.8" onclick="ElemClick('fld_40004C14.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40004C14.7" onclick="ElemClick('fld_40004C14.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40004C14.6" onclick="ElemClick('fld_40004C14.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40004C14.5" onclick="ElemClick('fld_40004C14.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40004C14.4" onclick="ElemClick('fld_40004C14.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40004C14.3" onclick="ElemClick('fld_40004C14.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40004C14.2" onclick="ElemClick('fld_40004C14.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40004C14.1" onclick="ElemClick('fld_40004C14.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40004C14.0" onclick="ElemClick('fld_40004C14.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004C18"><details ontoggle="ElemCh('reg_40004C18');"><summary>0x40004C18<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40004C18.8" onclick="ElemClick('fld_40004C18.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40004C18.0" onclick="ElemClick('fld_40004C18.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_40004C1C"><details ontoggle="ElemCh('reg_40004C1C');"><summary>0x40004C1C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_40004C1C.2" onclick="ElemClick('fld_40004C1C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_40004C1C.1" onclick="ElemClick('fld_40004C1C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40004C00.85" onclick="ElemClick('isr_40004C00.85');">[85]  <b>USART4</b>    //    USART4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40005000"><details ontoggle="ElemCh('per_40005000');"><summary>0x40005000<b style="margin: 20px;">USART5</b>// </summary>
<ul>
<li class="content" name="reg_40005000"><details ontoggle="ElemCh('reg_40005000');"><summary>0x40005000<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40005000.15" onclick="ElemClick('fld_40005000.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40005000.11" onclick="ElemClick('fld_40005000.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40005000.10" onclick="ElemClick('fld_40005000.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40005000.9" onclick="ElemClick('fld_40005000.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40005000.8" onclick="ElemClick('fld_40005000.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40005000.7" onclick="ElemClick('fld_40005000.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40005000.6" onclick="ElemClick('fld_40005000.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40005000.5" onclick="ElemClick('fld_40005000.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40005000.4" onclick="ElemClick('fld_40005000.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40005000.3" onclick="ElemClick('fld_40005000.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40005000.2" onclick="ElemClick('fld_40005000.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40005000.1" onclick="ElemClick('fld_40005000.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40005000.0" onclick="ElemClick('fld_40005000.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40005004"><details ontoggle="ElemCh('reg_40005004');"><summary>0x40005004<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40005004.0" onclick="ElemClick('fld_40005004.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40005008"><details ontoggle="ElemCh('reg_40005008');"><summary>0x40005008<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40005008.4" onclick="ElemClick('fld_40005008.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40005008.0" onclick="ElemClick('fld_40005008.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_4000500C"><details ontoggle="ElemCh('reg_4000500C');"><summary>0x4000500C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4000500C.14" onclick="ElemClick('fld_4000500C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_4000500C.13" onclick="ElemClick('fld_4000500C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_4000500C.12" onclick="ElemClick('fld_4000500C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_4000500C.11" onclick="ElemClick('fld_4000500C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_4000500C.10" onclick="ElemClick('fld_4000500C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_4000500C.9" onclick="ElemClick('fld_4000500C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_4000500C.8" onclick="ElemClick('fld_4000500C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_4000500C.7" onclick="ElemClick('fld_4000500C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_4000500C.6" onclick="ElemClick('fld_4000500C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_4000500C.5" onclick="ElemClick('fld_4000500C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_4000500C.4" onclick="ElemClick('fld_4000500C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_4000500C.3" onclick="ElemClick('fld_4000500C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_4000500C.2" onclick="ElemClick('fld_4000500C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_4000500C.1" onclick="ElemClick('fld_4000500C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_4000500C.0" onclick="ElemClick('fld_4000500C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40005010"><details ontoggle="ElemCh('reg_40005010');"><summary>0x40005010<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40005010.14" onclick="ElemClick('fld_40005010.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40005010.12" onclick="ElemClick('fld_40005010.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40005010.11" onclick="ElemClick('fld_40005010.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40005010.10" onclick="ElemClick('fld_40005010.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40005010.9" onclick="ElemClick('fld_40005010.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40005010.8" onclick="ElemClick('fld_40005010.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40005010.6" onclick="ElemClick('fld_40005010.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40005010.5" onclick="ElemClick('fld_40005010.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40005010.0" onclick="ElemClick('fld_40005010.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40005014"><details ontoggle="ElemCh('reg_40005014');"><summary>0x40005014<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40005014.13" onclick="ElemClick('fld_40005014.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40005014.12" onclick="ElemClick('fld_40005014.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40005014.11" onclick="ElemClick('fld_40005014.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40005014.10" onclick="ElemClick('fld_40005014.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40005014.9" onclick="ElemClick('fld_40005014.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40005014.8" onclick="ElemClick('fld_40005014.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40005014.7" onclick="ElemClick('fld_40005014.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40005014.6" onclick="ElemClick('fld_40005014.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40005014.5" onclick="ElemClick('fld_40005014.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40005014.4" onclick="ElemClick('fld_40005014.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40005014.3" onclick="ElemClick('fld_40005014.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40005014.2" onclick="ElemClick('fld_40005014.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40005014.1" onclick="ElemClick('fld_40005014.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40005014.0" onclick="ElemClick('fld_40005014.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005018"><details ontoggle="ElemCh('reg_40005018');"><summary>0x40005018<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40005018.8" onclick="ElemClick('fld_40005018.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40005018.0" onclick="ElemClick('fld_40005018.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000501C"><details ontoggle="ElemCh('reg_4000501C');"><summary>0x4000501C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_4000501C.2" onclick="ElemClick('fld_4000501C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_4000501C.1" onclick="ElemClick('fld_4000501C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40005000.98" onclick="ElemClick('isr_40005000.98');">[98]  <b>USART5</b>    //    USART5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001800"><details ontoggle="ElemCh('per_40001800');"><summary>0x40001800<b style="margin: 20px;">USART6</b>// </summary>
<ul>
<li class="content" name="reg_40001800"><details ontoggle="ElemCh('reg_40001800');"><summary>0x40001800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40001800.15" onclick="ElemClick('fld_40001800.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40001800.11" onclick="ElemClick('fld_40001800.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40001800.10" onclick="ElemClick('fld_40001800.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40001800.9" onclick="ElemClick('fld_40001800.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40001800.8" onclick="ElemClick('fld_40001800.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40001800.7" onclick="ElemClick('fld_40001800.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40001800.6" onclick="ElemClick('fld_40001800.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40001800.5" onclick="ElemClick('fld_40001800.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40001800.4" onclick="ElemClick('fld_40001800.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40001800.3" onclick="ElemClick('fld_40001800.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40001800.2" onclick="ElemClick('fld_40001800.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40001800.1" onclick="ElemClick('fld_40001800.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40001800.0" onclick="ElemClick('fld_40001800.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40001804"><details ontoggle="ElemCh('reg_40001804');"><summary>0x40001804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40001804.0" onclick="ElemClick('fld_40001804.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001808"><details ontoggle="ElemCh('reg_40001808');"><summary>0x40001808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40001808.4" onclick="ElemClick('fld_40001808.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40001808.0" onclick="ElemClick('fld_40001808.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_4000180C"><details ontoggle="ElemCh('reg_4000180C');"><summary>0x4000180C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4000180C.14" onclick="ElemClick('fld_4000180C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_4000180C.13" onclick="ElemClick('fld_4000180C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_4000180C.12" onclick="ElemClick('fld_4000180C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_4000180C.11" onclick="ElemClick('fld_4000180C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_4000180C.10" onclick="ElemClick('fld_4000180C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_4000180C.9" onclick="ElemClick('fld_4000180C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_4000180C.8" onclick="ElemClick('fld_4000180C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_4000180C.7" onclick="ElemClick('fld_4000180C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_4000180C.6" onclick="ElemClick('fld_4000180C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_4000180C.5" onclick="ElemClick('fld_4000180C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_4000180C.4" onclick="ElemClick('fld_4000180C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_4000180C.3" onclick="ElemClick('fld_4000180C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_4000180C.2" onclick="ElemClick('fld_4000180C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_4000180C.1" onclick="ElemClick('fld_4000180C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_4000180C.0" onclick="ElemClick('fld_4000180C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40001810"><details ontoggle="ElemCh('reg_40001810');"><summary>0x40001810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40001810.14" onclick="ElemClick('fld_40001810.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40001810.12" onclick="ElemClick('fld_40001810.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40001810.11" onclick="ElemClick('fld_40001810.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40001810.10" onclick="ElemClick('fld_40001810.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40001810.9" onclick="ElemClick('fld_40001810.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40001810.8" onclick="ElemClick('fld_40001810.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40001810.6" onclick="ElemClick('fld_40001810.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40001810.5" onclick="ElemClick('fld_40001810.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40001810.0" onclick="ElemClick('fld_40001810.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40001814"><details ontoggle="ElemCh('reg_40001814');"><summary>0x40001814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40001814.13" onclick="ElemClick('fld_40001814.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40001814.12" onclick="ElemClick('fld_40001814.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40001814.11" onclick="ElemClick('fld_40001814.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40001814.10" onclick="ElemClick('fld_40001814.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40001814.9" onclick="ElemClick('fld_40001814.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40001814.8" onclick="ElemClick('fld_40001814.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40001814.7" onclick="ElemClick('fld_40001814.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40001814.6" onclick="ElemClick('fld_40001814.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40001814.5" onclick="ElemClick('fld_40001814.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40001814.4" onclick="ElemClick('fld_40001814.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40001814.3" onclick="ElemClick('fld_40001814.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40001814.2" onclick="ElemClick('fld_40001814.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40001814.1" onclick="ElemClick('fld_40001814.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40001814.0" onclick="ElemClick('fld_40001814.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001818"><details ontoggle="ElemCh('reg_40001818');"><summary>0x40001818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40001818.8" onclick="ElemClick('fld_40001818.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40001818.0" onclick="ElemClick('fld_40001818.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000181C"><details ontoggle="ElemCh('reg_4000181C');"><summary>0x4000181C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_4000181C.2" onclick="ElemClick('fld_4000181C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_4000181C.1" onclick="ElemClick('fld_4000181C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001800.99" onclick="ElemClick('isr_40001800.99');">[99]  <b>USART6</b>    //    USART6 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40001C00"><details ontoggle="ElemCh('per_40001C00');"><summary>0x40001C00<b style="margin: 20px;">USART7</b>// </summary>
<ul>
<li class="content" name="reg_40001C00"><details ontoggle="ElemCh('reg_40001C00');"><summary>0x40001C00<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40001C00.15" onclick="ElemClick('fld_40001C00.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40001C00.11" onclick="ElemClick('fld_40001C00.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40001C00.10" onclick="ElemClick('fld_40001C00.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40001C00.9" onclick="ElemClick('fld_40001C00.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40001C00.8" onclick="ElemClick('fld_40001C00.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40001C00.7" onclick="ElemClick('fld_40001C00.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40001C00.6" onclick="ElemClick('fld_40001C00.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40001C00.5" onclick="ElemClick('fld_40001C00.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40001C00.4" onclick="ElemClick('fld_40001C00.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40001C00.3" onclick="ElemClick('fld_40001C00.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40001C00.2" onclick="ElemClick('fld_40001C00.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40001C00.1" onclick="ElemClick('fld_40001C00.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40001C00.0" onclick="ElemClick('fld_40001C00.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40001C04"><details ontoggle="ElemCh('reg_40001C04');"><summary>0x40001C04<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40001C04.0" onclick="ElemClick('fld_40001C04.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001C08"><details ontoggle="ElemCh('reg_40001C08');"><summary>0x40001C08<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40001C08.4" onclick="ElemClick('fld_40001C08.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40001C08.0" onclick="ElemClick('fld_40001C08.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_40001C0C"><details ontoggle="ElemCh('reg_40001C0C');"><summary>0x40001C0C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_40001C0C.14" onclick="ElemClick('fld_40001C0C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_40001C0C.13" onclick="ElemClick('fld_40001C0C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_40001C0C.12" onclick="ElemClick('fld_40001C0C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_40001C0C.11" onclick="ElemClick('fld_40001C0C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_40001C0C.10" onclick="ElemClick('fld_40001C0C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_40001C0C.9" onclick="ElemClick('fld_40001C0C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_40001C0C.8" onclick="ElemClick('fld_40001C0C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_40001C0C.7" onclick="ElemClick('fld_40001C0C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_40001C0C.6" onclick="ElemClick('fld_40001C0C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_40001C0C.5" onclick="ElemClick('fld_40001C0C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_40001C0C.4" onclick="ElemClick('fld_40001C0C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_40001C0C.3" onclick="ElemClick('fld_40001C0C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_40001C0C.2" onclick="ElemClick('fld_40001C0C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_40001C0C.1" onclick="ElemClick('fld_40001C0C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_40001C0C.0" onclick="ElemClick('fld_40001C0C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40001C10"><details ontoggle="ElemCh('reg_40001C10');"><summary>0x40001C10<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40001C10.14" onclick="ElemClick('fld_40001C10.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40001C10.12" onclick="ElemClick('fld_40001C10.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40001C10.11" onclick="ElemClick('fld_40001C10.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40001C10.10" onclick="ElemClick('fld_40001C10.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40001C10.9" onclick="ElemClick('fld_40001C10.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40001C10.8" onclick="ElemClick('fld_40001C10.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40001C10.6" onclick="ElemClick('fld_40001C10.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40001C10.5" onclick="ElemClick('fld_40001C10.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40001C10.0" onclick="ElemClick('fld_40001C10.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40001C14"><details ontoggle="ElemCh('reg_40001C14');"><summary>0x40001C14<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40001C14.13" onclick="ElemClick('fld_40001C14.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40001C14.12" onclick="ElemClick('fld_40001C14.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40001C14.11" onclick="ElemClick('fld_40001C14.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40001C14.10" onclick="ElemClick('fld_40001C14.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40001C14.9" onclick="ElemClick('fld_40001C14.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40001C14.8" onclick="ElemClick('fld_40001C14.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40001C14.7" onclick="ElemClick('fld_40001C14.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40001C14.6" onclick="ElemClick('fld_40001C14.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40001C14.5" onclick="ElemClick('fld_40001C14.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40001C14.4" onclick="ElemClick('fld_40001C14.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40001C14.3" onclick="ElemClick('fld_40001C14.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40001C14.2" onclick="ElemClick('fld_40001C14.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40001C14.1" onclick="ElemClick('fld_40001C14.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40001C14.0" onclick="ElemClick('fld_40001C14.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40001C18"><details ontoggle="ElemCh('reg_40001C18');"><summary>0x40001C18<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40001C18.8" onclick="ElemClick('fld_40001C18.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40001C18.0" onclick="ElemClick('fld_40001C18.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_40001C1C"><details ontoggle="ElemCh('reg_40001C1C');"><summary>0x40001C1C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_40001C1C.2" onclick="ElemClick('fld_40001C1C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_40001C1C.1" onclick="ElemClick('fld_40001C1C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40001C00.116" onclick="ElemClick('isr_40001C00.116');">[116]  <b>USART7</b>    //    UART7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40002000"><details ontoggle="ElemCh('per_40002000');"><summary>0x40002000<b style="margin: 20px;">USART8</b>// </summary>
<ul>
<li class="content" name="reg_40002000"><details ontoggle="ElemCh('reg_40002000');"><summary>0x40002000<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40002000.15" onclick="ElemClick('fld_40002000.15');">
[15]<b style="margin: 20px;">LPWKUP_ACT_FLAG</b> (def=0x0)    //    Low power wake-up indicator flag
</li>
<li class="content" name="fld_40002000.11" onclick="ElemClick('fld_40002000.11');">
[11]<b style="margin: 20px;">MS_ERR</b> (def=0x0)    //    MARK or SPACE check error flag
</li>
<li class="content" name="fld_40002000.10" onclick="ElemClick('fld_40002000.10');">
[10]<b style="margin: 20px;">RX_BUSY</b> (def=0x0)    //    receive status indication bit
</li>
<li class="content" name="fld_40002000.9" onclick="ElemClick('fld_40002000.9');">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content" name="fld_40002000.8" onclick="ElemClick('fld_40002000.8');">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content" name="fld_40002000.7" onclick="ElemClick('fld_40002000.7');">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_40002000.6" onclick="ElemClick('fld_40002000.6');">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content" name="fld_40002000.5" onclick="ElemClick('fld_40002000.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content" name="fld_40002000.4" onclick="ElemClick('fld_40002000.4');">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content" name="fld_40002000.3" onclick="ElemClick('fld_40002000.3');">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content" name="fld_40002000.2" onclick="ElemClick('fld_40002000.2');">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content" name="fld_40002000.1" onclick="ElemClick('fld_40002000.1');">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content" name="fld_40002000.0" onclick="ElemClick('fld_40002000.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content" name="reg_40002004"><details ontoggle="ElemCh('reg_40002004');"><summary>0x40002004<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40002004.0" onclick="ElemClick('fld_40002004.0');">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content" name="reg_40002008"><details ontoggle="ElemCh('reg_40002008');"><summary>0x40002008<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content" name="fld_40002008.4" onclick="ElemClick('fld_40002008.4');">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content" name="fld_40002008.0" onclick="ElemClick('fld_40002008.0');">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content" name="reg_4000200C"><details ontoggle="ElemCh('reg_4000200C');"><summary>0x4000200C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4000200C.14" onclick="ElemClick('fld_4000200C.14');">
[14:15]<b style="margin: 20px;">M_EXT</b> (def=0x0)    //    data length extension bit
</li>
<li class="content" name="fld_4000200C.13" onclick="ElemClick('fld_4000200C.13');">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content" name="fld_4000200C.12" onclick="ElemClick('fld_4000200C.12');">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content" name="fld_4000200C.11" onclick="ElemClick('fld_4000200C.11');">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content" name="fld_4000200C.10" onclick="ElemClick('fld_4000200C.10');">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content" name="fld_4000200C.9" onclick="ElemClick('fld_4000200C.9');">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content" name="fld_4000200C.8" onclick="ElemClick('fld_4000200C.8');">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content" name="fld_4000200C.7" onclick="ElemClick('fld_4000200C.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content" name="fld_4000200C.6" onclick="ElemClick('fld_4000200C.6');">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content" name="fld_4000200C.5" onclick="ElemClick('fld_4000200C.5');">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content" name="fld_4000200C.4" onclick="ElemClick('fld_4000200C.4');">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content" name="fld_4000200C.3" onclick="ElemClick('fld_4000200C.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_4000200C.2" onclick="ElemClick('fld_4000200C.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_4000200C.1" onclick="ElemClick('fld_4000200C.1');">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content" name="fld_4000200C.0" onclick="ElemClick('fld_4000200C.0');">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content" name="reg_40002010"><details ontoggle="ElemCh('reg_40002010');"><summary>0x40002010<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40002010.14" onclick="ElemClick('fld_40002010.14');">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content" name="fld_40002010.12" onclick="ElemClick('fld_40002010.12');">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content" name="fld_40002010.11" onclick="ElemClick('fld_40002010.11');">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content" name="fld_40002010.10" onclick="ElemClick('fld_40002010.10');">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40002010.9" onclick="ElemClick('fld_40002010.9');">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content" name="fld_40002010.8" onclick="ElemClick('fld_40002010.8');">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content" name="fld_40002010.6" onclick="ElemClick('fld_40002010.6');">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content" name="fld_40002010.5" onclick="ElemClick('fld_40002010.5');">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content" name="fld_40002010.0" onclick="ElemClick('fld_40002010.0');">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content" name="reg_40002014"><details ontoggle="ElemCh('reg_40002014');"><summary>0x40002014<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content" name="fld_40002014.13" onclick="ElemClick('fld_40002014.13');">
[13:15]<b style="margin: 20px;">LPWKUP_DLY_CFG</b> (def=0x0)    //    Low power wake-up reception delay configuration
</li>
<li class="content" name="fld_40002014.12" onclick="ElemClick('fld_40002014.12');">
[12]<b style="margin: 20px;">LPWKUP_CK_SRC</b> (def=0x0)    //    Low power wake-up clock source selection
</li>
<li class="content" name="fld_40002014.11" onclick="ElemClick('fld_40002014.11');">
[11]<b style="margin: 20px;">LPWKUP_EN</b> (def=0x0)    //    Low power wake-up enable
</li>
<li class="content" name="fld_40002014.10" onclick="ElemClick('fld_40002014.10');">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content" name="fld_40002014.9" onclick="ElemClick('fld_40002014.9');">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content" name="fld_40002014.8" onclick="ElemClick('fld_40002014.8');">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content" name="fld_40002014.7" onclick="ElemClick('fld_40002014.7');">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content" name="fld_40002014.6" onclick="ElemClick('fld_40002014.6');">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content" name="fld_40002014.5" onclick="ElemClick('fld_40002014.5');">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content" name="fld_40002014.4" onclick="ElemClick('fld_40002014.4');">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content" name="fld_40002014.3" onclick="ElemClick('fld_40002014.3');">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content" name="fld_40002014.2" onclick="ElemClick('fld_40002014.2');">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content" name="fld_40002014.1" onclick="ElemClick('fld_40002014.1');">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content" name="fld_40002014.0" onclick="ElemClick('fld_40002014.0');">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40002018"><details ontoggle="ElemCh('reg_40002018');"><summary>0x40002018<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content" name="fld_40002018.8" onclick="ElemClick('fld_40002018.8');">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content" name="fld_40002018.0" onclick="ElemClick('fld_40002018.0');">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content" name="reg_4000201C"><details ontoggle="ElemCh('reg_4000201C');"><summary>0x4000201C<b style="margin: 20px;">CTLR4</b>//   Control register 4</summary>
<ul>
<li class="content" name="fld_4000201C.2" onclick="ElemClick('fld_4000201C.2');">
[2:3]<b style="margin: 20px;">CHECK_SEL</b> (def=0x0)    //    check function selection bit
</li>
<li class="content" name="fld_4000201C.1" onclick="ElemClick('fld_4000201C.1');">
[1]<b style="margin: 20px;">MS_ERRIE</b> (def=0x0)    //    SPACE or mark check error enable bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40002000.117" onclick="ElemClick('isr_40002000.117');">[117]  <b>USART8</b>    //    USART8 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40005400"><details ontoggle="ElemCh('per_40005400');"><summary>0x40005400<b style="margin: 20px;">I2C1</b>// Inter integrated circuit</summary>
<ul>
<li class="content" name="reg_40005400"><details ontoggle="ElemCh('reg_40005400');"><summary>0x40005400<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_40005400.15" onclick="ElemClick('fld_40005400.15');">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content" name="fld_40005400.13" onclick="ElemClick('fld_40005400.13');">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40005400.12" onclick="ElemClick('fld_40005400.12');">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content" name="fld_40005400.11" onclick="ElemClick('fld_40005400.11');">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content" name="fld_40005400.10" onclick="ElemClick('fld_40005400.10');">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content" name="fld_40005400.9" onclick="ElemClick('fld_40005400.9');">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content" name="fld_40005400.8" onclick="ElemClick('fld_40005400.8');">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content" name="fld_40005400.7" onclick="ElemClick('fld_40005400.7');">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content" name="fld_40005400.6" onclick="ElemClick('fld_40005400.6');">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content" name="fld_40005400.5" onclick="ElemClick('fld_40005400.5');">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content" name="fld_40005400.4" onclick="ElemClick('fld_40005400.4');">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content" name="fld_40005400.3" onclick="ElemClick('fld_40005400.3');">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content" name="fld_40005400.1" onclick="ElemClick('fld_40005400.1');">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content" name="fld_40005400.0" onclick="ElemClick('fld_40005400.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005404"><details ontoggle="ElemCh('reg_40005404');"><summary>0x40005404<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40005404.12" onclick="ElemClick('fld_40005404.12');">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content" name="fld_40005404.11" onclick="ElemClick('fld_40005404.11');">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content" name="fld_40005404.10" onclick="ElemClick('fld_40005404.10');">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content" name="fld_40005404.9" onclick="ElemClick('fld_40005404.9');">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content" name="fld_40005404.8" onclick="ElemClick('fld_40005404.8');">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40005404.0" onclick="ElemClick('fld_40005404.0');">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content" name="reg_40005408"><details ontoggle="ElemCh('reg_40005408');"><summary>0x40005408<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content" name="fld_40005408.15" onclick="ElemClick('fld_40005408.15');">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content" name="fld_40005408.8" onclick="ElemClick('fld_40005408.8');">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005408.1" onclick="ElemClick('fld_40005408.1');">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005408.0" onclick="ElemClick('fld_40005408.0');">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000540C"><details ontoggle="ElemCh('reg_4000540C');"><summary>0x4000540C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content" name="fld_4000540C.1" onclick="ElemClick('fld_4000540C.1');">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_4000540C.0" onclick="ElemClick('fld_4000540C.0');">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005410"><details ontoggle="ElemCh('reg_40005410');"><summary>0x40005410<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40005410.0" onclick="ElemClick('fld_40005410.0');">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40005414"><details ontoggle="ElemCh('reg_40005414');"><summary>0x40005414<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content" name="fld_40005414.15" onclick="ElemClick('fld_40005414.15');">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40005414.14" onclick="ElemClick('fld_40005414.14');">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content" name="fld_40005414.12" onclick="ElemClick('fld_40005414.12');">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content" name="fld_40005414.11" onclick="ElemClick('fld_40005414.11');">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content" name="fld_40005414.10" onclick="ElemClick('fld_40005414.10');">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content" name="fld_40005414.9" onclick="ElemClick('fld_40005414.9');">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content" name="fld_40005414.8" onclick="ElemClick('fld_40005414.8');">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content" name="fld_40005414.7" onclick="ElemClick('fld_40005414.7');">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content" name="fld_40005414.6" onclick="ElemClick('fld_40005414.6');">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content" name="fld_40005414.4" onclick="ElemClick('fld_40005414.4');">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content" name="fld_40005414.3" onclick="ElemClick('fld_40005414.3');">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content" name="fld_40005414.2" onclick="ElemClick('fld_40005414.2');">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content" name="fld_40005414.1" onclick="ElemClick('fld_40005414.1');">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content" name="fld_40005414.0" onclick="ElemClick('fld_40005414.0');">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005418"><details ontoggle="ElemCh('reg_40005418');"><summary>0x40005418<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content" name="fld_40005418.8" onclick="ElemClick('fld_40005418.8');">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content" name="fld_40005418.7" onclick="ElemClick('fld_40005418.7');">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content" name="fld_40005418.6" onclick="ElemClick('fld_40005418.6');">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content" name="fld_40005418.5" onclick="ElemClick('fld_40005418.5');">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content" name="fld_40005418.4" onclick="ElemClick('fld_40005418.4');">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content" name="fld_40005418.2" onclick="ElemClick('fld_40005418.2');">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content" name="fld_40005418.1" onclick="ElemClick('fld_40005418.1');">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content" name="fld_40005418.0" onclick="ElemClick('fld_40005418.0');">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content" name="reg_4000541C"><details ontoggle="ElemCh('reg_4000541C');"><summary>0x4000541C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_4000541C.15" onclick="ElemClick('fld_4000541C.15');">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content" name="fld_4000541C.14" onclick="ElemClick('fld_4000541C.14');">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content" name="fld_4000541C.0" onclick="ElemClick('fld_4000541C.0');">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005420"><details ontoggle="ElemCh('reg_40005420');"><summary>0x40005420<b style="margin: 20px;">RTR</b>//   Raise time register</summary>
<ul>
<li class="content" name="fld_40005420.0" onclick="ElemClick('fld_40005420.0');">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40005400.46" onclick="ElemClick('isr_40005400.46');">[46]  <b>I2C1_EV</b>    //    I2C1 event interrupt</li>
<li class="content" name="isr_40005400.47" onclick="ElemClick('isr_40005400.47');">[47]  <b>I2C1_ER</b>    //    I2C1 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40005800"><details ontoggle="ElemCh('per_40005800');"><summary>0x40005800<b style="margin: 20px;">I2C2</b>// </summary>
<ul>
<li class="content" name="reg_40005800"><details ontoggle="ElemCh('reg_40005800');"><summary>0x40005800<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_40005800.15" onclick="ElemClick('fld_40005800.15');">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content" name="fld_40005800.13" onclick="ElemClick('fld_40005800.13');">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40005800.12" onclick="ElemClick('fld_40005800.12');">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content" name="fld_40005800.11" onclick="ElemClick('fld_40005800.11');">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content" name="fld_40005800.10" onclick="ElemClick('fld_40005800.10');">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content" name="fld_40005800.9" onclick="ElemClick('fld_40005800.9');">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content" name="fld_40005800.8" onclick="ElemClick('fld_40005800.8');">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content" name="fld_40005800.7" onclick="ElemClick('fld_40005800.7');">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content" name="fld_40005800.6" onclick="ElemClick('fld_40005800.6');">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content" name="fld_40005800.5" onclick="ElemClick('fld_40005800.5');">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content" name="fld_40005800.4" onclick="ElemClick('fld_40005800.4');">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content" name="fld_40005800.3" onclick="ElemClick('fld_40005800.3');">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content" name="fld_40005800.1" onclick="ElemClick('fld_40005800.1');">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content" name="fld_40005800.0" onclick="ElemClick('fld_40005800.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005804"><details ontoggle="ElemCh('reg_40005804');"><summary>0x40005804<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40005804.12" onclick="ElemClick('fld_40005804.12');">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content" name="fld_40005804.11" onclick="ElemClick('fld_40005804.11');">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content" name="fld_40005804.10" onclick="ElemClick('fld_40005804.10');">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content" name="fld_40005804.9" onclick="ElemClick('fld_40005804.9');">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content" name="fld_40005804.8" onclick="ElemClick('fld_40005804.8');">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40005804.0" onclick="ElemClick('fld_40005804.0');">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content" name="reg_40005808"><details ontoggle="ElemCh('reg_40005808');"><summary>0x40005808<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content" name="fld_40005808.15" onclick="ElemClick('fld_40005808.15');">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content" name="fld_40005808.8" onclick="ElemClick('fld_40005808.8');">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005808.1" onclick="ElemClick('fld_40005808.1');">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005808.0" onclick="ElemClick('fld_40005808.0');">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content" name="reg_4000580C"><details ontoggle="ElemCh('reg_4000580C');"><summary>0x4000580C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content" name="fld_4000580C.1" onclick="ElemClick('fld_4000580C.1');">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_4000580C.0" onclick="ElemClick('fld_4000580C.0');">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005810"><details ontoggle="ElemCh('reg_40005810');"><summary>0x40005810<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40005810.0" onclick="ElemClick('fld_40005810.0');">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40005814"><details ontoggle="ElemCh('reg_40005814');"><summary>0x40005814<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content" name="fld_40005814.15" onclick="ElemClick('fld_40005814.15');">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40005814.14" onclick="ElemClick('fld_40005814.14');">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content" name="fld_40005814.12" onclick="ElemClick('fld_40005814.12');">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content" name="fld_40005814.11" onclick="ElemClick('fld_40005814.11');">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content" name="fld_40005814.10" onclick="ElemClick('fld_40005814.10');">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content" name="fld_40005814.9" onclick="ElemClick('fld_40005814.9');">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content" name="fld_40005814.8" onclick="ElemClick('fld_40005814.8');">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content" name="fld_40005814.7" onclick="ElemClick('fld_40005814.7');">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content" name="fld_40005814.6" onclick="ElemClick('fld_40005814.6');">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content" name="fld_40005814.4" onclick="ElemClick('fld_40005814.4');">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content" name="fld_40005814.3" onclick="ElemClick('fld_40005814.3');">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content" name="fld_40005814.2" onclick="ElemClick('fld_40005814.2');">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content" name="fld_40005814.1" onclick="ElemClick('fld_40005814.1');">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content" name="fld_40005814.0" onclick="ElemClick('fld_40005814.0');">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005818"><details ontoggle="ElemCh('reg_40005818');"><summary>0x40005818<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content" name="fld_40005818.8" onclick="ElemClick('fld_40005818.8');">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content" name="fld_40005818.7" onclick="ElemClick('fld_40005818.7');">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content" name="fld_40005818.6" onclick="ElemClick('fld_40005818.6');">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content" name="fld_40005818.5" onclick="ElemClick('fld_40005818.5');">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content" name="fld_40005818.4" onclick="ElemClick('fld_40005818.4');">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content" name="fld_40005818.2" onclick="ElemClick('fld_40005818.2');">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content" name="fld_40005818.1" onclick="ElemClick('fld_40005818.1');">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content" name="fld_40005818.0" onclick="ElemClick('fld_40005818.0');">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content" name="reg_4000581C"><details ontoggle="ElemCh('reg_4000581C');"><summary>0x4000581C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_4000581C.15" onclick="ElemClick('fld_4000581C.15');">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content" name="fld_4000581C.14" onclick="ElemClick('fld_4000581C.14');">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content" name="fld_4000581C.0" onclick="ElemClick('fld_4000581C.0');">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005820"><details ontoggle="ElemCh('reg_40005820');"><summary>0x40005820<b style="margin: 20px;">RTR</b>//   Raise time register</summary>
<ul>
<li class="content" name="fld_40005820.0" onclick="ElemClick('fld_40005820.0');">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40005800.52" onclick="ElemClick('isr_40005800.52');">[52]  <b>I2C2_EV</b>    //    I2C2 event interrupt</li>
<li class="content" name="isr_40005800.53" onclick="ElemClick('isr_40005800.53');">[53]  <b>I2C2_ER</b>    //    I2C2 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40005C00"><details ontoggle="ElemCh('per_40005C00');"><summary>0x40005C00<b style="margin: 20px;">I2C3</b>// </summary>
<ul>
<li class="content" name="reg_40005C00"><details ontoggle="ElemCh('reg_40005C00');"><summary>0x40005C00<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_40005C00.15" onclick="ElemClick('fld_40005C00.15');">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content" name="fld_40005C00.13" onclick="ElemClick('fld_40005C00.13');">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40005C00.12" onclick="ElemClick('fld_40005C00.12');">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content" name="fld_40005C00.11" onclick="ElemClick('fld_40005C00.11');">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content" name="fld_40005C00.10" onclick="ElemClick('fld_40005C00.10');">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content" name="fld_40005C00.9" onclick="ElemClick('fld_40005C00.9');">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content" name="fld_40005C00.8" onclick="ElemClick('fld_40005C00.8');">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content" name="fld_40005C00.7" onclick="ElemClick('fld_40005C00.7');">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content" name="fld_40005C00.6" onclick="ElemClick('fld_40005C00.6');">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content" name="fld_40005C00.5" onclick="ElemClick('fld_40005C00.5');">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content" name="fld_40005C00.4" onclick="ElemClick('fld_40005C00.4');">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content" name="fld_40005C00.3" onclick="ElemClick('fld_40005C00.3');">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content" name="fld_40005C00.1" onclick="ElemClick('fld_40005C00.1');">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content" name="fld_40005C00.0" onclick="ElemClick('fld_40005C00.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C04"><details ontoggle="ElemCh('reg_40005C04');"><summary>0x40005C04<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40005C04.12" onclick="ElemClick('fld_40005C04.12');">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content" name="fld_40005C04.11" onclick="ElemClick('fld_40005C04.11');">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content" name="fld_40005C04.10" onclick="ElemClick('fld_40005C04.10');">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content" name="fld_40005C04.9" onclick="ElemClick('fld_40005C04.9');">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content" name="fld_40005C04.8" onclick="ElemClick('fld_40005C04.8');">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40005C04.0" onclick="ElemClick('fld_40005C04.0');">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C08"><details ontoggle="ElemCh('reg_40005C08');"><summary>0x40005C08<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content" name="fld_40005C08.15" onclick="ElemClick('fld_40005C08.15');">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content" name="fld_40005C08.8" onclick="ElemClick('fld_40005C08.8');">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005C08.1" onclick="ElemClick('fld_40005C08.1');">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005C08.0" onclick="ElemClick('fld_40005C08.0');">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C0C"><details ontoggle="ElemCh('reg_40005C0C');"><summary>0x40005C0C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content" name="fld_40005C0C.1" onclick="ElemClick('fld_40005C0C.1');">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40005C0C.0" onclick="ElemClick('fld_40005C0C.0');">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C10"><details ontoggle="ElemCh('reg_40005C10');"><summary>0x40005C10<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40005C10.0" onclick="ElemClick('fld_40005C10.0');">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C14"><details ontoggle="ElemCh('reg_40005C14');"><summary>0x40005C14<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content" name="fld_40005C14.15" onclick="ElemClick('fld_40005C14.15');">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40005C14.14" onclick="ElemClick('fld_40005C14.14');">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content" name="fld_40005C14.12" onclick="ElemClick('fld_40005C14.12');">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content" name="fld_40005C14.11" onclick="ElemClick('fld_40005C14.11');">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content" name="fld_40005C14.10" onclick="ElemClick('fld_40005C14.10');">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content" name="fld_40005C14.9" onclick="ElemClick('fld_40005C14.9');">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content" name="fld_40005C14.8" onclick="ElemClick('fld_40005C14.8');">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content" name="fld_40005C14.7" onclick="ElemClick('fld_40005C14.7');">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content" name="fld_40005C14.6" onclick="ElemClick('fld_40005C14.6');">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content" name="fld_40005C14.4" onclick="ElemClick('fld_40005C14.4');">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content" name="fld_40005C14.3" onclick="ElemClick('fld_40005C14.3');">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content" name="fld_40005C14.2" onclick="ElemClick('fld_40005C14.2');">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content" name="fld_40005C14.1" onclick="ElemClick('fld_40005C14.1');">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content" name="fld_40005C14.0" onclick="ElemClick('fld_40005C14.0');">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C18"><details ontoggle="ElemCh('reg_40005C18');"><summary>0x40005C18<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content" name="fld_40005C18.8" onclick="ElemClick('fld_40005C18.8');">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content" name="fld_40005C18.7" onclick="ElemClick('fld_40005C18.7');">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content" name="fld_40005C18.6" onclick="ElemClick('fld_40005C18.6');">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content" name="fld_40005C18.5" onclick="ElemClick('fld_40005C18.5');">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content" name="fld_40005C18.4" onclick="ElemClick('fld_40005C18.4');">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content" name="fld_40005C18.2" onclick="ElemClick('fld_40005C18.2');">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content" name="fld_40005C18.1" onclick="ElemClick('fld_40005C18.1');">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content" name="fld_40005C18.0" onclick="ElemClick('fld_40005C18.0');">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C1C"><details ontoggle="ElemCh('reg_40005C1C');"><summary>0x40005C1C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_40005C1C.15" onclick="ElemClick('fld_40005C1C.15');">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content" name="fld_40005C1C.14" onclick="ElemClick('fld_40005C1C.14');">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content" name="fld_40005C1C.0" onclick="ElemClick('fld_40005C1C.0');">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40005C20"><details ontoggle="ElemCh('reg_40005C20');"><summary>0x40005C20<b style="margin: 20px;">RTR</b>//   Raise time register</summary>
<ul>
<li class="content" name="fld_40005C20.0" onclick="ElemClick('fld_40005C20.0');">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40005C00.78" onclick="ElemClick('isr_40005C00.78');">[78]  <b>I2C3_EV</b>    //    I2C3 event interrupt</li>
<li class="content" name="isr_40005C00.79" onclick="ElemClick('isr_40005C00.79');">[79]  <b>I2C3_ER</b>    //    I2C3 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40014000"><details ontoggle="ElemCh('per_40014000');"><summary>0x40014000<b style="margin: 20px;">I2C4</b>// </summary>
<ul>
<li class="content" name="reg_40014000"><details ontoggle="ElemCh('reg_40014000');"><summary>0x40014000<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_40014000.15" onclick="ElemClick('fld_40014000.15');">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content" name="fld_40014000.13" onclick="ElemClick('fld_40014000.13');">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40014000.12" onclick="ElemClick('fld_40014000.12');">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content" name="fld_40014000.11" onclick="ElemClick('fld_40014000.11');">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content" name="fld_40014000.10" onclick="ElemClick('fld_40014000.10');">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content" name="fld_40014000.9" onclick="ElemClick('fld_40014000.9');">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content" name="fld_40014000.8" onclick="ElemClick('fld_40014000.8');">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content" name="fld_40014000.7" onclick="ElemClick('fld_40014000.7');">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content" name="fld_40014000.6" onclick="ElemClick('fld_40014000.6');">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content" name="fld_40014000.5" onclick="ElemClick('fld_40014000.5');">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content" name="fld_40014000.4" onclick="ElemClick('fld_40014000.4');">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content" name="fld_40014000.3" onclick="ElemClick('fld_40014000.3');">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content" name="fld_40014000.1" onclick="ElemClick('fld_40014000.1');">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content" name="fld_40014000.0" onclick="ElemClick('fld_40014000.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014004"><details ontoggle="ElemCh('reg_40014004');"><summary>0x40014004<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_40014004.12" onclick="ElemClick('fld_40014004.12');">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content" name="fld_40014004.11" onclick="ElemClick('fld_40014004.11');">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content" name="fld_40014004.10" onclick="ElemClick('fld_40014004.10');">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content" name="fld_40014004.9" onclick="ElemClick('fld_40014004.9');">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content" name="fld_40014004.8" onclick="ElemClick('fld_40014004.8');">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40014004.0" onclick="ElemClick('fld_40014004.0');">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content" name="reg_40014008"><details ontoggle="ElemCh('reg_40014008');"><summary>0x40014008<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content" name="fld_40014008.15" onclick="ElemClick('fld_40014008.15');">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content" name="fld_40014008.8" onclick="ElemClick('fld_40014008.8');">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40014008.1" onclick="ElemClick('fld_40014008.1');">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_40014008.0" onclick="ElemClick('fld_40014008.0');">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content" name="reg_4001400C"><details ontoggle="ElemCh('reg_4001400C');"><summary>0x4001400C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content" name="fld_4001400C.1" onclick="ElemClick('fld_4001400C.1');">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_4001400C.0" onclick="ElemClick('fld_4001400C.0');">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014010"><details ontoggle="ElemCh('reg_40014010');"><summary>0x40014010<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40014010.0" onclick="ElemClick('fld_40014010.0');">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40014014"><details ontoggle="ElemCh('reg_40014014');"><summary>0x40014014<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content" name="fld_40014014.15" onclick="ElemClick('fld_40014014.15');">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_40014014.14" onclick="ElemClick('fld_40014014.14');">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content" name="fld_40014014.12" onclick="ElemClick('fld_40014014.12');">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content" name="fld_40014014.11" onclick="ElemClick('fld_40014014.11');">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content" name="fld_40014014.10" onclick="ElemClick('fld_40014014.10');">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content" name="fld_40014014.9" onclick="ElemClick('fld_40014014.9');">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content" name="fld_40014014.8" onclick="ElemClick('fld_40014014.8');">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content" name="fld_40014014.7" onclick="ElemClick('fld_40014014.7');">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content" name="fld_40014014.6" onclick="ElemClick('fld_40014014.6');">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content" name="fld_40014014.4" onclick="ElemClick('fld_40014014.4');">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content" name="fld_40014014.3" onclick="ElemClick('fld_40014014.3');">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content" name="fld_40014014.2" onclick="ElemClick('fld_40014014.2');">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content" name="fld_40014014.1" onclick="ElemClick('fld_40014014.1');">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content" name="fld_40014014.0" onclick="ElemClick('fld_40014014.0');">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014018"><details ontoggle="ElemCh('reg_40014018');"><summary>0x40014018<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content" name="fld_40014018.8" onclick="ElemClick('fld_40014018.8');">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content" name="fld_40014018.7" onclick="ElemClick('fld_40014018.7');">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content" name="fld_40014018.6" onclick="ElemClick('fld_40014018.6');">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content" name="fld_40014018.5" onclick="ElemClick('fld_40014018.5');">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content" name="fld_40014018.4" onclick="ElemClick('fld_40014018.4');">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content" name="fld_40014018.2" onclick="ElemClick('fld_40014018.2');">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content" name="fld_40014018.1" onclick="ElemClick('fld_40014018.1');">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content" name="fld_40014018.0" onclick="ElemClick('fld_40014018.0');">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content" name="reg_4001401C"><details ontoggle="ElemCh('reg_4001401C');"><summary>0x4001401C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_4001401C.15" onclick="ElemClick('fld_4001401C.15');">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content" name="fld_4001401C.14" onclick="ElemClick('fld_4001401C.14');">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content" name="fld_4001401C.0" onclick="ElemClick('fld_4001401C.0');">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014020"><details ontoggle="ElemCh('reg_40014020');"><summary>0x40014020<b style="margin: 20px;">RTR</b>//   Raise time register</summary>
<ul>
<li class="content" name="fld_40014020.0" onclick="ElemClick('fld_40014020.0');">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40014000.80" onclick="ElemClick('isr_40014000.80');">[80]  <b>I2C4_EV</b>    //    I2C4 event interrupt</li>
<li class="content" name="isr_40014000.81" onclick="ElemClick('isr_40014000.81');">[81]  <b>I2C4_ER</b>    //    I2C4 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40013000"><details ontoggle="ElemCh('per_40013000');"><summary>0x40013000<b style="margin: 20px;">SPI1</b>// Serial peripheral interface</summary>
<ul>
<li class="content" name="reg_40013000"><details ontoggle="ElemCh('reg_40013000');"><summary>0x40013000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40013000.15" onclick="ElemClick('fld_40013000.15');">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content" name="fld_40013000.14" onclick="ElemClick('fld_40013000.14');">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content" name="fld_40013000.13" onclick="ElemClick('fld_40013000.13');">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content" name="fld_40013000.12" onclick="ElemClick('fld_40013000.12');">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content" name="fld_40013000.11" onclick="ElemClick('fld_40013000.11');">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content" name="fld_40013000.10" onclick="ElemClick('fld_40013000.10');">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content" name="fld_40013000.9" onclick="ElemClick('fld_40013000.9');">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content" name="fld_40013000.8" onclick="ElemClick('fld_40013000.8');">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content" name="fld_40013000.7" onclick="ElemClick('fld_40013000.7');">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content" name="fld_40013000.6" onclick="ElemClick('fld_40013000.6');">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content" name="fld_40013000.3" onclick="ElemClick('fld_40013000.3');">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content" name="fld_40013000.2" onclick="ElemClick('fld_40013000.2');">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content" name="fld_40013000.1" onclick="ElemClick('fld_40013000.1');">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40013000.0" onclick="ElemClick('fld_40013000.0');">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content" name="reg_40013004"><details ontoggle="ElemCh('reg_40013004');"><summary>0x40013004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40013004.7" onclick="ElemClick('fld_40013004.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content" name="fld_40013004.6" onclick="ElemClick('fld_40013004.6');">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content" name="fld_40013004.5" onclick="ElemClick('fld_40013004.5');">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40013004.2" onclick="ElemClick('fld_40013004.2');">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content" name="fld_40013004.1" onclick="ElemClick('fld_40013004.1');">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content" name="fld_40013004.0" onclick="ElemClick('fld_40013004.0');">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40013008"><details ontoggle="ElemCh('reg_40013008');"><summary>0x40013008<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40013008.7" onclick="ElemClick('fld_40013008.7');">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content" name="fld_40013008.6" onclick="ElemClick('fld_40013008.6');">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content" name="fld_40013008.5" onclick="ElemClick('fld_40013008.5');">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content" name="fld_40013008.4" onclick="ElemClick('fld_40013008.4');">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content" name="fld_40013008.3" onclick="ElemClick('fld_40013008.3');">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content" name="fld_40013008.2" onclick="ElemClick('fld_40013008.2');">
[2]<b style="margin: 20px;">CHSID</b> (def=0x0)    //    Channel side
</li>
<li class="content" name="fld_40013008.1" onclick="ElemClick('fld_40013008.1');">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content" name="fld_40013008.0" onclick="ElemClick('fld_40013008.0');">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content" name="reg_4001300C"><details ontoggle="ElemCh('reg_4001300C');"><summary>0x4001300C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content" name="fld_4001300C.0" onclick="ElemClick('fld_4001300C.0');">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013010"><details ontoggle="ElemCh('reg_40013010');"><summary>0x40013010<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content" name="fld_40013010.0" onclick="ElemClick('fld_40013010.0');">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013014"><details ontoggle="ElemCh('reg_40013014');"><summary>0x40013014<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content" name="fld_40013014.0" onclick="ElemClick('fld_40013014.0');">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013018"><details ontoggle="ElemCh('reg_40013018');"><summary>0x40013018<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content" name="fld_40013018.0" onclick="ElemClick('fld_40013018.0');">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40013024"><details ontoggle="ElemCh('reg_40013024');"><summary>0x40013024<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content" name="fld_40013024.0" onclick="ElemClick('fld_40013024.0');">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
<li class="content" name="fld_40013024.2" onclick="ElemClick('fld_40013024.2');">
[2]<b style="margin: 20px;">HSRXEN2</b> (def=0x0)    //    High speed mode 2 read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40013000.37" onclick="ElemClick('isr_40013000.37');">[37]  <b>SPI1</b>    //    SPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40004000"><details ontoggle="ElemCh('per_40004000');"><summary>0x40004000<b style="margin: 20px;">SPI4</b>// </summary>
<ul>
<li class="content" name="reg_40004000"><details ontoggle="ElemCh('reg_40004000');"><summary>0x40004000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40004000.15" onclick="ElemClick('fld_40004000.15');">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content" name="fld_40004000.14" onclick="ElemClick('fld_40004000.14');">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content" name="fld_40004000.13" onclick="ElemClick('fld_40004000.13');">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content" name="fld_40004000.12" onclick="ElemClick('fld_40004000.12');">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content" name="fld_40004000.11" onclick="ElemClick('fld_40004000.11');">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content" name="fld_40004000.10" onclick="ElemClick('fld_40004000.10');">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content" name="fld_40004000.9" onclick="ElemClick('fld_40004000.9');">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content" name="fld_40004000.8" onclick="ElemClick('fld_40004000.8');">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content" name="fld_40004000.7" onclick="ElemClick('fld_40004000.7');">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content" name="fld_40004000.6" onclick="ElemClick('fld_40004000.6');">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content" name="fld_40004000.3" onclick="ElemClick('fld_40004000.3');">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content" name="fld_40004000.2" onclick="ElemClick('fld_40004000.2');">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content" name="fld_40004000.1" onclick="ElemClick('fld_40004000.1');">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40004000.0" onclick="ElemClick('fld_40004000.0');">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content" name="reg_40004004"><details ontoggle="ElemCh('reg_40004004');"><summary>0x40004004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40004004.7" onclick="ElemClick('fld_40004004.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content" name="fld_40004004.6" onclick="ElemClick('fld_40004004.6');">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content" name="fld_40004004.5" onclick="ElemClick('fld_40004004.5');">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40004004.2" onclick="ElemClick('fld_40004004.2');">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content" name="fld_40004004.1" onclick="ElemClick('fld_40004004.1');">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content" name="fld_40004004.0" onclick="ElemClick('fld_40004004.0');">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40004008"><details ontoggle="ElemCh('reg_40004008');"><summary>0x40004008<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40004008.7" onclick="ElemClick('fld_40004008.7');">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content" name="fld_40004008.6" onclick="ElemClick('fld_40004008.6');">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content" name="fld_40004008.5" onclick="ElemClick('fld_40004008.5');">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content" name="fld_40004008.4" onclick="ElemClick('fld_40004008.4');">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content" name="fld_40004008.3" onclick="ElemClick('fld_40004008.3');">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content" name="fld_40004008.2" onclick="ElemClick('fld_40004008.2');">
[2]<b style="margin: 20px;">CHSID</b> (def=0x0)    //    Channel side
</li>
<li class="content" name="fld_40004008.1" onclick="ElemClick('fld_40004008.1');">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content" name="fld_40004008.0" onclick="ElemClick('fld_40004008.0');">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content" name="reg_4000400C"><details ontoggle="ElemCh('reg_4000400C');"><summary>0x4000400C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content" name="fld_4000400C.0" onclick="ElemClick('fld_4000400C.0');">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40004010"><details ontoggle="ElemCh('reg_40004010');"><summary>0x40004010<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content" name="fld_40004010.0" onclick="ElemClick('fld_40004010.0');">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content" name="reg_40004014"><details ontoggle="ElemCh('reg_40004014');"><summary>0x40004014<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content" name="fld_40004014.0" onclick="ElemClick('fld_40004014.0');">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40004018"><details ontoggle="ElemCh('reg_40004018');"><summary>0x40004018<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content" name="fld_40004018.0" onclick="ElemClick('fld_40004018.0');">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40004024"><details ontoggle="ElemCh('reg_40004024');"><summary>0x40004024<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content" name="fld_40004024.0" onclick="ElemClick('fld_40004024.0');">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
<li class="content" name="fld_40004024.2" onclick="ElemClick('fld_40004024.2');">
[2]<b style="margin: 20px;">HSRXEN2</b> (def=0x0)    //    High speed mode 2 read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40004000.51" onclick="ElemClick('isr_40004000.51');">[51]  <b>SPI4</b>    //    SPI4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40003C00"><details ontoggle="ElemCh('per_40003C00');"><summary>0x40003C00<b style="margin: 20px;">SPI3</b>// Serial peripheral interface</summary>
<ul>
<li class="content" name="reg_40003C00"><details ontoggle="ElemCh('reg_40003C00');"><summary>0x40003C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40003C00.15" onclick="ElemClick('fld_40003C00.15');">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content" name="fld_40003C00.14" onclick="ElemClick('fld_40003C00.14');">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content" name="fld_40003C00.13" onclick="ElemClick('fld_40003C00.13');">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content" name="fld_40003C00.12" onclick="ElemClick('fld_40003C00.12');">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content" name="fld_40003C00.11" onclick="ElemClick('fld_40003C00.11');">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content" name="fld_40003C00.10" onclick="ElemClick('fld_40003C00.10');">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content" name="fld_40003C00.9" onclick="ElemClick('fld_40003C00.9');">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content" name="fld_40003C00.8" onclick="ElemClick('fld_40003C00.8');">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content" name="fld_40003C00.7" onclick="ElemClick('fld_40003C00.7');">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content" name="fld_40003C00.6" onclick="ElemClick('fld_40003C00.6');">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content" name="fld_40003C00.3" onclick="ElemClick('fld_40003C00.3');">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content" name="fld_40003C00.2" onclick="ElemClick('fld_40003C00.2');">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content" name="fld_40003C00.1" onclick="ElemClick('fld_40003C00.1');">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40003C00.0" onclick="ElemClick('fld_40003C00.0');">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C04"><details ontoggle="ElemCh('reg_40003C04');"><summary>0x40003C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40003C04.7" onclick="ElemClick('fld_40003C04.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content" name="fld_40003C04.6" onclick="ElemClick('fld_40003C04.6');">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content" name="fld_40003C04.5" onclick="ElemClick('fld_40003C04.5');">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40003C04.2" onclick="ElemClick('fld_40003C04.2');">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content" name="fld_40003C04.1" onclick="ElemClick('fld_40003C04.1');">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content" name="fld_40003C04.0" onclick="ElemClick('fld_40003C04.0');">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C08"><details ontoggle="ElemCh('reg_40003C08');"><summary>0x40003C08<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40003C08.7" onclick="ElemClick('fld_40003C08.7');">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content" name="fld_40003C08.6" onclick="ElemClick('fld_40003C08.6');">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content" name="fld_40003C08.5" onclick="ElemClick('fld_40003C08.5');">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content" name="fld_40003C08.4" onclick="ElemClick('fld_40003C08.4');">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content" name="fld_40003C08.3" onclick="ElemClick('fld_40003C08.3');">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content" name="fld_40003C08.2" onclick="ElemClick('fld_40003C08.2');">
[2]<b style="margin: 20px;">CHSID</b> (def=0x0)    //    Channel side
</li>
<li class="content" name="fld_40003C08.1" onclick="ElemClick('fld_40003C08.1');">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content" name="fld_40003C08.0" onclick="ElemClick('fld_40003C08.0');">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C0C"><details ontoggle="ElemCh('reg_40003C0C');"><summary>0x40003C0C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content" name="fld_40003C0C.0" onclick="ElemClick('fld_40003C0C.0');">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C10"><details ontoggle="ElemCh('reg_40003C10');"><summary>0x40003C10<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content" name="fld_40003C10.0" onclick="ElemClick('fld_40003C10.0');">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C14"><details ontoggle="ElemCh('reg_40003C14');"><summary>0x40003C14<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content" name="fld_40003C14.0" onclick="ElemClick('fld_40003C14.0');">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C18"><details ontoggle="ElemCh('reg_40003C18');"><summary>0x40003C18<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content" name="fld_40003C18.0" onclick="ElemClick('fld_40003C18.0');">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C1C"><details ontoggle="ElemCh('reg_40003C1C');"><summary>0x40003C1C<b style="margin: 20px;">SPI_I2S_CFGR</b>//   SPI_I2S configure register</summary>
<ul>
<li class="content" name="fld_40003C1C.0" onclick="ElemClick('fld_40003C1C.0');">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
<li class="content" name="fld_40003C1C.1" onclick="ElemClick('fld_40003C1C.1');">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    DATLEN[1:0] bits (Data length to be transferred)
</li>
<li class="content" name="fld_40003C1C.3" onclick="ElemClick('fld_40003C1C.3');">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    steady state clock polarity
</li>
<li class="content" name="fld_40003C1C.4" onclick="ElemClick('fld_40003C1C.4');">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2SSTD[1:0] bits (I2S standard selection)
</li>
<li class="content" name="fld_40003C1C.7" onclick="ElemClick('fld_40003C1C.7');">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content" name="fld_40003C1C.8" onclick="ElemClick('fld_40003C1C.8');">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2SCFG[1:0] bits (I2S configuration mode)
</li>
<li class="content" name="fld_40003C1C.10" onclick="ElemClick('fld_40003C1C.10');">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content" name="fld_40003C1C.11" onclick="ElemClick('fld_40003C1C.11');">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C20"><details ontoggle="ElemCh('reg_40003C20');"><summary>0x40003C20<b style="margin: 20px;">SPI_I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content" name="fld_40003C20.9" onclick="ElemClick('fld_40003C20.9');">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content" name="fld_40003C20.8" onclick="ElemClick('fld_40003C20.8');">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content" name="fld_40003C20.0" onclick="ElemClick('fld_40003C20.0');">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x0)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<li class="content" name="reg_40003C24"><details ontoggle="ElemCh('reg_40003C24');"><summary>0x40003C24<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content" name="fld_40003C24.0" onclick="ElemClick('fld_40003C24.0');">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
<li class="content" name="fld_40003C24.2" onclick="ElemClick('fld_40003C24.2');">
[2]<b style="margin: 20px;">HSRXEN2</b> (def=0x0)    //    High speed mode 2 read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40003C00.50" onclick="ElemClick('isr_40003C00.50');">[50]  <b>SPI3</b>    //    SPI3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40003800"><details ontoggle="ElemCh('per_40003800');"><summary>0x40003800<b style="margin: 20px;">SPI2</b>// </summary>
<ul>
<li class="content" name="reg_40003800"><details ontoggle="ElemCh('reg_40003800');"><summary>0x40003800<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40003800.15" onclick="ElemClick('fld_40003800.15');">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content" name="fld_40003800.14" onclick="ElemClick('fld_40003800.14');">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content" name="fld_40003800.13" onclick="ElemClick('fld_40003800.13');">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content" name="fld_40003800.12" onclick="ElemClick('fld_40003800.12');">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content" name="fld_40003800.11" onclick="ElemClick('fld_40003800.11');">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content" name="fld_40003800.10" onclick="ElemClick('fld_40003800.10');">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content" name="fld_40003800.9" onclick="ElemClick('fld_40003800.9');">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content" name="fld_40003800.8" onclick="ElemClick('fld_40003800.8');">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content" name="fld_40003800.7" onclick="ElemClick('fld_40003800.7');">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content" name="fld_40003800.6" onclick="ElemClick('fld_40003800.6');">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content" name="fld_40003800.3" onclick="ElemClick('fld_40003800.3');">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content" name="fld_40003800.2" onclick="ElemClick('fld_40003800.2');">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content" name="fld_40003800.1" onclick="ElemClick('fld_40003800.1');">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content" name="fld_40003800.0" onclick="ElemClick('fld_40003800.0');">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content" name="reg_40003804"><details ontoggle="ElemCh('reg_40003804');"><summary>0x40003804<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40003804.7" onclick="ElemClick('fld_40003804.7');">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content" name="fld_40003804.6" onclick="ElemClick('fld_40003804.6');">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content" name="fld_40003804.5" onclick="ElemClick('fld_40003804.5');">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40003804.2" onclick="ElemClick('fld_40003804.2');">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content" name="fld_40003804.1" onclick="ElemClick('fld_40003804.1');">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content" name="fld_40003804.0" onclick="ElemClick('fld_40003804.0');">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40003808"><details ontoggle="ElemCh('reg_40003808');"><summary>0x40003808<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40003808.7" onclick="ElemClick('fld_40003808.7');">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content" name="fld_40003808.6" onclick="ElemClick('fld_40003808.6');">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content" name="fld_40003808.5" onclick="ElemClick('fld_40003808.5');">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content" name="fld_40003808.4" onclick="ElemClick('fld_40003808.4');">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content" name="fld_40003808.3" onclick="ElemClick('fld_40003808.3');">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content" name="fld_40003808.2" onclick="ElemClick('fld_40003808.2');">
[2]<b style="margin: 20px;">CHSID</b> (def=0x0)    //    Channel side
</li>
<li class="content" name="fld_40003808.1" onclick="ElemClick('fld_40003808.1');">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content" name="fld_40003808.0" onclick="ElemClick('fld_40003808.0');">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content" name="reg_4000380C"><details ontoggle="ElemCh('reg_4000380C');"><summary>0x4000380C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content" name="fld_4000380C.0" onclick="ElemClick('fld_4000380C.0');">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40003810"><details ontoggle="ElemCh('reg_40003810');"><summary>0x40003810<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content" name="fld_40003810.0" onclick="ElemClick('fld_40003810.0');">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content" name="reg_40003814"><details ontoggle="ElemCh('reg_40003814');"><summary>0x40003814<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content" name="fld_40003814.0" onclick="ElemClick('fld_40003814.0');">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_40003818"><details ontoggle="ElemCh('reg_40003818');"><summary>0x40003818<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content" name="fld_40003818.0" onclick="ElemClick('fld_40003818.0');">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content" name="reg_4000381C"><details ontoggle="ElemCh('reg_4000381C');"><summary>0x4000381C<b style="margin: 20px;">SPI_I2S_CFGR</b>//   SPI_I2S configure register</summary>
<ul>
<li class="content" name="fld_4000381C.0" onclick="ElemClick('fld_4000381C.0');">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
<li class="content" name="fld_4000381C.1" onclick="ElemClick('fld_4000381C.1');">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    DATLEN[1:0] bits (Data length to be transferred)
</li>
<li class="content" name="fld_4000381C.3" onclick="ElemClick('fld_4000381C.3');">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    steady state clock polarity
</li>
<li class="content" name="fld_4000381C.4" onclick="ElemClick('fld_4000381C.4');">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2SSTD[1:0] bits (I2S standard selection)
</li>
<li class="content" name="fld_4000381C.7" onclick="ElemClick('fld_4000381C.7');">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content" name="fld_4000381C.8" onclick="ElemClick('fld_4000381C.8');">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2SCFG[1:0] bits (I2S configuration mode)
</li>
<li class="content" name="fld_4000381C.10" onclick="ElemClick('fld_4000381C.10');">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content" name="fld_4000381C.11" onclick="ElemClick('fld_4000381C.11');">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40003820"><details ontoggle="ElemCh('reg_40003820');"><summary>0x40003820<b style="margin: 20px;">SPI_I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content" name="fld_40003820.9" onclick="ElemClick('fld_40003820.9');">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content" name="fld_40003820.8" onclick="ElemClick('fld_40003820.8');">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content" name="fld_40003820.0" onclick="ElemClick('fld_40003820.0');">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x0)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<li class="content" name="reg_40003824"><details ontoggle="ElemCh('reg_40003824');"><summary>0x40003824<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content" name="fld_40003824.0" onclick="ElemClick('fld_40003824.0');">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
<li class="content" name="fld_40003824.2" onclick="ElemClick('fld_40003824.2');">
[2]<b style="margin: 20px;">HSRXEN2</b> (def=0x0)    //    High speed mode 2 read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40003800.49" onclick="ElemClick('isr_40003800.49');">[49]  <b>SPI2</b>    //    SPI2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40024400"><details ontoggle="ElemCh('per_40024400');"><summary>0x40024400<b style="margin: 20px;">USBPD</b>//  USBPD configuration</summary>
<ul>
<li class="content" name="reg_40024400"><details ontoggle="ElemCh('reg_40024400');"><summary>0x40024400<b style="margin: 20px;">CONFIG</b>//   PD interrupt enable register</summary>
<ul>
<li class="content" name="fld_40024400.0" onclick="ElemClick('fld_40024400.0');">
[0]<b style="margin: 20px;">PD_FILT_EN</b> (def=0x0)    //    control PD pin input filter enable
</li>
<li class="content" name="fld_40024400.1" onclick="ElemClick('fld_40024400.1');">
[1]<b style="margin: 20px;">PD_ALL_CLR</b> (def=0x1)    //    PD ITClear
</li>
<li class="content" name="fld_40024400.2" onclick="ElemClick('fld_40024400.2');">
[2]<b style="margin: 20px;">CC_SEL</b> (def=0x0)    //    PD Commutation port
</li>
<li class="content" name="fld_40024400.3" onclick="ElemClick('fld_40024400.3');">
[3]<b style="margin: 20px;">PD_DMA_EN</b> (def=0x0)    //    PD DMA Enable
</li>
<li class="content" name="fld_40024400.4" onclick="ElemClick('fld_40024400.4');">
[4]<b style="margin: 20px;">PD_RST_EN</b> (def=0x0)    //    PD RST Enable
</li>
<li class="content" name="fld_40024400.5" onclick="ElemClick('fld_40024400.5');">
[5]<b style="margin: 20px;">WAKE_POLAR</b> (def=0x0)    //    wakeup polarity
</li>
<li class="content" name="fld_40024400.6" onclick="ElemClick('fld_40024400.6');">
[6]<b style="margin: 20px;">CC_TR</b> (def=0x0)    //    TR conditioning of the CC LV waveform
</li>
<li class="content" name="fld_40024400.7" onclick="ElemClick('fld_40024400.7');">
[7]<b style="margin: 20px;">CC_INC</b> (def=0x0)    //    CC bias current adjustment bit
</li>
<li class="content" name="fld_40024400.8" onclick="ElemClick('fld_40024400.8');">
[8]<b style="margin: 20px;">RX_MULTI_0</b> (def=0x0)    //    Continuously receive several bits of 0 indicator flag
</li>
<li class="content" name="fld_40024400.10" onclick="ElemClick('fld_40024400.10');">
[10]<b style="margin: 20px;">IE_PD_IO</b> (def=0x0)    //    IO Enable
</li>
<li class="content" name="fld_40024400.11" onclick="ElemClick('fld_40024400.11');">
[11]<b style="margin: 20px;">IE_RX_BIT</b> (def=0x0)    //    bit interrupt Enable
</li>
<li class="content" name="fld_40024400.12" onclick="ElemClick('fld_40024400.12');">
[12]<b style="margin: 20px;">IE_RX_BYTE</b> (def=0x0)    //    Receive byte register
</li>
<li class="content" name="fld_40024400.13" onclick="ElemClick('fld_40024400.13');">
[13]<b style="margin: 20px;">IE_RX_ACT</b> (def=0x0)    //    Receive complete register
</li>
<li class="content" name="fld_40024400.14" onclick="ElemClick('fld_40024400.14');">
[14]<b style="margin: 20px;">IE_RX_RESET</b> (def=0x0)    //    Receive complete rst register
</li>
<li class="content" name="fld_40024400.15" onclick="ElemClick('fld_40024400.15');">
[15]<b style="margin: 20px;">IE_TX_END</b> (def=0x0)    //    transfer complete register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024402"><details ontoggle="ElemCh('reg_40024402');"><summary>0x40024402<b style="margin: 20px;">BMC_CLK_CNT</b>//   BMC sampling clock counter</summary>
<ul>
<li class="content" name="fld_40024402.0" onclick="ElemClick('fld_40024402.0');">
[0:8]<b style="margin: 20px;">BMC_CLK_CNT</b> (def=0x0)    //    R/T counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40024404"><details ontoggle="ElemCh('reg_40024404');"><summary>0x40024404<b style="margin: 20px;">CONTROL</b>//   PD Send and receive enable register</summary>
<ul>
<li class="content" name="fld_40024404.0" onclick="ElemClick('fld_40024404.0');">
[0]<b style="margin: 20px;">PD_TX_EN</b> (def=0x0)    //    PD_TX_EN value
</li>
<li class="content" name="fld_40024404.1" onclick="ElemClick('fld_40024404.1');">
[1]<b style="margin: 20px;">BMC_START</b> (def=0x0)    //    BMC_START value
</li>
<li class="content" name="fld_40024404.2" onclick="ElemClick('fld_40024404.2');">
[2:4]<b style="margin: 20px;">RX_STATE</b> (def=0x0)    //    PD receive status identification
</li>
<li class="content" name="fld_40024404.5" onclick="ElemClick('fld_40024404.5');">
[5]<b style="margin: 20px;">DATA_FLAG</b> (def=0x0)    //    DATA_FLAG value
</li>
<li class="content" name="fld_40024404.6" onclick="ElemClick('fld_40024404.6');">
[6]<b style="margin: 20px;">TX_BIT_BACK</b> (def=0x0)    //    TX_BIT_BACK value
</li>
<li class="content" name="fld_40024404.7" onclick="ElemClick('fld_40024404.7');">
[7]<b style="margin: 20px;">BMC_BYTE_HI</b> (def=0x0)    //    BMC_BYTE_HI value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024405"><details ontoggle="ElemCh('reg_40024405');"><summary>0x40024405<b style="margin: 20px;">TX_SEL</b>//   SOP port selection register</summary>
<ul>
<li class="content" name="fld_40024405.0" onclick="ElemClick('fld_40024405.0');">
[0]<b style="margin: 20px;">TX_SEL1</b> (def=0x0)    //    TX_SEL1 value
</li>
<li class="content" name="fld_40024405.2" onclick="ElemClick('fld_40024405.2');">
[2:3]<b style="margin: 20px;">TX_SEL2</b> (def=0x0)    //    TX_SEL2 value
</li>
<li class="content" name="fld_40024405.4" onclick="ElemClick('fld_40024405.4');">
[4:5]<b style="margin: 20px;">TX_SEL3</b> (def=0x0)    //    TX_SEL3 value
</li>
<li class="content" name="fld_40024405.6" onclick="ElemClick('fld_40024405.6');">
[6:7]<b style="margin: 20px;">TX_SEL4</b> (def=0x0)    //    TX_SEL4 value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024406"><details ontoggle="ElemCh('reg_40024406');"><summary>0x40024406<b style="margin: 20px;">BMC_TX_SZ</b>//   PD send length register</summary>
<ul>
<li class="content" name="fld_40024406.0" onclick="ElemClick('fld_40024406.0');">
[0:8]<b style="margin: 20px;">BMC_TX_SZ</b> (def=0x0)    //    BMC_TX_SZ value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024408"><details ontoggle="ElemCh('reg_40024408');"><summary>0x40024408<b style="margin: 20px;">DATA_BUF</b>//   DMA cache data register</summary>
<ul>
<li class="content" name="fld_40024408.0" onclick="ElemClick('fld_40024408.0');">
[0:7]<b style="margin: 20px;">DATA_BUF</b> (def=0x0)    //    DATA_BUF value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024409"><details ontoggle="ElemCh('reg_40024409');"><summary>0x40024409<b style="margin: 20px;">STATUS</b>//   PD interrupt flag register</summary>
<ul>
<li class="content" name="fld_40024409.0" onclick="ElemClick('fld_40024409.0');">
[0:1]<b style="margin: 20px;">BMC_AUX</b> (def=0x0)    //    BMC_AUX value
</li>
<li class="content" name="fld_40024409.2" onclick="ElemClick('fld_40024409.2');">
[2]<b style="margin: 20px;">BUF_ERR</b> (def=0x0)    //    BUF_ERR value
</li>
<li class="content" name="fld_40024409.3" onclick="ElemClick('fld_40024409.3');">
[3]<b style="margin: 20px;">IF_RX_BIT</b> (def=0x0)    //    IF_RX_BIT value
</li>
<li class="content" name="fld_40024409.4" onclick="ElemClick('fld_40024409.4');">
[4]<b style="margin: 20px;">IF_RX_BYTE</b> (def=0x0)    //    IF_RX_BYTE value
</li>
<li class="content" name="fld_40024409.5" onclick="ElemClick('fld_40024409.5');">
[5]<b style="margin: 20px;">IF_RX_ACT</b> (def=0x0)    //    IF_RX_ACT value
</li>
<li class="content" name="fld_40024409.6" onclick="ElemClick('fld_40024409.6');">
[6]<b style="margin: 20px;">IF_RX_RESET</b> (def=0x0)    //    IF_RX_RESET value
</li>
<li class="content" name="fld_40024409.7" onclick="ElemClick('fld_40024409.7');">
[7]<b style="margin: 20px;">IF_TX_END</b> (def=0x0)    //    IF_TX_END value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002440A"><details ontoggle="ElemCh('reg_4002440A');"><summary>0x4002440A<b style="margin: 20px;">BMC_BYTE_CNT</b>//   Byte counter</summary>
<ul>
<li class="content" name="fld_4002440A.0" onclick="ElemClick('fld_4002440A.0');">
[0:8]<b style="margin: 20px;">BMC_BYTE_CNT</b> (def=0x0)    //    BMC_BYTE_CNT value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002440C"><details ontoggle="ElemCh('reg_4002440C');"><summary>0x4002440C<b style="margin: 20px;">PORT_CC1</b>//   CC1 port control register</summary>
<ul>
<li class="content" name="fld_4002440C.0" onclick="ElemClick('fld_4002440C.0');">
[0]<b style="margin: 20px;">PA_CC1_AI</b> (def=0x1)    //    PA_CC1_AI value
</li>
<li class="content" name="fld_4002440C.1" onclick="ElemClick('fld_4002440C.1');">
[1]<b style="margin: 20px;">CC1_PD</b> (def=0x1)    //    port pull-down resistor enable
</li>
<li class="content" name="fld_4002440C.2" onclick="ElemClick('fld_4002440C.2');">
[2:3]<b style="margin: 20px;">CC1_PU</b> (def=0x0)    //    CC1_PU value
</li>
<li class="content" name="fld_4002440C.4" onclick="ElemClick('fld_4002440C.4');">
[4]<b style="margin: 20px;">CC1_LVE</b> (def=0x0)    //    CC1_LVE value
</li>
<li class="content" name="fld_4002440C.5" onclick="ElemClick('fld_4002440C.5');">
[5:7]<b style="margin: 20px;">CC1_CE</b> (def=0x0)    //    CC1_CE value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002440E"><details ontoggle="ElemCh('reg_4002440E');"><summary>0x4002440E<b style="margin: 20px;">PORT_CC2</b>//   CC2 port control register</summary>
<ul>
<li class="content" name="fld_4002440E.0" onclick="ElemClick('fld_4002440E.0');">
[0]<b style="margin: 20px;">PA_CC2_AI</b> (def=0x0)    //    PA_CC2_AI value
</li>
<li class="content" name="fld_4002440E.1" onclick="ElemClick('fld_4002440E.1');">
[1]<b style="margin: 20px;">CC2_PD</b> (def=0x0)    //    port pull-down resistor enable
</li>
<li class="content" name="fld_4002440E.2" onclick="ElemClick('fld_4002440E.2');">
[2:3]<b style="margin: 20px;">CC2_PU</b> (def=0x0)    //    CC2_PU value
</li>
<li class="content" name="fld_4002440E.4" onclick="ElemClick('fld_4002440E.4');">
[4]<b style="margin: 20px;">CC2_LVE</b> (def=0x0)    //    CC2_LVE value
</li>
<li class="content" name="fld_4002440E.5" onclick="ElemClick('fld_4002440E.5');">
[5:7]<b style="margin: 20px;">CC2_CE</b> (def=0x0)    //    CC2_CE value
</li>
</ul>
</details></li>
<li class="content" name="reg_40024410"><details ontoggle="ElemCh('reg_40024410');"><summary>0x40024410<b style="margin: 20px;">DMA</b>//   PD buffer start address register</summary>
<ul>
<li class="content" name="fld_40024410.0" onclick="ElemClick('fld_40024410.0');">
[0:20]<b style="margin: 20px;">USBPD_DMA_ADDR</b> (def=0x0)    //    USBPD_DMA_ADDR value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40024400.55" onclick="ElemClick('isr_40024400.55');">[55]  <b>USBPDWakeUP</b>    //    USBPD_WKUP global interrupt</li>
<li class="content" name="isr_40024400.54" onclick="ElemClick('isr_40024400.54');">[54]  <b>USBPD</b>    //    USBPD global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_50000000"><details ontoggle="ElemCh('per_50000000');"><summary>0x50000000<b style="margin: 20px;">USB_OTG_FS</b>// USB FS OTG register</summary>
<ul>
<li class="content" name="reg_50000000"><details ontoggle="ElemCh('reg_50000000');"><summary>0x50000000<b style="margin: 20px;">R8_USB_CTRL</b>//   USB base control</summary>
<ul>
<li class="content" name="fld_50000000.0" onclick="ElemClick('fld_50000000.0');">
[0]<b style="margin: 20px;">RB_UC_DMA_EN</b> (def=0x0)    //    DMA enable and DMA interrupt enable for USB
</li>
<li class="content" name="fld_50000000.1" onclick="ElemClick('fld_50000000.1');">
[1]<b style="margin: 20px;">RB_UC_CLR_ALL</b> (def=0x0)    //    force clear FIFO and count of USB
</li>
<li class="content" name="fld_50000000.2" onclick="ElemClick('fld_50000000.2');">
[2]<b style="margin: 20px;">RB_UC_RST_SIE</b> (def=0x0)    //    force reset USB SIE, need software clear
</li>
<li class="content" name="fld_50000000.3" onclick="ElemClick('fld_50000000.3');">
[3]<b style="margin: 20px;">RB_UC_INT_BUSY</b> (def=0x0)    //    enable automatic responding busy for device mode or automatic pause for host mode during interrupt 
</li>
<li class="content" name="fld_50000000.4" onclick="ElemClick('fld_50000000.4');">
[4:5]<b style="margin: 20px;">MASK_UC_SYS_CTRL_RB_UC_DEV_PU_EN</b> (def=0x0)    //    USB device enable and internal pullup resistance enable
</li>
<li class="content" name="fld_50000000.6" onclick="ElemClick('fld_50000000.6');">
[6]<b style="margin: 20px;">RB_UC_LOW_SPEED</b> (def=0x0)    //    enable USB low speed: 0=12Mbps, 1=1.5Mbps
</li>
<li class="content" name="fld_50000000.7" onclick="ElemClick('fld_50000000.7');">
[7]<b style="margin: 20px;">RB_UC_HOST_MODE</b> (def=0x0)    //    enable USB host mode: 0=device mode, 1=host mode
</li>
</ul>
</details></li>
<li class="content" name="reg_50000001"><details ontoggle="ElemCh('reg_50000001');"><summary>0x50000001<b style="margin: 20px;">UDEV_CTRL__UHOST_CTRL</b>//   USB device/host physical prot control</summary>
<ul>
<li class="content" name="fld_50000001.0" onclick="ElemClick('fld_50000001.0');">
[0]<b style="margin: 20px;">RB_UH_PORT_EN__RB_UD_PORT_EN</b> (def=0x0)    //    enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
</li>
<li class="content" name="fld_50000001.1" onclick="ElemClick('fld_50000001.1');">
[1]<b style="margin: 20px;">RB_UH_BUS_RESET__RB_UD_GP_BIT</b> (def=0x0)    //    force clear FIFO and count of USB
</li>
<li class="content" name="fld_50000001.2" onclick="ElemClick('fld_50000001.2');">
[2]<b style="margin: 20px;">RB_UH_LOW_SPEED__RB_UD_LOW_SPEED</b> (def=0x0)    //    enable USB port low speed: 0=full speed, 1=low speed
</li>
<li class="content" name="fld_50000001.4" onclick="ElemClick('fld_50000001.4');">
[4]<b style="margin: 20px;">RB_UH_DM_PIN__RB_UD_DM_PIN</b> (def=0x0)    //    ReadOnly: indicate current UDM pin level
</li>
<li class="content" name="fld_50000001.5" onclick="ElemClick('fld_50000001.5');">
[5]<b style="margin: 20px;">RB_UH_DP_PIN__RB_UD_DP_PIN</b> (def=0x0)    //    USB device enable and internal pullup resistance enable
</li>
<li class="content" name="fld_50000001.7" onclick="ElemClick('fld_50000001.7');">
[7]<b style="margin: 20px;">RB_UH_PD_DIS__RB_UD_PD_DIS</b> (def=0x0)    //    disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
</li>
</ul>
</details></li>
<li class="content" name="reg_50000002"><details ontoggle="ElemCh('reg_50000002');"><summary>0x50000002<b style="margin: 20px;">R8_USB_INT_EN</b>//   USB interrupt enable</summary>
<ul>
<li class="content" name="fld_50000002.0" onclick="ElemClick('fld_50000002.0');">
[0]<b style="margin: 20px;">RB_UIE_BUS_RST__RB_UIE_DETECT</b> (def=0x0)    //    enable interrupt for USB bus reset event for USB device mode
</li>
<li class="content" name="fld_50000002.1" onclick="ElemClick('fld_50000002.1');">
[1]<b style="margin: 20px;">RB_UIE_TRANSFER</b> (def=0x0)    //    enable interrupt for USB transfer completion
</li>
<li class="content" name="fld_50000002.2" onclick="ElemClick('fld_50000002.2');">
[2]<b style="margin: 20px;">RB_UIE_SUSPEND</b> (def=0x0)    //    enable interrupt for USB suspend or resume event
</li>
<li class="content" name="fld_50000002.3" onclick="ElemClick('fld_50000002.3');">
[3]<b style="margin: 20px;">RB_UIE_HST_SOF</b> (def=0x0)    //    enable interrupt for host SOF timer action for USB host mode
</li>
<li class="content" name="fld_50000002.4" onclick="ElemClick('fld_50000002.4');">
[4]<b style="margin: 20px;">RB_UIE_FIFO_OV</b> (def=0x0)    //    enable interrupt for FIFO overflow
</li>
<li class="content" name="fld_50000002.6" onclick="ElemClick('fld_50000002.6');">
[6]<b style="margin: 20px;">RB_UIE_DEV_NAK</b> (def=0x0)    //    enable interrupt for NAK responded for USB device mode
</li>
<li class="content" name="fld_50000002.7" onclick="ElemClick('fld_50000002.7');">
[7]<b style="margin: 20px;">RB_UIE_DEV_SOF</b> (def=0x0)    //    enable interrupt for SOF received for USB device mode
</li>
</ul>
</details></li>
<li class="content" name="reg_50000003"><details ontoggle="ElemCh('reg_50000003');"><summary>0x50000003<b style="margin: 20px;">R8_USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content" name="fld_50000003.0" onclick="ElemClick('fld_50000003.0');">
[0:6]<b style="margin: 20px;">MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
<li class="content" name="fld_50000003.7" onclick="ElemClick('fld_50000003.7');">
[7]<b style="margin: 20px;">RB_UDA_GP_BIT</b> (def=0x0)    //    general purpose bit
</li>
</ul>
</details></li>
<li class="content" name="reg_50000005"><details ontoggle="ElemCh('reg_50000005');"><summary>0x50000005<b style="margin: 20px;">R8_USB_MIS_ST</b>//   USB miscellaneous status</summary>
<ul>
<li class="content" name="fld_50000005.0" onclick="ElemClick('fld_50000005.0');">
[0]<b style="margin: 20px;">RB_UMS_DEV_ATTACH</b> (def=0x0)    //    RO, indicate device attached status on USB host
</li>
<li class="content" name="fld_50000005.1" onclick="ElemClick('fld_50000005.1');">
[1]<b style="margin: 20px;">RB_UMS_DM_LEVEL</b> (def=0x0)    //    RO, indicate UDM level saved at device attached to USB host
</li>
<li class="content" name="fld_50000005.2" onclick="ElemClick('fld_50000005.2');">
[2]<b style="margin: 20px;">RB_UMS_SUSPEND</b> (def=0x0)    //    RO, indicate USB suspend status
</li>
<li class="content" name="fld_50000005.3" onclick="ElemClick('fld_50000005.3');">
[3]<b style="margin: 20px;">RB_UMS_BUS_RESET</b> (def=0x0)    //    RO, indicate USB bus reset status
</li>
<li class="content" name="fld_50000005.4" onclick="ElemClick('fld_50000005.4');">
[4]<b style="margin: 20px;">RB_UMS_R_FIFO_RDY</b> (def=0x0)    //    RO, indicate USB receiving FIFO ready status (not empty)
</li>
<li class="content" name="fld_50000005.5" onclick="ElemClick('fld_50000005.5');">
[5]<b style="margin: 20px;">RB_UMS_SIE_FREE</b> (def=0x0)    //    RO, indicate USB SIE free status
</li>
<li class="content" name="fld_50000005.6" onclick="ElemClick('fld_50000005.6');">
[6]<b style="margin: 20px;">RB_UMS_SOF_ACT</b> (def=0x0)    //    RO, indicate host SOF timer action status for USB host
</li>
<li class="content" name="fld_50000005.7" onclick="ElemClick('fld_50000005.7');">
[7]<b style="margin: 20px;">RB_UMS_SOF_PRES</b> (def=0x0)    //    RO, indicate host SOF timer presage status
</li>
</ul>
</details></li>
<li class="content" name="reg_50000006"><details ontoggle="ElemCh('reg_50000006');"><summary>0x50000006<b style="margin: 20px;">R8_USB_INT_FG</b>//   USB interrupt flag</summary>
<ul>
<li class="content" name="fld_50000006.0" onclick="ElemClick('fld_50000006.0');">
[0]<b style="margin: 20px;">RB_UIF_BUS_RST__RB_UIF_DETECT</b> (def=0x0)    //    bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;de
</li>
<li class="content" name="fld_50000006.1" onclick="ElemClick('fld_50000006.1');">
[1]<b style="margin: 20px;">RB_UIF_TRANSFER</b> (def=0x0)    //    USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_50000006.2" onclick="ElemClick('fld_50000006.2');">
[2]<b style="margin: 20px;">RB_UIF_SUSPEND</b> (def=0x0)    //    USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_50000006.3" onclick="ElemClick('fld_50000006.3');">
[3]<b style="margin: 20px;">RB_UIF_HST_SOF</b> (def=0x0)    //    host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_50000006.4" onclick="ElemClick('fld_50000006.4');">
[4]<b style="margin: 20px;">RB_UIF_FIFO_OV</b> (def=0x0)    //    FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
</li>
<li class="content" name="fld_50000006.5" onclick="ElemClick('fld_50000006.5');">
[5]<b style="margin: 20px;">RB_U_SIE_FREE</b> (def=0x0)    //    RO, indicate USB SIE free status
</li>
<li class="content" name="fld_50000006.6" onclick="ElemClick('fld_50000006.6');">
[6]<b style="margin: 20px;">RB_U_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content" name="fld_50000006.7" onclick="ElemClick('fld_50000006.7');">
[7]<b style="margin: 20px;">RB_U_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received
</li>
</ul>
</details></li>
<li class="content" name="reg_50000007"><details ontoggle="ElemCh('reg_50000007');"><summary>0x50000007<b style="margin: 20px;">R8_USB_INT_ST</b>//   USB interrupt status</summary>
<ul>
<li class="content" name="fld_50000007.0" onclick="ElemClick('fld_50000007.0');">
[0:3]<b style="margin: 20px;">MASK_UIS_H_RES__MASK_UIS_ENDP</b> (def=0x0)    //    RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out f
</li>
<li class="content" name="fld_50000007.4" onclick="ElemClick('fld_50000007.4');">
[4:5]<b style="margin: 20px;">MASK_UIS_TOKEN</b> (def=0x0)    //    RO, bit mask of current token PID code received for USB device mode
</li>
<li class="content" name="fld_50000007.6" onclick="ElemClick('fld_50000007.6');">
[6]<b style="margin: 20px;">RB_UIS_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content" name="fld_50000007.7" onclick="ElemClick('fld_50000007.7');">
[7]<b style="margin: 20px;">RB_UIS_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received for USB device mode
</li>
</ul>
</details></li>
<li class="content" name="reg_50000008"><details ontoggle="ElemCh('reg_50000008');"><summary>0x50000008<b style="margin: 20px;">R16_USB_RX_LEN</b>//   USB receiving length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_5000000C"><details ontoggle="ElemCh('reg_5000000C');"><summary>0x5000000C<b style="margin: 20px;">R8_UEP4_1_MOD</b>//   endpoint 4/1 mode</summary>
<ul>
<li class="content" name="fld_5000000C.2" onclick="ElemClick('fld_5000000C.2');">
[2]<b style="margin: 20px;">RB_UEP4_TX_EN</b> (def=0x0)    //    enable USB endpoint 4 transmittal (IN)
</li>
<li class="content" name="fld_5000000C.3" onclick="ElemClick('fld_5000000C.3');">
[3]<b style="margin: 20px;">RB_UEP4_RX_EN</b> (def=0x0)    //    enable USB endpoint 4 receiving (OUT)
</li>
<li class="content" name="fld_5000000C.4" onclick="ElemClick('fld_5000000C.4');">
[4]<b style="margin: 20px;">RB_UEP1_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 1
</li>
<li class="content" name="fld_5000000C.6" onclick="ElemClick('fld_5000000C.6');">
[6]<b style="margin: 20px;">RB_UEP1_TX_EN</b> (def=0x0)    //    enable USB endpoint 1 transmittal (IN)
</li>
<li class="content" name="fld_5000000C.7" onclick="ElemClick('fld_5000000C.7');">
[7]<b style="margin: 20px;">RB_UEP1_RX_EN</b> (def=0x0)    //    enable USB endpoint 1 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_5000000D"><details ontoggle="ElemCh('reg_5000000D');"><summary>0x5000000D<b style="margin: 20px;">R8_UEP2_3_MOD__R8_UH_EP_MOD</b>//   endpoint 2/3 mode;host endpoint mode</summary>
<ul>
<li class="content" name="fld_5000000D.0" onclick="ElemClick('fld_5000000D.0');">
[0]<b style="margin: 20px;">RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
</li>
<li class="content" name="fld_5000000D.2" onclick="ElemClick('fld_5000000D.2');">
[2]<b style="margin: 20px;">RB_UEP2_TX_EN</b> (def=0x0)    //    enable USB endpoint 2 transmittal (IN)
</li>
<li class="content" name="fld_5000000D.3" onclick="ElemClick('fld_5000000D.3');">
[3]<b style="margin: 20px;">RB_UEP2_RX_EN__RB_UH_EP_RX_EN</b> (def=0x0)    //    enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
</li>
<li class="content" name="fld_5000000D.4" onclick="ElemClick('fld_5000000D.4');">
[4]<b style="margin: 20px;">RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
</li>
<li class="content" name="fld_5000000D.6" onclick="ElemClick('fld_5000000D.6');">
[6]<b style="margin: 20px;">RB_UEP3_TX_EN__RB_UH_EP_TX_EN</b> (def=0x0)    //    enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
</li>
<li class="content" name="fld_5000000D.7" onclick="ElemClick('fld_5000000D.7');">
[7]<b style="margin: 20px;">RB_UEP3_RX_EN</b> (def=0x0)    //    enable USB endpoint 3 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_5000000E"><details ontoggle="ElemCh('reg_5000000E');"><summary>0x5000000E<b style="margin: 20px;">R8_UEP5_6_MOD</b>//   endpoint 5/6 mode</summary>
<ul>
<li class="content" name="fld_5000000E.0" onclick="ElemClick('fld_5000000E.0');">
[0]<b style="margin: 20px;">RB_UEP5_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 5
</li>
<li class="content" name="fld_5000000E.2" onclick="ElemClick('fld_5000000E.2');">
[2]<b style="margin: 20px;">RB_UEP5_TX_EN</b> (def=0x0)    //    enable USB endpoint 5 transmittal (IN)
</li>
<li class="content" name="fld_5000000E.3" onclick="ElemClick('fld_5000000E.3');">
[3]<b style="margin: 20px;">RB_UEP5_RX_EN</b> (def=0x0)    //    enable USB endpoint 5 receiving (OUT)
</li>
<li class="content" name="fld_5000000E.4" onclick="ElemClick('fld_5000000E.4');">
[4]<b style="margin: 20px;">RB_UEP6_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 6
</li>
<li class="content" name="fld_5000000E.6" onclick="ElemClick('fld_5000000E.6');">
[6]<b style="margin: 20px;">RB_UEP6_TX_EN</b> (def=0x0)    //    enable USB endpoint 6 transmittal (IN)
</li>
<li class="content" name="fld_5000000E.7" onclick="ElemClick('fld_5000000E.7');">
[7]<b style="margin: 20px;">RB_UEP3_RX_EN</b> (def=0x0)    //    enable USB endpoint 6 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_5000000F"><details ontoggle="ElemCh('reg_5000000F');"><summary>0x5000000F<b style="margin: 20px;">R8_UEP7_MOD</b>//   endpoint 7 mode</summary>
<ul>
<li class="content" name="fld_5000000F.0" onclick="ElemClick('fld_5000000F.0');">
[0]<b style="margin: 20px;">RB_UEP7_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 7
</li>
<li class="content" name="fld_5000000F.2" onclick="ElemClick('fld_5000000F.2');">
[2]<b style="margin: 20px;">RB_UEP7_TX_EN</b> (def=0x0)    //    enable USB endpoint 7 transmittal (IN)
</li>
<li class="content" name="fld_5000000F.3" onclick="ElemClick('fld_5000000F.3');">
[3]<b style="margin: 20px;">RB_UEP7_RX_EN</b> (def=0x0)    //    enable USB endpoint 7 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content" name="reg_50000010"><details ontoggle="ElemCh('reg_50000010');"><summary>0x50000010<b style="margin: 20px;">R32_UEP0_DMA</b>//   endpoint 0 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000014"><details ontoggle="ElemCh('reg_50000014');"><summary>0x50000014<b style="margin: 20px;">R32_UEP1_DMA</b>//   endpoint 1 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000018"><details ontoggle="ElemCh('reg_50000018');"><summary>0x50000018<b style="margin: 20px;">R32_UEP2_DMA__R32_UH_RX_DMA</b>//   endpoint 2 DMA buffer address;host rx endpoint buffer high address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_5000001C"><details ontoggle="ElemCh('reg_5000001C');"><summary>0x5000001C<b style="margin: 20px;">R32_UEP3_DMA__R32_UH_TX_DMA</b>//   endpoint 3 DMA buffer address;host tx endpoint buffer high address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000020"><details ontoggle="ElemCh('reg_50000020');"><summary>0x50000020<b style="margin: 20px;">R32_UEP4_DMA</b>//   endpoint 4 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000024"><details ontoggle="ElemCh('reg_50000024');"><summary>0x50000024<b style="margin: 20px;">R32_UEP5_DMA</b>//   endpoint 5 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000028"><details ontoggle="ElemCh('reg_50000028');"><summary>0x50000028<b style="margin: 20px;">R32_UEP6_DMA</b>//   endpoint 6 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_5000002C"><details ontoggle="ElemCh('reg_5000002C');"><summary>0x5000002C<b style="margin: 20px;">R32_UEP7_DMA</b>//   endpoint 7 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000030"><details ontoggle="ElemCh('reg_50000030');"><summary>0x50000030<b style="margin: 20px;">R8_UEP0_T_LEN</b>//   endpoint 0 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000032"><details ontoggle="ElemCh('reg_50000032');"><summary>0x50000032<b style="margin: 20px;">R8_UEP0_T_CTRL</b>//   endpoint 0 control</summary>
<ul>
<li class="content" name="fld_50000032.0" onclick="ElemClick('fld_50000032.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_50000032.2" onclick="ElemClick('fld_50000032.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000032.3" onclick="ElemClick('fld_50000032.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000033"><details ontoggle="ElemCh('reg_50000033');"><summary>0x50000033<b style="margin: 20px;">R8_UEP0_R_CTRL</b>//   endpoint 0 control</summary>
<ul>
<li class="content" name="fld_50000033.0" onclick="ElemClick('fld_50000033.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_50000033.2" onclick="ElemClick('fld_50000033.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000033.3" onclick="ElemClick('fld_50000033.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000034"><details ontoggle="ElemCh('reg_50000034');"><summary>0x50000034<b style="margin: 20px;">R8_UEP1_T_LEN</b>//   endpoint 1 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000036"><details ontoggle="ElemCh('reg_50000036');"><summary>0x50000036<b style="margin: 20px;">R8_UEP1_T_CTRL___USBHD_UH_SETUP</b>//   endpoint 1 control</summary>
<ul>
<li class="content" name="fld_50000036.0" onclick="ElemClick('fld_50000036.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_50000036.2" onclick="ElemClick('fld_50000036.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG_</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000036.3" onclick="ElemClick('fld_50000036.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
<li class="content" name="fld_50000036.6" onclick="ElemClick('fld_50000036.6');">
[6]<b style="margin: 20px;">RB_UH_SOF_EN</b> (def=0x0)    //    USB host automatic SOF enable
</li>
<li class="content" name="fld_50000036.7" onclick="ElemClick('fld_50000036.7');">
[7]<b style="margin: 20px;">RB_UH_PRE_PID_EN</b> (def=0x0)    //    USB host PRE PID enable for low speed device via hub
</li>
</ul>
</details></li>
<li class="content" name="reg_50000037"><details ontoggle="ElemCh('reg_50000037');"><summary>0x50000037<b style="margin: 20px;">R8_UEP1_R_CTRL</b>//   endpoint 1 control</summary>
<ul>
<li class="content" name="fld_50000037.0" onclick="ElemClick('fld_50000037.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_50000037.2" onclick="ElemClick('fld_50000037.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000037.3" onclick="ElemClick('fld_50000037.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000038"><details ontoggle="ElemCh('reg_50000038');"><summary>0x50000038<b style="margin: 20px;">R8_UEP2_T_LEN__USBHD_UH_EP_PID</b>//   endpoint 2 transmittal length</summary>
<ul>
<li class="content" name="fld_50000038.0" onclick="ElemClick('fld_50000038.0');">
[0:3]<b style="margin: 20px;">RB_UH_ENDP_MASK</b> (def=0x0)    //    bit mask of endpoint number for USB host transfer
</li>
<li class="content" name="fld_50000038.4" onclick="ElemClick('fld_50000038.4');">
[4:7]<b style="margin: 20px;">RB_UH_TOKEN_MASK</b> (def=0x0)    //    bit mask of token PID for USB host transfer
</li>
</ul>
</details></li>
<li class="content" name="reg_5000003A"><details ontoggle="ElemCh('reg_5000003A');"><summary>0x5000003A<b style="margin: 20px;">R8_UEP2_T_CTRL</b>//   endpoint 2 control</summary>
<ul>
<li class="content" name="fld_5000003A.0" onclick="ElemClick('fld_5000003A.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_5000003A.2" onclick="ElemClick('fld_5000003A.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG_</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000003A.3" onclick="ElemClick('fld_5000003A.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_5000003B"><details ontoggle="ElemCh('reg_5000003B');"><summary>0x5000003B<b style="margin: 20px;">R8_UEP2_R_CTRL__USBHD_UH_RX_CTRL</b>//   endpoint 2 control</summary>
<ul>
<li class="content" name="fld_5000003B.0" onclick="ElemClick('fld_5000003B.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES___RB_UH_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_5000003B.2" onclick="ElemClick('fld_5000003B.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG___RB_UH_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000003B.3" onclick="ElemClick('fld_5000003B.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG___RB_UH_R_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_5000003C"><details ontoggle="ElemCh('reg_5000003C');"><summary>0x5000003C<b style="margin: 20px;">R8_UEP3_T_LEN__USBHD_UH_TX_LEN</b>//   endpoint 3 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_5000003E"><details ontoggle="ElemCh('reg_5000003E');"><summary>0x5000003E<b style="margin: 20px;">R8_UEP3_T_CTRL__USBHD_UH_TX_CTRL</b>//   endpoint 3 control</summary>
<ul>
<li class="content" name="fld_5000003E.0" onclick="ElemClick('fld_5000003E.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES___RB_UH_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_5000003E.2" onclick="ElemClick('fld_5000003E.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG___RB_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000003E.3" onclick="ElemClick('fld_5000003E.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG__RB_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_5000003F"><details ontoggle="ElemCh('reg_5000003F');"><summary>0x5000003F<b style="margin: 20px;">R8_UEP3_R_CTRL_</b>//   endpoint 3 control</summary>
<ul>
<li class="content" name="fld_5000003F.0" onclick="ElemClick('fld_5000003F.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_5000003F.2" onclick="ElemClick('fld_5000003F.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000003F.3" onclick="ElemClick('fld_5000003F.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000040"><details ontoggle="ElemCh('reg_50000040');"><summary>0x50000040<b style="margin: 20px;">R8_UEP4_T_LEN</b>//   endpoint 4 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000042"><details ontoggle="ElemCh('reg_50000042');"><summary>0x50000042<b style="margin: 20px;">R8_UEP4_T_CTRL</b>//   endpoint 4 control</summary>
<ul>
<li class="content" name="fld_50000042.0" onclick="ElemClick('fld_50000042.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_50000042.2" onclick="ElemClick('fld_50000042.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG___RB_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000042.3" onclick="ElemClick('fld_50000042.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG__RB_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000043"><details ontoggle="ElemCh('reg_50000043');"><summary>0x50000043<b style="margin: 20px;">R8_UEP4_R_CTRL_</b>//   endpoint 4 control</summary>
<ul>
<li class="content" name="fld_50000043.0" onclick="ElemClick('fld_50000043.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_50000043.2" onclick="ElemClick('fld_50000043.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000043.3" onclick="ElemClick('fld_50000043.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000044"><details ontoggle="ElemCh('reg_50000044');"><summary>0x50000044<b style="margin: 20px;">R8_UEP5_T_LEN</b>//   endpoint 5 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_50000046"><details ontoggle="ElemCh('reg_50000046');"><summary>0x50000046<b style="margin: 20px;">R8_UEP5_T_CTRL</b>//   endpoint 5 control</summary>
<ul>
<li class="content" name="fld_50000046.0" onclick="ElemClick('fld_50000046.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_50000046.2" onclick="ElemClick('fld_50000046.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG___RB_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000046.3" onclick="ElemClick('fld_50000046.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG__RB_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000047"><details ontoggle="ElemCh('reg_50000047');"><summary>0x50000047<b style="margin: 20px;">R8_UEP5_R_CTRL_</b>//   endpoint 5 control</summary>
<ul>
<li class="content" name="fld_50000047.0" onclick="ElemClick('fld_50000047.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_50000047.2" onclick="ElemClick('fld_50000047.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_50000047.3" onclick="ElemClick('fld_50000047.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000048"><details ontoggle="ElemCh('reg_50000048');"><summary>0x50000048<b style="margin: 20px;">R8_UEP6_T_LEN</b>//   endpoint 6 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_5000004A"><details ontoggle="ElemCh('reg_5000004A');"><summary>0x5000004A<b style="margin: 20px;">R8_UEP6_T_CTRL</b>//   endpoint 6 control</summary>
<ul>
<li class="content" name="fld_5000004A.0" onclick="ElemClick('fld_5000004A.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_5000004A.2" onclick="ElemClick('fld_5000004A.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG___RB_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000004A.3" onclick="ElemClick('fld_5000004A.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG__RB_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_5000004B"><details ontoggle="ElemCh('reg_5000004B');"><summary>0x5000004B<b style="margin: 20px;">R8_UEP6_R_CTRL_</b>//   endpoint 6 control</summary>
<ul>
<li class="content" name="fld_5000004B.0" onclick="ElemClick('fld_5000004B.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_5000004B.2" onclick="ElemClick('fld_5000004B.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000004B.3" onclick="ElemClick('fld_5000004B.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_5000004C"><details ontoggle="ElemCh('reg_5000004C');"><summary>0x5000004C<b style="margin: 20px;">R8_UEP7_T_LEN</b>//   endpoint 7 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_5000004E"><details ontoggle="ElemCh('reg_5000004E');"><summary>0x5000004E<b style="margin: 20px;">R8_UEP7_T_CTRL</b>//   endpoint 7 control</summary>
<ul>
<li class="content" name="fld_5000004E.0" onclick="ElemClick('fld_5000004E.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content" name="fld_5000004E.2" onclick="ElemClick('fld_5000004E.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG___RB_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000004E.3" onclick="ElemClick('fld_5000004E.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG__RB_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_5000004F"><details ontoggle="ElemCh('reg_5000004F');"><summary>0x5000004F<b style="margin: 20px;">R8_UEP7_R_CTRL_</b>//   endpoint 7 control</summary>
<ul>
<li class="content" name="fld_5000004F.0" onclick="ElemClick('fld_5000004F.0');">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content" name="fld_5000004F.2" onclick="ElemClick('fld_5000004F.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content" name="fld_5000004F.3" onclick="ElemClick('fld_5000004F.3');">
[3]<b style="margin: 20px;">RB_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content" name="reg_50000054"><details ontoggle="ElemCh('reg_50000054');"><summary>0x50000054<b style="margin: 20px;">USB_OTG_CR</b>//   usb otg control</summary>
<ul>
<li class="content" name="fld_50000054.0" onclick="ElemClick('fld_50000054.0');">
[0]<b style="margin: 20px;">USB_OTG_CR_DISCHARGEVBUS</b> (def=0x0)    //    usb otg control
</li>
<li class="content" name="fld_50000054.1" onclick="ElemClick('fld_50000054.1');">
[1]<b style="margin: 20px;">USB_OTG_CR_CHARGEVBUS</b> (def=0x0)    //    usb otg control
</li>
<li class="content" name="fld_50000054.2" onclick="ElemClick('fld_50000054.2');">
[2]<b style="margin: 20px;">USB_OTG_CR_IDPU</b> (def=0x0)    //    usb otg control
</li>
<li class="content" name="fld_50000054.3" onclick="ElemClick('fld_50000054.3');">
[3]<b style="margin: 20px;">USB_OTG_CR_OTG_EN</b> (def=0x0)    //    usb otg control
</li>
<li class="content" name="fld_50000054.4" onclick="ElemClick('fld_50000054.4');">
[4]<b style="margin: 20px;">USB_OTG_CR_VBUS</b> (def=0x0)    //    usb otg control
</li>
<li class="content" name="fld_50000054.5" onclick="ElemClick('fld_50000054.5');">
[5]<b style="margin: 20px;">USB_OTG_CR_SESS</b> (def=0x0)    //    usb otg control
</li>
</ul>
</details></li>
<li class="content" name="reg_50000058"><details ontoggle="ElemCh('reg_50000058');"><summary>0x50000058<b style="margin: 20px;">USB_OTG_SR</b>//   usb otg status</summary>
<ul>
<li class="content" name="fld_50000058.0" onclick="ElemClick('fld_50000058.0');">
[0]<b style="margin: 20px;">USB_OTG_SR_VBUS_VLD</b> (def=0x0)    //    usb otg status
</li>
<li class="content" name="fld_50000058.1" onclick="ElemClick('fld_50000058.1');">
[1]<b style="margin: 20px;">USB_OTG_SR_SESS_VLD</b> (def=0x0)    //    usb otg status
</li>
<li class="content" name="fld_50000058.2" onclick="ElemClick('fld_50000058.2');">
[2]<b style="margin: 20px;">USB_OTG_SR_SESS_END</b> (def=0x0)    //    usb otg status
</li>
<li class="content" name="fld_50000058.3" onclick="ElemClick('fld_50000058.3');">
[3]<b style="margin: 20px;">USB_OTG_SR_ID_DIG</b> (def=0x0)    //    usb otg status
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_50000000.68" onclick="ElemClick('isr_50000000.68');">[68]  <b>USBFSWakeup</b>    //    USBFSWakeUP</li>
<li class="content" name="isr_50000000.67" onclick="ElemClick('isr_50000000.67');">[67]  <b>USBFS</b>    //    USBFS global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40030000"><details ontoggle="ElemCh('per_40030000');"><summary>0x40030000<b style="margin: 20px;">USBHS</b>// USB register</summary>
<ul>
<li class="content" name="reg_40030000"><details ontoggle="ElemCh('reg_40030000');"><summary>0x40030000<b style="margin: 20px;">R8_USB_CTRL</b>//   USB base control register</summary>
<ul>
<li class="content" name="fld_40030000.0" onclick="ElemClick('fld_40030000.0');">
[0]<b style="margin: 20px;">RB_UD_RST_LINK</b> (def=0x1)    //    LINK layer reset,highly effective
</li>
<li class="content" name="fld_40030000.1" onclick="ElemClick('fld_40030000.1');">
[1]<b style="margin: 20px;">RB_UD_RST_SIE</b> (def=0x1)    //    USB protocol processor reset
</li>
<li class="content" name="fld_40030000.2" onclick="ElemClick('fld_40030000.2');">
[2]<b style="margin: 20px;">RB_UD_CLR_ALL</b> (def=0x1)    //    clear all interrupt flags
</li>
<li class="content" name="fld_40030000.3" onclick="ElemClick('fld_40030000.3');">
[3]<b style="margin: 20px;">RB_UD_PHY_SUSPENDM</b> (def=0x0)    //    USB PHY suspend
</li>
<li class="content" name="fld_40030000.4" onclick="ElemClick('fld_40030000.4');">
[4]<b style="margin: 20px;">RB_UD_DMA_EN</b> (def=0x0)    //    DMA transfer enabled
</li>
<li class="content" name="fld_40030000.5" onclick="ElemClick('fld_40030000.5');">
[5]<b style="margin: 20px;">RB_UD_DEV_EN</b> (def=0x0)    //    USB device enabled
</li>
<li class="content" name="fld_40030000.7" onclick="ElemClick('fld_40030000.7');">
[7]<b style="margin: 20px;">RB_UD_LPM_EN</b> (def=0x0)    //    LPM enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030001"><details ontoggle="ElemCh('reg_40030001');"><summary>0x40030001<b style="margin: 20px;">R8_USB_BASE_MODE</b>//   USB mode control register</summary>
<ul>
<li class="content" name="fld_40030001.0" onclick="ElemClick('fld_40030001.0');">
[0:1]<b style="margin: 20px;">RB_UD_SPEED_TYPE</b> (def=0x0)    //    The desired speed mode of the device
</li>
</ul>
</details></li>
<li class="content" name="reg_40030002"><details ontoggle="ElemCh('reg_40030002');"><summary>0x40030002<b style="margin: 20px;">R8_USB_INT_EN</b>//   USB interrupt enable register</summary>
<ul>
<li class="content" name="fld_40030002.0" onclick="ElemClick('fld_40030002.0');">
[0]<b style="margin: 20px;">RB_UDIE_BUS_RST</b> (def=0x0)    //    USB bus reset interrupt enabled
</li>
<li class="content" name="fld_40030002.1" onclick="ElemClick('fld_40030002.1');">
[1]<b style="margin: 20px;">RB_UDIE_SUSPEND</b> (def=0x0)    //    USB bus pause interrupt enabled
</li>
<li class="content" name="fld_40030002.2" onclick="ElemClick('fld_40030002.2');">
[2]<b style="margin: 20px;">RB_UDIE_BUS_SLEEP</b> (def=0x0)    //    USB bus sleep interrupt enabled
</li>
<li class="content" name="fld_40030002.3" onclick="ElemClick('fld_40030002.3');">
[3]<b style="margin: 20px;">RB_UDIE_LPM_ACT</b> (def=0x0)    //    LMP transfer end interrupt enabled
</li>
<li class="content" name="fld_40030002.4" onclick="ElemClick('fld_40030002.4');">
[4]<b style="margin: 20px;">RB_UDIE_TRANSFER</b> (def=0x0)    //    USB transfer end interrupt enabled
</li>
<li class="content" name="fld_40030002.5" onclick="ElemClick('fld_40030002.5');">
[5]<b style="margin: 20px;">RB_UDIE_SOF_ACT</b> (def=0x0)    //    Receive SOF packet interrupt enable
</li>
<li class="content" name="fld_40030002.6" onclick="ElemClick('fld_40030002.6');">
[6]<b style="margin: 20px;">RB_UDIE_LINK_RDY</b> (def=0x0)    //    USB connection interrupt enable
</li>
<li class="content" name="fld_40030002.7" onclick="ElemClick('fld_40030002.7');">
[7]<b style="margin: 20px;">RB_UDIE_FIFO_OVER</b> (def=0x0)    //    USB Overflow interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030003"><details ontoggle="ElemCh('reg_40030003');"><summary>0x40030003<b style="margin: 20px;">R8_USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content" name="fld_40030003.0" onclick="ElemClick('fld_40030003.0');">
[0:6]<b style="margin: 20px;">RB_MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
</ul>
</details></li>
<li class="content" name="reg_40030004"><details ontoggle="ElemCh('reg_40030004');"><summary>0x40030004<b style="margin: 20px;">R8_USB_WAKE_CTRL</b>//   USB remote wake up register</summary>
<ul>
<li class="content" name="fld_40030004.0" onclick="ElemClick('fld_40030004.0');">
[0]<b style="margin: 20px;">RB_UD_REMOTE_WKUP</b> (def=0x0)    //    remote wake up
</li>
</ul>
</details></li>
<li class="content" name="reg_40030005"><details ontoggle="ElemCh('reg_40030005');"><summary>0x40030005<b style="margin: 20px;">R8_USB_TEST_MODE</b>//   USB test mode register</summary>
<ul>
<li class="content" name="fld_40030005.0" onclick="ElemClick('fld_40030005.0');">
[0]<b style="margin: 20px;">RB_UD_TEST_J</b> (def=0x0)    //    test mode,output J
</li>
<li class="content" name="fld_40030005.1" onclick="ElemClick('fld_40030005.1');">
[1]<b style="margin: 20px;">RB_UD_TEST_K</b> (def=0x0)    //    test mode,output K
</li>
<li class="content" name="fld_40030005.2" onclick="ElemClick('fld_40030005.2');">
[2]<b style="margin: 20px;">RB_UD_TEST_PKT</b> (def=0x0)    //    test mode,output a packet
</li>
<li class="content" name="fld_40030005.3" onclick="ElemClick('fld_40030005.3');">
[3]<b style="margin: 20px;">RB_UD_TEST_SE0NAK</b> (def=0x0)    //    test mode,output SEO
</li>
<li class="content" name="fld_40030005.7" onclick="ElemClick('fld_40030005.7');">
[7]<b style="margin: 20px;">RB_UD_TEST_EN</b> (def=0x0)    //    test mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030006"><details ontoggle="ElemCh('reg_40030006');"><summary>0x40030006<b style="margin: 20px;">R16_USB_LPM_DATA</b>//   USB power management register</summary>
<ul>
<li class="content" name="fld_40030006.0" onclick="ElemClick('fld_40030006.0');">
[0:10]<b style="margin: 20px;">RB_UD_LPM_DATA</b> (def=0x0)    //    power management data
</li>
<li class="content" name="fld_40030006.15" onclick="ElemClick('fld_40030006.15');">
[15]<b style="margin: 20px;">RB_UD_LPM_BUSY</b> (def=0x1)    //    power management busy
</li>
</ul>
</details></li>
<li class="content" name="reg_40030008"><details ontoggle="ElemCh('reg_40030008');"><summary>0x40030008<b style="margin: 20px;">R8_USB_INT_FG</b>//   USB interrupt flag register</summary>
<ul>
<li class="content" name="fld_40030008.0" onclick="ElemClick('fld_40030008.0');">
[0]<b style="margin: 20px;">RB_UDIF_BUS_RST</b> (def=0x0)    //    USB bus reset interrupt flag
</li>
<li class="content" name="fld_40030008.1" onclick="ElemClick('fld_40030008.1');">
[1]<b style="margin: 20px;">RB_UDIF_SUSPEND</b> (def=0x0)    //    USB bus suspend interrupt flag
</li>
<li class="content" name="fld_40030008.2" onclick="ElemClick('fld_40030008.2');">
[2]<b style="margin: 20px;">RB_UDIF_BUS_SLEEP</b> (def=0x0)    //    USB bus sleep interrupt flag
</li>
<li class="content" name="fld_40030008.3" onclick="ElemClick('fld_40030008.3');">
[3]<b style="margin: 20px;">RB_UDIF_LPM_ACT</b> (def=0x0)    //    LPM transmission end interrupt flag
</li>
<li class="content" name="fld_40030008.4" onclick="ElemClick('fld_40030008.4');">
[4]<b style="margin: 20px;">RB_UDIF_RTX_ACT</b> (def=0x0)    //    USB transmission end interrupt flag
</li>
<li class="content" name="fld_40030008.5" onclick="ElemClick('fld_40030008.5');">
[5]<b style="margin: 20px;">RB_UDIF_RX_SOF</b> (def=0x0)    //    Receive SOF packet interrupt flag
</li>
<li class="content" name="fld_40030008.6" onclick="ElemClick('fld_40030008.6');">
[6]<b style="margin: 20px;">RB_UDIF_LINK_RDY</b> (def=0x0)    //    USB connection interrupt flag
</li>
<li class="content" name="fld_40030008.7" onclick="ElemClick('fld_40030008.7');">
[7]<b style="margin: 20px;">RB_UDIF_FIFO_OV</b> (def=0x0)    //    USB Overflow interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40030009"><details ontoggle="ElemCh('reg_40030009');"><summary>0x40030009<b style="margin: 20px;">R8_USB_INT_ST</b>//   USB interrupt status</summary>
<ul>
<li class="content" name="fld_40030009.0" onclick="ElemClick('fld_40030009.0');">
[0:2]<b style="margin: 20px;">RB_UDIS_EP_ID_MASK</b> (def=0x0)    //    The endpoint number at which the data transfer occurs
</li>
<li class="content" name="fld_40030009.4" onclick="ElemClick('fld_40030009.4');">
[4]<b style="margin: 20px;">RB_UDIS_EP_DIR</b> (def=0x0)    //    Endpoint data transmission direction
</li>
</ul>
</details></li>
<li class="content" name="reg_4003000A"><details ontoggle="ElemCh('reg_4003000A');"><summary>0x4003000A<b style="margin: 20px;">R8_USB_MIS_ST</b>//   USB miscellaneous status</summary>
<ul>
<li class="content" name="fld_4003000A.0" onclick="ElemClick('fld_4003000A.0');">
[0]<b style="margin: 20px;">RB_UDMS_READY</b> (def=0x0)    //    USB connection status
</li>
<li class="content" name="fld_4003000A.1" onclick="ElemClick('fld_4003000A.1');">
[1]<b style="margin: 20px;">RB_UDMS_SUSPEND</b> (def=0x0)    //    USB suspend status
</li>
<li class="content" name="fld_4003000A.2" onclick="ElemClick('fld_4003000A.2');">
[2]<b style="margin: 20px;">RB_UDMS_SLEEP</b> (def=0x0)    //    USB sleep status
</li>
<li class="content" name="fld_4003000A.3" onclick="ElemClick('fld_4003000A.3');">
[3]<b style="margin: 20px;">RB_UDMS_SIE_FREE</b> (def=0x0)    //    USB free status
</li>
<li class="content" name="fld_4003000A.4" onclick="ElemClick('fld_4003000A.4');">
[4]<b style="margin: 20px;">RB_UDMS_SUSP_REQ</b> (def=0x0)    //    USB suspends the request
</li>
<li class="content" name="fld_4003000A.7" onclick="ElemClick('fld_4003000A.7');">
[7]<b style="margin: 20px;">RB_UDMS_HS_MOD</b> (def=0x0)    //    whether the host is high-speed
</li>
</ul>
</details></li>
<li class="content" name="reg_4003000C"><details ontoggle="ElemCh('reg_4003000C');"><summary>0x4003000C<b style="margin: 20px;">R16_USB_FRAM_NO</b>//   USB frame number</summary>
<ul>
<li class="content" name="fld_4003000C.13" onclick="ElemClick('fld_4003000C.13');">
[13:15]<b style="margin: 20px;">RB_UD_MFRAME_NO</b> (def=0x0)    //    Received micro frame number
</li>
<li class="content" name="fld_4003000C.0" onclick="ElemClick('fld_4003000C.0');">
[0:10]<b style="margin: 20px;">RB_UD_FRAME_NO</b> (def=0x0)    //    Received frame number
</li>
</ul>
</details></li>
<li class="content" name="reg_4003000E"><details ontoggle="ElemCh('reg_4003000E');"><summary>0x4003000E<b style="margin: 20px;">R16_USB_BUS</b>//   USB bus</summary>
<ul>
<li class="content" name="fld_4003000E.3" onclick="ElemClick('fld_4003000E.3');">
[3]<b style="margin: 20px;">RB_USB_DM_ST</b> (def=0x0)    //    UDM status
</li>
<li class="content" name="fld_4003000E.2" onclick="ElemClick('fld_4003000E.2');">
[2]<b style="margin: 20px;">RB_USB_DP_ST</b> (def=0x0)    //    UDP status
</li>
<li class="content" name="fld_4003000E.0" onclick="ElemClick('fld_4003000E.0');">
[0]<b style="margin: 20px;">RB_USB_WAKEUP</b> (def=0x0)    //    USB wakeup
</li>
</ul>
</details></li>
<li class="content" name="reg_40030010"><details ontoggle="ElemCh('reg_40030010');"><summary>0x40030010<b style="margin: 20px;">UEP_TX_EN</b>//   USB endpoint sends the enable register</summary>
<ul>
<li class="content" name="fld_40030010.0" onclick="ElemClick('fld_40030010.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_EN</b> (def=0x0)    //    Endpoint 0 to 15 sends enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030012"><details ontoggle="ElemCh('reg_40030012');"><summary>0x40030012<b style="margin: 20px;">UEP_RX_EN</b>//   USB endpoint receive the enable registers</summary>
<ul>
<li class="content" name="fld_40030012.0" onclick="ElemClick('fld_40030012.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_EN</b> (def=0x0)    //    Endpoint 0 to 15 receive enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030014"><details ontoggle="ElemCh('reg_40030014');"><summary>0x40030014<b style="margin: 20px;">R16_UEP_T_TOG_AUTO</b>//   USB endpoint sends the auto-filp enable register</summary>
<ul>
<li class="content" name="fld_40030014.0" onclick="ElemClick('fld_40030014.0');">
[0:7]<b style="margin: 20px;">RB_UEP_T_TOG_AUTO</b> (def=0x0)    //    0 to 7 endpoint synchronization triggers bit auto-filp enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030016"><details ontoggle="ElemCh('reg_40030016');"><summary>0x40030016<b style="margin: 20px;">R16_UEP_R_TOG_AUTO</b>//   USB endpoint receive the auto-filp enable register</summary>
<ul>
<li class="content" name="fld_40030016.0" onclick="ElemClick('fld_40030016.0');">
[0:7]<b style="margin: 20px;">RB_UEP_R_TOG_AUTO</b> (def=0x0)    //    0 to 7 endpoint synchronization triggers bit auto-filp enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030018"><details ontoggle="ElemCh('reg_40030018');"><summary>0x40030018<b style="margin: 20px;">R8_UEP_T_BURST</b>//   USB endpoint sends a burst register</summary>
<ul>
<li class="content" name="fld_40030018.0" onclick="ElemClick('fld_40030018.0');">
[0:7]<b style="margin: 20px;">RB_UEP_T_BURST_EN</b> (def=0x0)    //    0 to 7 endpoint send burst enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030019"><details ontoggle="ElemCh('reg_40030019');"><summary>0x40030019<b style="margin: 20px;">R16_UEP_T_BURST_MODE</b>//   USB endpoint send the mode register</summary>
<ul>
<li class="content" name="fld_40030019.0" onclick="ElemClick('fld_40030019.0');">
[0:7]<b style="margin: 20px;">RB_UEP_T_BURST_MODE</b> (def=0x0)    //    0 to 7 endpoint send the mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4003001A"><details ontoggle="ElemCh('reg_4003001A');"><summary>0x4003001A<b style="margin: 20px;">R8_UEP_R_BURST</b>//   USB endpoint receives the burst register</summary>
<ul>
<li class="content" name="fld_4003001A.0" onclick="ElemClick('fld_4003001A.0');">
[0:7]<b style="margin: 20px;">RB_UEP_R_BURST_EN</b> (def=0x0)    //    0 to 7 endpoint receive burst enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4003001B"><details ontoggle="ElemCh('reg_4003001B');"><summary>0x4003001B<b style="margin: 20px;">R8_UEP_R_RES_MODE</b>//   USB endpoint reply mode register</summary>
<ul>
<li class="content" name="fld_4003001B.0" onclick="ElemClick('fld_4003001B.0');">
[0:7]<b style="margin: 20px;">RB_UEP_R_RES_MODE</b> (def=0x0)    //    0 to 7 endpoint reply mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4003001C"><details ontoggle="ElemCh('reg_4003001C');"><summary>0x4003001C<b style="margin: 20px;">R32_UEP_AF_MODE</b>//   USB endpoint muitiplexing register</summary>
<ul>
<li class="content" name="fld_4003001C.1" onclick="ElemClick('fld_4003001C.1');">
[1:7]<b style="margin: 20px;">RB_UEP_T_AF</b> (def=0x0)    //    1 to 7 endpoint muitiplexing enables
</li>
</ul>
</details></li>
<li class="content" name="reg_40030020"><details ontoggle="ElemCh('reg_40030020');"><summary>0x40030020<b style="margin: 20px;">R32_UEP0_DMA</b>//   The start address register of the endpoint 0 buffer</summary>
<ul>
<li class="content" name="fld_40030020.0" onclick="ElemClick('fld_40030020.0');">
[0:23]<b style="margin: 20px;">UEP0_DMA</b> (def=0x0)    //    The start address of the endpoint 0 buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030024"><details ontoggle="ElemCh('reg_40030024');"><summary>0x40030024<b style="margin: 20px;">R32_UEP1_RX_DMA</b>//   endpoint 1 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030024.0" onclick="ElemClick('fld_40030024.0');">
[0:23]<b style="margin: 20px;">UEP1_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030028"><details ontoggle="ElemCh('reg_40030028');"><summary>0x40030028<b style="margin: 20px;">R32_UEP2_RX_DMA</b>//   endpoint 2 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030028.0" onclick="ElemClick('fld_40030028.0');">
[0:23]<b style="margin: 20px;">UEP2_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4003002C"><details ontoggle="ElemCh('reg_4003002C');"><summary>0x4003002C<b style="margin: 20px;">R32_UEP3_RX_DMA</b>//   endpoint 3 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_4003002C.0" onclick="ElemClick('fld_4003002C.0');">
[0:23]<b style="margin: 20px;">UEP3_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030030"><details ontoggle="ElemCh('reg_40030030');"><summary>0x40030030<b style="margin: 20px;">R32_UEP4_RX_DMA</b>//   endpoint 4 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030030.0" onclick="ElemClick('fld_40030030.0');">
[0:23]<b style="margin: 20px;">UEP4_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030034"><details ontoggle="ElemCh('reg_40030034');"><summary>0x40030034<b style="margin: 20px;">R32_UEP5_RX_DMA</b>//   endpoint 5 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030034.0" onclick="ElemClick('fld_40030034.0');">
[0:23]<b style="margin: 20px;">UEP5_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030038"><details ontoggle="ElemCh('reg_40030038');"><summary>0x40030038<b style="margin: 20px;">R32_UEP6_RX_DMA</b>//   endpoint 6 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030038.0" onclick="ElemClick('fld_40030038.0');">
[0:23]<b style="margin: 20px;">UEP6_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4003003C"><details ontoggle="ElemCh('reg_4003003C');"><summary>0x4003003C<b style="margin: 20px;">R32_UEP7_RX_DMA</b>//   endpoint 7 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_4003003C.0" onclick="ElemClick('fld_4003003C.0');">
[0:23]<b style="margin: 20px;">UEP7_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030040"><details ontoggle="ElemCh('reg_40030040');"><summary>0x40030040<b style="margin: 20px;">R32_UEP1_TX_DMA</b>//   endpoint 1 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030040.0" onclick="ElemClick('fld_40030040.0');">
[0:23]<b style="margin: 20px;">UEP1_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030044"><details ontoggle="ElemCh('reg_40030044');"><summary>0x40030044<b style="margin: 20px;">R32_UEP2_TX_DMA</b>//   endpoint 2 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030044.0" onclick="ElemClick('fld_40030044.0');">
[0:23]<b style="margin: 20px;">UEP2_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030048"><details ontoggle="ElemCh('reg_40030048');"><summary>0x40030048<b style="margin: 20px;">R32_UEP3_TX_DMA</b>//   endpoint 3 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030048.0" onclick="ElemClick('fld_40030048.0');">
[0:23]<b style="margin: 20px;">UEP3_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4003004C"><details ontoggle="ElemCh('reg_4003004C');"><summary>0x4003004C<b style="margin: 20px;">R32_UEP4_TX_DMA</b>//   endpoint 4 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_4003004C.0" onclick="ElemClick('fld_4003004C.0');">
[0:23]<b style="margin: 20px;">UEP4_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030050"><details ontoggle="ElemCh('reg_40030050');"><summary>0x40030050<b style="margin: 20px;">R32_UEP5_TX_DMA</b>//   endpoint 5 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030050.0" onclick="ElemClick('fld_40030050.0');">
[0:23]<b style="margin: 20px;">UEP5_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030054"><details ontoggle="ElemCh('reg_40030054');"><summary>0x40030054<b style="margin: 20px;">R32_UEP6_TX_DMA</b>//   endpoint 6 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030054.0" onclick="ElemClick('fld_40030054.0');">
[0:23]<b style="margin: 20px;">UEP6_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40030058"><details ontoggle="ElemCh('reg_40030058');"><summary>0x40030058<b style="margin: 20px;">R32_UEP7_TX_DMA</b>//   endpoint 7 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40030058.0" onclick="ElemClick('fld_40030058.0');">
[0:23]<b style="margin: 20px;">UEP7_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4003005C"><details ontoggle="ElemCh('reg_4003005C');"><summary>0x4003005C<b style="margin: 20px;">R32_UEP0_MAX_LEN</b>//   endpoint 0 max length packet register</summary>
<ul>
<li class="content" name="fld_4003005C.0" onclick="ElemClick('fld_4003005C.0');">
[0:10]<b style="margin: 20px;">UEP0_MAX_LEN</b> (def=0x0)    //    endpoint 0 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030060"><details ontoggle="ElemCh('reg_40030060');"><summary>0x40030060<b style="margin: 20px;">R32_UEP1_MAX_LEN</b>//   endpoint 1 max length packet register</summary>
<ul>
<li class="content" name="fld_40030060.0" onclick="ElemClick('fld_40030060.0');">
[0:6]<b style="margin: 20px;">UEP1_MAX_LEN</b> (def=0x0)    //    endpoint 1 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030064"><details ontoggle="ElemCh('reg_40030064');"><summary>0x40030064<b style="margin: 20px;">R32_UEP2_MAX_LEN</b>//   endpoint 2 max length packet register</summary>
<ul>
<li class="content" name="fld_40030064.0" onclick="ElemClick('fld_40030064.0');">
[0:6]<b style="margin: 20px;">UEP2_MAX_LEN</b> (def=0x0)    //    endpoint 2 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030068"><details ontoggle="ElemCh('reg_40030068');"><summary>0x40030068<b style="margin: 20px;">R32_UEP3_MAX_LEN</b>//   endpoint 3 max length packet register</summary>
<ul>
<li class="content" name="fld_40030068.0" onclick="ElemClick('fld_40030068.0');">
[0:6]<b style="margin: 20px;">UEP3_MAX_LEN</b> (def=0x0)    //    endpoint 3 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_4003006C"><details ontoggle="ElemCh('reg_4003006C');"><summary>0x4003006C<b style="margin: 20px;">R32_UEP4_MAX_LEN</b>//   endpoint 4 max length packet register</summary>
<ul>
<li class="content" name="fld_4003006C.0" onclick="ElemClick('fld_4003006C.0');">
[0:6]<b style="margin: 20px;">UEP4_MAX_LEN</b> (def=0x0)    //    endpoint 4 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030070"><details ontoggle="ElemCh('reg_40030070');"><summary>0x40030070<b style="margin: 20px;">R32_UEP5_MAX_LEN</b>//   endpoint 5 max length packet register</summary>
<ul>
<li class="content" name="fld_40030070.0" onclick="ElemClick('fld_40030070.0');">
[0:6]<b style="margin: 20px;">UEP5_MAX_LEN</b> (def=0x0)    //    endpoint 5 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030074"><details ontoggle="ElemCh('reg_40030074');"><summary>0x40030074<b style="margin: 20px;">R32_UEP6_MAX_LEN</b>//   endpoint 6 max length packet register</summary>
<ul>
<li class="content" name="fld_40030074.0" onclick="ElemClick('fld_40030074.0');">
[0:6]<b style="margin: 20px;">UEP6_MAX_LEN</b> (def=0x0)    //    endpoint 6 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030078"><details ontoggle="ElemCh('reg_40030078');"><summary>0x40030078<b style="margin: 20px;">R32_UEP7_MAX_LEN</b>//   endpoint 7 max length packet register</summary>
<ul>
<li class="content" name="fld_40030078.0" onclick="ElemClick('fld_40030078.0');">
[0:6]<b style="margin: 20px;">UEP7_MAX_LEN</b> (def=0x0)    //    endpoint 7 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_4003007C"><details ontoggle="ElemCh('reg_4003007C');"><summary>0x4003007C<b style="margin: 20px;">R16_UEP0_RX_LEN</b>//   endpoint 0 acceptable length</summary>
<ul>
<li class="content" name="fld_4003007C.0" onclick="ElemClick('fld_4003007C.0');">
[0:6]<b style="margin: 20px;">UEP0_RX_LEN</b> (def=0x0)    //    endpoint 0 acceptable data length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030080"><details ontoggle="ElemCh('reg_40030080');"><summary>0x40030080<b style="margin: 20px;">R16_UEP1_RX_LEN</b>//   endpoint 1 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40030080.0" onclick="ElemClick('fld_40030080.0');">
[0:15]<b style="margin: 20px;">UEP1_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 1 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40030084"><details ontoggle="ElemCh('reg_40030084');"><summary>0x40030084<b style="margin: 20px;">R16_UEP2_RX_LEN</b>//   endpoint 2 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40030084.0" onclick="ElemClick('fld_40030084.0');">
[0:15]<b style="margin: 20px;">UEP2_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 2 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40030088"><details ontoggle="ElemCh('reg_40030088');"><summary>0x40030088<b style="margin: 20px;">R16_UEP3_RX_LEN</b>//   endpoint 3 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40030088.0" onclick="ElemClick('fld_40030088.0');">
[0:15]<b style="margin: 20px;">UEP3_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 3 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_4003008C"><details ontoggle="ElemCh('reg_4003008C');"><summary>0x4003008C<b style="margin: 20px;">R16_UEP4_RX_LEN</b>//   endpoint 4 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_4003008C.0" onclick="ElemClick('fld_4003008C.0');">
[0:15]<b style="margin: 20px;">UEP4_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 4 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40030090"><details ontoggle="ElemCh('reg_40030090');"><summary>0x40030090<b style="margin: 20px;">R16_UEP5_RX_LEN</b>//   endpoint 5 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40030090.0" onclick="ElemClick('fld_40030090.0');">
[0:15]<b style="margin: 20px;">UEP5_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 5 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40030094"><details ontoggle="ElemCh('reg_40030094');"><summary>0x40030094<b style="margin: 20px;">UEP6_RX_LEN</b>//   endpoint 6 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40030094.0" onclick="ElemClick('fld_40030094.0');">
[0:15]<b style="margin: 20px;">UEP6_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 6 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40030098"><details ontoggle="ElemCh('reg_40030098');"><summary>0x40030098<b style="margin: 20px;">R16_UEP7_RX_LEN</b>//   endpoint 7 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40030098.0" onclick="ElemClick('fld_40030098.0');">
[0:15]<b style="margin: 20px;">UEP7_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 7 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40030082"><details ontoggle="ElemCh('reg_40030082');"><summary>0x40030082<b style="margin: 20px;">R16_UEP1_R_SIZE</b>//   the length register of the total received data at endpoint 1</summary>
<ul>
<li class="content" name="fld_40030082.0" onclick="ElemClick('fld_40030082.0');">
[0:15]<b style="margin: 20px;">UEP1_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40030086"><details ontoggle="ElemCh('reg_40030086');"><summary>0x40030086<b style="margin: 20px;">R16_UEP2_R_SIZE</b>//   the length register of the total received data at endpoint 2</summary>
<ul>
<li class="content" name="fld_40030086.0" onclick="ElemClick('fld_40030086.0');">
[0:15]<b style="margin: 20px;">UEP2_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 2
</li>
</ul>
</details></li>
<li class="content" name="reg_4003008A"><details ontoggle="ElemCh('reg_4003008A');"><summary>0x4003008A<b style="margin: 20px;">R16_UEP3_R_SIZE</b>//   the length register of the total received data at endpoint 3</summary>
<ul>
<li class="content" name="fld_4003008A.0" onclick="ElemClick('fld_4003008A.0');">
[0:15]<b style="margin: 20px;">UEP3_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 3
</li>
</ul>
</details></li>
<li class="content" name="reg_4003008E"><details ontoggle="ElemCh('reg_4003008E');"><summary>0x4003008E<b style="margin: 20px;">R16_UEP4_R_SIZE</b>//   the length register of the total received data at endpoint 4</summary>
<ul>
<li class="content" name="fld_4003008E.0" onclick="ElemClick('fld_4003008E.0');">
[0:15]<b style="margin: 20px;">UEP4_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 4
</li>
</ul>
</details></li>
<li class="content" name="reg_40030092"><details ontoggle="ElemCh('reg_40030092');"><summary>0x40030092<b style="margin: 20px;">R16_UEP5_R_SIZE</b>//   the length register of the total received data at endpoint 5</summary>
<ul>
<li class="content" name="fld_40030092.0" onclick="ElemClick('fld_40030092.0');">
[0:15]<b style="margin: 20px;">UEP5_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 5
</li>
</ul>
</details></li>
<li class="content" name="reg_40030096"><details ontoggle="ElemCh('reg_40030096');"><summary>0x40030096<b style="margin: 20px;">R16_UEP6_R_SIZE</b>//   the length register of the total received data at endpoint 6</summary>
<ul>
<li class="content" name="fld_40030096.0" onclick="ElemClick('fld_40030096.0');">
[0:15]<b style="margin: 20px;">UEP6_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 6
</li>
</ul>
</details></li>
<li class="content" name="reg_4003009A"><details ontoggle="ElemCh('reg_4003009A');"><summary>0x4003009A<b style="margin: 20px;">R16_UEP7_R_SIZE</b>//   the length register of the total received data at endpoint 7</summary>
<ul>
<li class="content" name="fld_4003009A.0" onclick="ElemClick('fld_4003009A.0');">
[0:15]<b style="margin: 20px;">UEP7_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 7
</li>
</ul>
</details></li>
<li class="content" name="reg_4003009C"><details ontoggle="ElemCh('reg_4003009C');"><summary>0x4003009C<b style="margin: 20px;">R16_UEP0_T_LEN</b>//   endpoint 0 send the length</summary>
<ul>
<li class="content" name="fld_4003009C.0" onclick="ElemClick('fld_4003009C.0');">
[0:6]<b style="margin: 20px;">UEP0_T_LEN</b> (def=0x0)    //    endpoint 0 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_4003009E"><details ontoggle="ElemCh('reg_4003009E');"><summary>0x4003009E<b style="margin: 20px;">R8_UEP0_TX_CTRL</b>//   endpoint 0 send control register</summary>
<ul>
<li class="content" name="fld_4003009E.0" onclick="ElemClick('fld_4003009E.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 0 control of the send response to IN transactions
</li>
<li class="content" name="fld_4003009E.2" onclick="ElemClick('fld_4003009E.2');">
[2]<b style="margin: 20px;">RB_UEP_T_TOG_MASK</b> (def=0x0)    //     endpoint 0 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_4003009E.6" onclick="ElemClick('fld_4003009E.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 0 sends the end flag
</li>
<li class="content" name="fld_4003009E.7" onclick="ElemClick('fld_4003009E.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 0 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4003009F"><details ontoggle="ElemCh('reg_4003009F');"><summary>0x4003009F<b style="margin: 20px;">R8_UEP0_RX_CTRL</b>//   endpoint 0 send control register</summary>
<ul>
<li class="content" name="fld_4003009F.0" onclick="ElemClick('fld_4003009F.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 0 has control over the received response
</li>
<li class="content" name="fld_4003009F.2" onclick="ElemClick('fld_4003009F.2');">
[2]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 0 expects a synchronous trigger bit
</li>
<li class="content" name="fld_4003009F.3" onclick="ElemClick('fld_4003009F.3');">
[3]<b style="margin: 20px;">RB_UEP_R_SETUP_IS</b> (def=0x0)    //    whether endpoint 0 receives a SETUP transaction
</li>
<li class="content" name="fld_4003009F.4" onclick="ElemClick('fld_4003009F.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_4003009F.5" onclick="ElemClick('fld_4003009F.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 0 for the received return NAK,packet type
</li>
<li class="content" name="fld_4003009F.6" onclick="ElemClick('fld_4003009F.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 0 receives the end of NAK flag
</li>
<li class="content" name="fld_4003009F.7" onclick="ElemClick('fld_4003009F.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 0 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300A0"><details ontoggle="ElemCh('reg_400300A0');"><summary>0x400300A0<b style="margin: 20px;">R16_UEP1_T_LEN</b>//   endpoint 1 send the length register</summary>
<ul>
<li class="content" name="fld_400300A0.0" onclick="ElemClick('fld_400300A0.0');">
[0:15]<b style="margin: 20px;">UEP1_T_LEN</b> (def=0x0)    //     endpoint 1 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_400300A2"><details ontoggle="ElemCh('reg_400300A2');"><summary>0x400300A2<b style="margin: 20px;">R8_UEP1_TX_CTRL</b>//   endpoint 1 send control register</summary>
<ul>
<li class="content" name="fld_400300A2.0" onclick="ElemClick('fld_400300A2.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 1 control of the send response to IN transactions
</li>
<li class="content" name="fld_400300A2.2" onclick="ElemClick('fld_400300A2.2');">
[2:3]<b style="margin: 20px;">RB_UEP_T_TOG_MASK</b> (def=0x0)    //     endpoint 1 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_400300A2.6" onclick="ElemClick('fld_400300A2.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 1 sends the end flag
</li>
<li class="content" name="fld_400300A2.7" onclick="ElemClick('fld_400300A2.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 1 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300A3"><details ontoggle="ElemCh('reg_400300A3');"><summary>0x400300A3<b style="margin: 20px;">R8_UEP1_RX_CTRL</b>//   endpoint 1 receive control</summary>
<ul>
<li class="content" name="fld_400300A3.0" onclick="ElemClick('fld_400300A3.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 1 has control over the received response
</li>
<li class="content" name="fld_400300A3.2" onclick="ElemClick('fld_400300A3.2');">
[2:3]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 1 expects a synchronous trigger bit
</li>
<li class="content" name="fld_400300A3.4" onclick="ElemClick('fld_400300A3.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_400300A3.5" onclick="ElemClick('fld_400300A3.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 1 for the received return NAK,packet type
</li>
<li class="content" name="fld_400300A3.6" onclick="ElemClick('fld_400300A3.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 1 receives the end of NAK flag
</li>
<li class="content" name="fld_400300A3.7" onclick="ElemClick('fld_400300A3.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 1 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300A4"><details ontoggle="ElemCh('reg_400300A4');"><summary>0x400300A4<b style="margin: 20px;">R16_UEP2_T_LEN</b>//   endpoint 2 send the length register</summary>
<ul>
<li class="content" name="fld_400300A4.0" onclick="ElemClick('fld_400300A4.0');">
[0:15]<b style="margin: 20px;">UEP2_T_LEN</b> (def=0x0)    //     endpoint 2 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_400300A6"><details ontoggle="ElemCh('reg_400300A6');"><summary>0x400300A6<b style="margin: 20px;">UEP2_TX_CTRL</b>//   endpoint 2 send control register</summary>
<ul>
<li class="content" name="fld_400300A6.0" onclick="ElemClick('fld_400300A6.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 2 control of the send response to IN transactions
</li>
<li class="content" name="fld_400300A6.2" onclick="ElemClick('fld_400300A6.2');">
[2:3]<b style="margin: 20px;">RB_UEP_T_TOG_MAS</b> (def=0x0)    //     endpoint 2 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_400300A6.6" onclick="ElemClick('fld_400300A6.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 2 sends the end flag
</li>
<li class="content" name="fld_400300A6.7" onclick="ElemClick('fld_400300A6.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 2 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300A7"><details ontoggle="ElemCh('reg_400300A7');"><summary>0x400300A7<b style="margin: 20px;">R8_UEP2_RX_CTRL</b>//   endpoint 2 receive control</summary>
<ul>
<li class="content" name="fld_400300A7.0" onclick="ElemClick('fld_400300A7.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 2 has control over the received response
</li>
<li class="content" name="fld_400300A7.2" onclick="ElemClick('fld_400300A7.2');">
[2:3]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 2 expects a synchronous trigger bit
</li>
<li class="content" name="fld_400300A7.4" onclick="ElemClick('fld_400300A7.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_400300A7.5" onclick="ElemClick('fld_400300A7.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 2 for the received return NAK,packet type
</li>
<li class="content" name="fld_400300A7.6" onclick="ElemClick('fld_400300A7.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 2 receives the end of NAK flag
</li>
<li class="content" name="fld_400300A7.7" onclick="ElemClick('fld_400300A7.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 2 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300A8"><details ontoggle="ElemCh('reg_400300A8');"><summary>0x400300A8<b style="margin: 20px;">R16_UEP3_T_LEN</b>//   endpoint 3 send the length register</summary>
<ul>
<li class="content" name="fld_400300A8.0" onclick="ElemClick('fld_400300A8.0');">
[0:15]<b style="margin: 20px;">UEP3_T_LEN</b> (def=0x0)    //     endpoint 3 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_400300AA"><details ontoggle="ElemCh('reg_400300AA');"><summary>0x400300AA<b style="margin: 20px;">R8_UEP3_TX_CTRL</b>//   endpoint 3 send control register</summary>
<ul>
<li class="content" name="fld_400300AA.0" onclick="ElemClick('fld_400300AA.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 3 control of the send response to IN transactions
</li>
<li class="content" name="fld_400300AA.2" onclick="ElemClick('fld_400300AA.2');">
[2:3]<b style="margin: 20px;">RB_UEP_T_TOG_MASK</b> (def=0x0)    //     endpoint 3 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_400300AA.6" onclick="ElemClick('fld_400300AA.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 3 sends the end flag
</li>
<li class="content" name="fld_400300AA.7" onclick="ElemClick('fld_400300AA.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 3 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300AB"><details ontoggle="ElemCh('reg_400300AB');"><summary>0x400300AB<b style="margin: 20px;">UEP3_RX_CTRL</b>//   endpoint 3 receive control</summary>
<ul>
<li class="content" name="fld_400300AB.0" onclick="ElemClick('fld_400300AB.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 3 has control over the received response
</li>
<li class="content" name="fld_400300AB.2" onclick="ElemClick('fld_400300AB.2');">
[2:3]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 3 expects a synchronous trigger bit
</li>
<li class="content" name="fld_400300AB.4" onclick="ElemClick('fld_400300AB.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_400300AB.5" onclick="ElemClick('fld_400300AB.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 3 for the received return NAK,packet type
</li>
<li class="content" name="fld_400300AB.6" onclick="ElemClick('fld_400300AB.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 3 receives the end of NAK flag
</li>
<li class="content" name="fld_400300AB.7" onclick="ElemClick('fld_400300AB.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 3 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300AC"><details ontoggle="ElemCh('reg_400300AC');"><summary>0x400300AC<b style="margin: 20px;">R16_UEP4_T_LEN</b>//   endpoint 4 send the length register</summary>
<ul>
<li class="content" name="fld_400300AC.0" onclick="ElemClick('fld_400300AC.0');">
[0:15]<b style="margin: 20px;">UEP4_T_LEN</b> (def=0x0)    //     endpoint 4 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_400300AE"><details ontoggle="ElemCh('reg_400300AE');"><summary>0x400300AE<b style="margin: 20px;">UEP4_TX_CTRL</b>//   endpoint 4 send control register</summary>
<ul>
<li class="content" name="fld_400300AE.0" onclick="ElemClick('fld_400300AE.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 4 control of the send response to IN transactions
</li>
<li class="content" name="fld_400300AE.2" onclick="ElemClick('fld_400300AE.2');">
[2:3]<b style="margin: 20px;">RB_UEP_T_TOG_MASK</b> (def=0x0)    //     endpoint 4 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_400300AE.6" onclick="ElemClick('fld_400300AE.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 4 sends the end flag
</li>
<li class="content" name="fld_400300AE.7" onclick="ElemClick('fld_400300AE.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 4 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300AF"><details ontoggle="ElemCh('reg_400300AF');"><summary>0x400300AF<b style="margin: 20px;">R8_UEP4_RX_CTRL</b>//   endpoint 4 receive control</summary>
<ul>
<li class="content" name="fld_400300AF.0" onclick="ElemClick('fld_400300AF.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 4 has control over the received response
</li>
<li class="content" name="fld_400300AF.2" onclick="ElemClick('fld_400300AF.2');">
[2:3]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 4 expects a synchronous trigger bit
</li>
<li class="content" name="fld_400300AF.4" onclick="ElemClick('fld_400300AF.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_400300AF.5" onclick="ElemClick('fld_400300AF.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 4 for the received return NAK,packet type
</li>
<li class="content" name="fld_400300AF.6" onclick="ElemClick('fld_400300AF.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 4 receives the end of NAK flag
</li>
<li class="content" name="fld_400300AF.7" onclick="ElemClick('fld_400300AF.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 4 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300B0"><details ontoggle="ElemCh('reg_400300B0');"><summary>0x400300B0<b style="margin: 20px;">R16_UEP5_T_LEN</b>//   endpoint 5 send the length register</summary>
<ul>
<li class="content" name="fld_400300B0.0" onclick="ElemClick('fld_400300B0.0');">
[0:15]<b style="margin: 20px;">UEP5_T_LEN</b> (def=0x0)    //     endpoint 5 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_400300B2"><details ontoggle="ElemCh('reg_400300B2');"><summary>0x400300B2<b style="margin: 20px;">R8_UEP5_TX_CTRL</b>//   endpoint 5 send control register</summary>
<ul>
<li class="content" name="fld_400300B2.0" onclick="ElemClick('fld_400300B2.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 5 control of the send response to IN transactions
</li>
<li class="content" name="fld_400300B2.2" onclick="ElemClick('fld_400300B2.2');">
[2:3]<b style="margin: 20px;">RB_UEP_T_TOG_MASK</b> (def=0x0)    //     endpoint 5 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_400300B2.6" onclick="ElemClick('fld_400300B2.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 5 sends the end flag
</li>
<li class="content" name="fld_400300B2.7" onclick="ElemClick('fld_400300B2.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 5 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300B3"><details ontoggle="ElemCh('reg_400300B3');"><summary>0x400300B3<b style="margin: 20px;">R8_UEP5_RX_CTRL</b>//   endpoint 5 receive control</summary>
<ul>
<li class="content" name="fld_400300B3.0" onclick="ElemClick('fld_400300B3.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 5 has control over the received response
</li>
<li class="content" name="fld_400300B3.2" onclick="ElemClick('fld_400300B3.2');">
[2:3]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 5 expects a synchronous trigger bit
</li>
<li class="content" name="fld_400300B3.4" onclick="ElemClick('fld_400300B3.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_400300B3.5" onclick="ElemClick('fld_400300B3.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 5 for the received return NAK,packet type
</li>
<li class="content" name="fld_400300B3.6" onclick="ElemClick('fld_400300B3.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 5 receives the end of NAK flag
</li>
<li class="content" name="fld_400300B3.7" onclick="ElemClick('fld_400300B3.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 5 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300B4"><details ontoggle="ElemCh('reg_400300B4');"><summary>0x400300B4<b style="margin: 20px;">R16_UEP6_T_LEN</b>//   endpoint 6 send the length register</summary>
<ul>
<li class="content" name="fld_400300B4.0" onclick="ElemClick('fld_400300B4.0');">
[0:15]<b style="margin: 20px;">UEP6_T_LEN</b> (def=0x0)    //     endpoint 6 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_400300B6"><details ontoggle="ElemCh('reg_400300B6');"><summary>0x400300B6<b style="margin: 20px;">R8_UEP6_TX_CTRL</b>//   endpoint 6 send control register</summary>
<ul>
<li class="content" name="fld_400300B6.0" onclick="ElemClick('fld_400300B6.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 6 control of the send response to IN transactions
</li>
<li class="content" name="fld_400300B6.2" onclick="ElemClick('fld_400300B6.2');">
[2:3]<b style="margin: 20px;">RB_UEP_T_TOG_MASK</b> (def=0x0)    //     endpoint 6 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_400300B6.6" onclick="ElemClick('fld_400300B6.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 6 sends the end flag
</li>
<li class="content" name="fld_400300B6.7" onclick="ElemClick('fld_400300B6.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 6 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300B7"><details ontoggle="ElemCh('reg_400300B7');"><summary>0x400300B7<b style="margin: 20px;">R8_UEP6_RX_CTRL</b>//   endpoint 6 receive control</summary>
<ul>
<li class="content" name="fld_400300B7.0" onclick="ElemClick('fld_400300B7.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 6 has control over the received response
</li>
<li class="content" name="fld_400300B7.2" onclick="ElemClick('fld_400300B7.2');">
[2:3]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 6 expects a synchronous trigger bit
</li>
<li class="content" name="fld_400300B7.4" onclick="ElemClick('fld_400300B7.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_400300B7.5" onclick="ElemClick('fld_400300B7.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 6 for the received return NAK,packet type
</li>
<li class="content" name="fld_400300B7.6" onclick="ElemClick('fld_400300B7.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 6 receives the end of NAK flag
</li>
<li class="content" name="fld_400300B7.7" onclick="ElemClick('fld_400300B7.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 6 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300B8"><details ontoggle="ElemCh('reg_400300B8');"><summary>0x400300B8<b style="margin: 20px;">R16_UEP7_T_LEN</b>//   endpoint 7 send the length register</summary>
<ul>
<li class="content" name="fld_400300B8.0" onclick="ElemClick('fld_400300B8.0');">
[0:15]<b style="margin: 20px;">UEP7_T_LEN</b> (def=0x0)    //     endpoint 7 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_400300BA"><details ontoggle="ElemCh('reg_400300BA');"><summary>0x400300BA<b style="margin: 20px;">R8_UEP7_TX_CTRL</b>//   endpoint 7 send control register</summary>
<ul>
<li class="content" name="fld_400300BA.0" onclick="ElemClick('fld_400300BA.0');">
[0:1]<b style="margin: 20px;">RB_UEP_T_RES_MASK</b> (def=0x0)    //     endpoint 7 control of the send response to IN transactions
</li>
<li class="content" name="fld_400300BA.2" onclick="ElemClick('fld_400300BA.2');">
[2:3]<b style="margin: 20px;">RB_UEP_T_TOG_MASK</b> (def=0x0)    //     endpoint 7 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_400300BA.6" onclick="ElemClick('fld_400300BA.6');">
[6]<b style="margin: 20px;">RB_UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 7 sends the end flag
</li>
<li class="content" name="fld_400300BA.7" onclick="ElemClick('fld_400300BA.7');">
[7]<b style="margin: 20px;">RB_UEP_T_DONE</b> (def=0x0)    //    endpoint 7 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300BB"><details ontoggle="ElemCh('reg_400300BB');"><summary>0x400300BB<b style="margin: 20px;">R8_UEP7_RX_CTRL</b>//   endpoint 7 receive control</summary>
<ul>
<li class="content" name="fld_400300BB.0" onclick="ElemClick('fld_400300BB.0');">
[0:1]<b style="margin: 20px;">RB_UEP_R_RES_MASK</b> (def=0x0)    //    endpoint 7 has control over the received response
</li>
<li class="content" name="fld_400300BB.2" onclick="ElemClick('fld_400300BB.2');">
[2:3]<b style="margin: 20px;">RB_UEP_R_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 7 expects a synchronous trigger bit
</li>
<li class="content" name="fld_400300BB.4" onclick="ElemClick('fld_400300BB.4');">
[4]<b style="margin: 20px;">RB_UEP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_400300BB.5" onclick="ElemClick('fld_400300BB.5');">
[5]<b style="margin: 20px;">RB_UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 7 for the received return NAK,packet type
</li>
<li class="content" name="fld_400300BB.6" onclick="ElemClick('fld_400300BB.6');">
[6]<b style="margin: 20px;">RB_UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 7 receives the end of NAK flag
</li>
<li class="content" name="fld_400300BB.7" onclick="ElemClick('fld_400300BB.7');">
[7]<b style="margin: 20px;">RB_UEP_R_DONE</b> (def=0x0)    //    endpoint 7 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_400300BC"><details ontoggle="ElemCh('reg_400300BC');"><summary>0x400300BC<b style="margin: 20px;">R16_UEP_T_ISO</b>//   usb endpoint sends a synchronous mode enable register</summary>
<ul>
<li class="content" name="fld_400300BC.9" onclick="ElemClick('fld_400300BC.9');">
[9:15]<b style="margin: 20px;">RB_UEP_T_FIFO_EN</b> (def=0x0)    //    The FIFO mode of the TX of the endpoint is enabled
</li>
<li class="content" name="fld_400300BC.1" onclick="ElemClick('fld_400300BC.1');">
[1:7]<b style="margin: 20px;">RB_UEPn_T_ISO_EN</b> (def=0x0)    //    upload endpoint(IN) synchronization mode enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_400300BE"><details ontoggle="ElemCh('reg_400300BE');"><summary>0x400300BE<b style="margin: 20px;">R16_UEP_R_ISO</b>//   usb endpoint receives a synchronous mode enable register</summary>
<ul>
<li class="content" name="fld_400300BE.9" onclick="ElemClick('fld_400300BE.9');">
[9:15]<b style="margin: 20px;">RB_UEP_R_FIFO_EN</b> (def=0x0)    //    The FIFO mode of the TX of the endpoint is enabled
</li>
<li class="content" name="fld_400300BE.1" onclick="ElemClick('fld_400300BE.1');">
[1:7]<b style="margin: 20px;">RB_UEPn_R_ISO_EN</b> (def=0x0)    //    down endpoint(OUT) synchronization mode enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_400300C0"><details ontoggle="ElemCh('reg_400300C0');"><summary>0x400300C0<b style="margin: 20px;">R32_UEP1_RX_FIFO</b>//   Receive FIFO address of usb endpoint 1</summary>
<ul>
<li class="content" name="fld_400300C0.16" onclick="ElemClick('fld_400300C0.16');">
[16:31]<b style="margin: 20px;">RB_UEP_RX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the receiving endpoint
</li>
<li class="content" name="fld_400300C0.0" onclick="ElemClick('fld_400300C0.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the receiving endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300C4"><details ontoggle="ElemCh('reg_400300C4');"><summary>0x400300C4<b style="margin: 20px;">R32_UEP2_RX_FIFO</b>//   Receive FIFO address of usb endpoint 2</summary>
<ul>
<li class="content" name="fld_400300C4.16" onclick="ElemClick('fld_400300C4.16');">
[16:31]<b style="margin: 20px;">RB_UEP_RX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the receiving endpoint
</li>
<li class="content" name="fld_400300C4.0" onclick="ElemClick('fld_400300C4.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the receiving endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300C8"><details ontoggle="ElemCh('reg_400300C8');"><summary>0x400300C8<b style="margin: 20px;">R32_UEP3_RX_FIFO</b>//   Receive FIFO address of usb endpoint 3</summary>
<ul>
<li class="content" name="fld_400300C8.16" onclick="ElemClick('fld_400300C8.16');">
[16:31]<b style="margin: 20px;">RB_UEP_RX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the receiving endpoint
</li>
<li class="content" name="fld_400300C8.0" onclick="ElemClick('fld_400300C8.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the receiving endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300CC"><details ontoggle="ElemCh('reg_400300CC');"><summary>0x400300CC<b style="margin: 20px;">R32_UEP4_RX_FIFO</b>//   Receive FIFO address of usb endpoint 4</summary>
<ul>
<li class="content" name="fld_400300CC.16" onclick="ElemClick('fld_400300CC.16');">
[16:31]<b style="margin: 20px;">RB_UEP_RX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the receiving endpoint
</li>
<li class="content" name="fld_400300CC.0" onclick="ElemClick('fld_400300CC.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the receiving endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300D0"><details ontoggle="ElemCh('reg_400300D0');"><summary>0x400300D0<b style="margin: 20px;">R32_UEP5_RX_FIFO</b>//   Receive FIFO address of usb endpoint 5</summary>
<ul>
<li class="content" name="fld_400300D0.16" onclick="ElemClick('fld_400300D0.16');">
[16:31]<b style="margin: 20px;">RB_UEP_RX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the receiving endpoint
</li>
<li class="content" name="fld_400300D0.0" onclick="ElemClick('fld_400300D0.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the receiving endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300D4"><details ontoggle="ElemCh('reg_400300D4');"><summary>0x400300D4<b style="margin: 20px;">R32_UEP6_RX_FIFO</b>//   Receive FIFO address of usb endpoint 6</summary>
<ul>
<li class="content" name="fld_400300D4.16" onclick="ElemClick('fld_400300D4.16');">
[16:31]<b style="margin: 20px;">RB_UEP_RX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the receiving endpoint
</li>
<li class="content" name="fld_400300D4.0" onclick="ElemClick('fld_400300D4.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the receiving endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300D8"><details ontoggle="ElemCh('reg_400300D8');"><summary>0x400300D8<b style="margin: 20px;">R32_UEP7_RX_FIFO</b>//   Receive FIFO address of usb endpoint 7</summary>
<ul>
<li class="content" name="fld_400300D8.16" onclick="ElemClick('fld_400300D8.16');">
[16:31]<b style="margin: 20px;">RB_UEP_RX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the receiving endpoint
</li>
<li class="content" name="fld_400300D8.0" onclick="ElemClick('fld_400300D8.0');">
[0:15]<b style="margin: 20px;">RB_UEP_RX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the receiving endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300DC"><details ontoggle="ElemCh('reg_400300DC');"><summary>0x400300DC<b style="margin: 20px;">R32_UEP1_TX_FIFO</b>//   The sending FIFO address of usb endpoint 1</summary>
<ul>
<li class="content" name="fld_400300DC.16" onclick="ElemClick('fld_400300DC.16');">
[16:31]<b style="margin: 20px;">RB_UEP_TX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the sending endpoint
</li>
<li class="content" name="fld_400300DC.0" onclick="ElemClick('fld_400300DC.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300E0"><details ontoggle="ElemCh('reg_400300E0');"><summary>0x400300E0<b style="margin: 20px;">R32_UEP2_TX_FIFO</b>//   The sending FIFO address of usb endpoint 2</summary>
<ul>
<li class="content" name="fld_400300E0.16" onclick="ElemClick('fld_400300E0.16');">
[16:31]<b style="margin: 20px;">RB_UEP_TX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the sending endpoint
</li>
<li class="content" name="fld_400300E0.0" onclick="ElemClick('fld_400300E0.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300E4"><details ontoggle="ElemCh('reg_400300E4');"><summary>0x400300E4<b style="margin: 20px;">R32_UEP3_TX_FIFO</b>//   The sending FIFO address of usb endpoint 3</summary>
<ul>
<li class="content" name="fld_400300E4.16" onclick="ElemClick('fld_400300E4.16');">
[16:31]<b style="margin: 20px;">RB_UEP_TX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the sending endpoint
</li>
<li class="content" name="fld_400300E4.0" onclick="ElemClick('fld_400300E4.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300E8"><details ontoggle="ElemCh('reg_400300E8');"><summary>0x400300E8<b style="margin: 20px;">R32_UEP4_TX_FIFO</b>//   The sending FIFO address of usb endpoint 4</summary>
<ul>
<li class="content" name="fld_400300E8.16" onclick="ElemClick('fld_400300E8.16');">
[16:31]<b style="margin: 20px;">RB_UEP_TX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the sending endpoint
</li>
<li class="content" name="fld_400300E8.0" onclick="ElemClick('fld_400300E8.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300EC"><details ontoggle="ElemCh('reg_400300EC');"><summary>0x400300EC<b style="margin: 20px;">R32_UEP5_TX_FIFO</b>//   The sending FIFO address of usb endpoint 5</summary>
<ul>
<li class="content" name="fld_400300EC.16" onclick="ElemClick('fld_400300EC.16');">
[16:31]<b style="margin: 20px;">RB_UEP_TX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the sending endpoint
</li>
<li class="content" name="fld_400300EC.0" onclick="ElemClick('fld_400300EC.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300F0"><details ontoggle="ElemCh('reg_400300F0');"><summary>0x400300F0<b style="margin: 20px;">R32_UEP6_TX_FIFO</b>//   The sending FIFO address of usb endpoint 6</summary>
<ul>
<li class="content" name="fld_400300F0.16" onclick="ElemClick('fld_400300F0.16');">
[16:31]<b style="margin: 20px;">RB_UEP_TX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the sending endpoint
</li>
<li class="content" name="fld_400300F0.0" onclick="ElemClick('fld_400300F0.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400300F4"><details ontoggle="ElemCh('reg_400300F4');"><summary>0x400300F4<b style="margin: 20px;">R32_UEP7_TX_FIFO</b>//   The sending FIFO address of usb endpoint 7</summary>
<ul>
<li class="content" name="fld_400300F4.16" onclick="ElemClick('fld_400300F4.16');">
[16:31]<b style="margin: 20px;">RB_UEP_TX_FIFO_E</b> (def=0x0)    //    The end FIFO address of the sending endpoint
</li>
<li class="content" name="fld_400300F4.0" onclick="ElemClick('fld_400300F4.0');">
[0:15]<b style="margin: 20px;">RB_UEP_TX_FIFO_S</b> (def=0x0)    //    The FIFO start address of the sending endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40030100"><details ontoggle="ElemCh('reg_40030100');"><summary>0x40030100<b style="margin: 20px;">R8_UH_CFG</b>//   USB host Configuration register</summary>
<ul>
<li class="content" name="fld_40030100.0" onclick="ElemClick('fld_40030100.0');">
[0]<b style="margin: 20px;">RB_UH_RST_LINK</b> (def=0x1)    //    USB connection controller module resets
</li>
<li class="content" name="fld_40030100.1" onclick="ElemClick('fld_40030100.1');">
[1]<b style="margin: 20px;">RB_UH_RST_SIE</b> (def=0x1)    //    USB protocol processor reset
</li>
<li class="content" name="fld_40030100.2" onclick="ElemClick('fld_40030100.2');">
[2]<b style="margin: 20px;">RB_UH_CLR_ALL</b> (def=0x1)    //    clear all interrupt flags
</li>
<li class="content" name="fld_40030100.3" onclick="ElemClick('fld_40030100.3');">
[3]<b style="margin: 20px;">RB_UH_PHY_SUSPENDM</b> (def=0x0)    //    PHY suspend,close utmi clock
</li>
<li class="content" name="fld_40030100.4" onclick="ElemClick('fld_40030100.4');">
[4]<b style="margin: 20px;">RB_UH_DMA_EN</b> (def=0x0)    //    DMA transfer enabled
</li>
<li class="content" name="fld_40030100.5" onclick="ElemClick('fld_40030100.5');">
[5]<b style="margin: 20px;">RB_UH_SOF_EN</b> (def=0x0)    //    sof packet sending function enabled
</li>
<li class="content" name="fld_40030100.6" onclick="ElemClick('fld_40030100.6');">
[6]<b style="margin: 20px;">RB_UH_FORCE_FS</b> (def=0x0)    //    forced full speed FS
</li>
<li class="content" name="fld_40030100.7" onclick="ElemClick('fld_40030100.7');">
[7]<b style="margin: 20px;">RB_UH_LPM_EN</b> (def=0x0)    //    LPM enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030102"><details ontoggle="ElemCh('reg_40030102');"><summary>0x40030102<b style="margin: 20px;">R8_UH_INT_EN</b>//   USB host interrupt enable register</summary>
<ul>
<li class="content" name="fld_40030102.2" onclick="ElemClick('fld_40030102.2');">
[2]<b style="margin: 20px;">RB_UHIE_WKUP_ACT</b> (def=0x0)    //    Wakeup interrupt enabled
</li>
<li class="content" name="fld_40030102.3" onclick="ElemClick('fld_40030102.3');">
[3]<b style="margin: 20px;">RB_UHIE_RESUME_ACT</b> (def=0x0)    //    bus recovery interrupt was enabled
</li>
<li class="content" name="fld_40030102.4" onclick="ElemClick('fld_40030102.4');">
[4]<b style="margin: 20px;">RB_UHIE_TRANSFER</b> (def=0x0)    //    USB transfer end interrupt enabled
</li>
<li class="content" name="fld_40030102.5" onclick="ElemClick('fld_40030102.5');">
[5]<b style="margin: 20px;">RB_UHIE_SOF_ACT</b> (def=0x0)    //    sof packet sending interruption is enabled
</li>
<li class="content" name="fld_40030102.6" onclick="ElemClick('fld_40030102.6');">
[6]<b style="margin: 20px;">RB_UHIE_TX_HALT</b> (def=0x0)    //    send pause interrupt enable
</li>
<li class="content" name="fld_40030102.7" onclick="ElemClick('fld_40030102.7');">
[7]<b style="margin: 20px;">RB_UHIE_FIFO_OVER</b> (def=0x0)    //    FIFO overflow interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40030103"><details ontoggle="ElemCh('reg_40030103');"><summary>0x40030103<b style="margin: 20px;">R8_UH_DEV_AD</b>//   USB host device address register</summary>
<ul>
<li class="content" name="fld_40030103.0" onclick="ElemClick('fld_40030103.0');">
[0:6]<b style="margin: 20px;">RB_UH_DEV_ADDR</b> (def=0x0)    //    device address
</li>
</ul>
</details></li>
<li class="content" name="reg_40030104"><details ontoggle="ElemCh('reg_40030104');"><summary>0x40030104<b style="margin: 20px;">R32_UH_CONTROL</b>//   USB host control register</summary>
<ul>
<li class="content" name="fld_40030104.23" onclick="ElemClick('fld_40030104.23');">
[23]<b style="margin: 20px;">RB_UH_RX_NO_RES</b> (def=0x0)    //    IN-DATA no answer,used for synchronous transfer or high-speed SPLIT packets
</li>
<li class="content" name="fld_40030104.22" onclick="ElemClick('fld_40030104.22');">
[22]<b style="margin: 20px;">RB_UH_TX_NO_RES</b> (def=0x0)    //    OUT or SETUP DATA no reply is extended and is used for synchronous transmission or hign-spe
</li>
<li class="content" name="fld_40030104.21" onclick="ElemClick('fld_40030104.21');">
[21]<b style="margin: 20px;">RB_UH_RX_NO_DATA</b> (def=0x0)    //    DATA packets are not expected after IN token packets and are used for high-speed SP
</li>
<li class="content" name="fld_40030104.20" onclick="ElemClick('fld_40030104.20');">
[20]<b style="margin: 20px;">RB_UH_TX_NO_DATA</b> (def=0x0)    //    OUT or SETUP token packet packets are followed by no data packets for hign-speed SPLIT pack
</li>
<li class="content" name="fld_40030104.19" onclick="ElemClick('fld_40030104.19');">
[19]<b style="margin: 20px;">RB_UH_PRE_PID_EN</b> (def=0x0)    //    this bit is enabled when the port is operating at full speed and needs to send low speed pa
</li>
<li class="content" name="fld_40030104.18" onclick="ElemClick('fld_40030104.18');">
[18]<b style="margin: 20px;">RB_UH_SPLIT_VALID</b> (def=0x0)    //    valid to send SPLIT packet
</li>
<li class="content" name="fld_40030104.17" onclick="ElemClick('fld_40030104.17');">
[17]<b style="margin: 20px;">RB_UH_LPM_VALID</b> (def=0x0)    //    valid to send LMP packet
</li>
<li class="content" name="fld_40030104.16" onclick="ElemClick('fld_40030104.16');">
[16]<b style="margin: 20px;">RB_UH_HOST_ACTION</b> (def=0x0)    //    host enables the transaction
</li>
<li class="content" name="fld_40030104.10" onclick="ElemClick('fld_40030104.10');">
[10]<b style="margin: 20px;">RB_UH_BUF_MODE</b> (def=0x0)    //    DATA cache control bit
</li>
<li class="content" name="fld_40030104.8" onclick="ElemClick('fld_40030104.8');">
[8:9]<b style="margin: 20px;">RB_UH_T_TOG_MASK</b> (def=0x0)    //    send data PID
</li>
<li class="content" name="fld_40030104.4" onclick="ElemClick('fld_40030104.4');">
[4:7]<b style="margin: 20px;">RB_UH_T_ENDP_MASK</b> (def=0x0)    //    transaction token packet endpoint number
</li>
<li class="content" name="fld_40030104.0" onclick="ElemClick('fld_40030104.0');">
[0:3]<b style="margin: 20px;">RB_UH_T_TOKEN_MASK</b> (def=0x0)    //    transaction token packet PID
</li>
</ul>
</details></li>
<li class="content" name="reg_40030108"><details ontoggle="ElemCh('reg_40030108');"><summary>0x40030108<b style="margin: 20px;">R8_UH_INT_FLAG</b>//   USB HOST interrupt flag register</summary>
<ul>
<li class="content" name="fld_40030108.2" onclick="ElemClick('fld_40030108.2');">
[2]<b style="margin: 20px;">RB_UHIF_WKUP_ACT</b> (def=0x0)    //    Wakeup interrupt flag
</li>
<li class="content" name="fld_40030108.3" onclick="ElemClick('fld_40030108.3');">
[3]<b style="margin: 20px;">RB_UHIF_RESUME_ACT_IF</b> (def=0x0)    //    bus recovery interrupt flag
</li>
<li class="content" name="fld_40030108.4" onclick="ElemClick('fld_40030108.4');">
[4]<b style="margin: 20px;">RB_UHIF_TRANSFER</b> (def=0x0)    //    USB transaction transfer completion interrupt flag
</li>
<li class="content" name="fld_40030108.5" onclick="ElemClick('fld_40030108.5');">
[5]<b style="margin: 20px;">RB_UHIF_SOF_ACT</b> (def=0x0)    //    sof packet delivert completion interrupt flag
</li>
<li class="content" name="fld_40030108.6" onclick="ElemClick('fld_40030108.6');">
[6]<b style="margin: 20px;">RB_UHIF_TX_HALT</b> (def=0x0)    //    send pause interrupt flag
</li>
<li class="content" name="fld_40030108.7" onclick="ElemClick('fld_40030108.7');">
[7]<b style="margin: 20px;">RB_UHIF_FIFO_OVER</b> (def=0x0)    //    FIFO overflow interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40030109"><details ontoggle="ElemCh('reg_40030109');"><summary>0x40030109<b style="margin: 20px;">R8_UH_INT_ST</b>//   USB host interrupt status</summary>
<ul>
<li class="content" name="fld_40030109.0" onclick="ElemClick('fld_40030109.0');">
[0:3]<b style="margin: 20px;">RB_UH_R_TOKEN_MASK</b> (def=0x0)    //    received PID
</li>
<li class="content" name="fld_40030109.4" onclick="ElemClick('fld_40030109.4');">
[4]<b style="margin: 20px;">RB_UHIS_PORT_RX_RESUME</b> (def=0x0)    //    A bit of indicates that the port received a wakeup signal
</li>
</ul>
</details></li>
<li class="content" name="reg_4003010A"><details ontoggle="ElemCh('reg_4003010A');"><summary>0x4003010A<b style="margin: 20px;">R8_UH_MIS_ST</b>//   USB host miscellaneous status</summary>
<ul>
<li class="content" name="fld_4003010A.0" onclick="ElemClick('fld_4003010A.0');">
[0]<b style="margin: 20px;">RB_UHMS_SOF_FREE</b> (def=0x0)    //    port enabled state
</li>
<li class="content" name="fld_4003010A.1" onclick="ElemClick('fld_4003010A.1');">
[1]<b style="margin: 20px;">RB_UHMS_SOF_PRE</b> (def=0x0)    //    The state of the USB SOF packet is indicated as follows
</li>
<li class="content" name="fld_4003010A.2" onclick="ElemClick('fld_4003010A.2');">
[2]<b style="margin: 20px;">RB_UHMS_SOF_ACT</b> (def=0x0)    //    USB bus SOF status
</li>
<li class="content" name="fld_4003010A.3" onclick="ElemClick('fld_4003010A.3');">
[3]<b style="margin: 20px;">RB_UHMS_USB_WAKEUP</b> (def=0x0)    //    USB bus wakes up
</li>
<li class="content" name="fld_4003010A.4" onclick="ElemClick('fld_4003010A.4');">
[4:5]<b style="margin: 20px;">RB_UHMS_LINESTATE</b> (def=0x0)    //    USB bus status
</li>
<li class="content" name="fld_4003010A.6" onclick="ElemClick('fld_4003010A.6');">
[6]<b style="margin: 20px;">RB_UHMS_BUS_J</b> (def=0x0)    //    J on USB bus
</li>
<li class="content" name="fld_4003010A.7" onclick="ElemClick('fld_4003010A.7');">
[7]<b style="margin: 20px;">RB_UHMS_BUS_SE0</b> (def=0x0)    //    SE0 on USB bus
</li>
</ul>
</details></li>
<li class="content" name="reg_4003010C"><details ontoggle="ElemCh('reg_4003010C');"><summary>0x4003010C<b style="margin: 20px;">R32_UH_LPM_DATA</b>//   USB host power management data register</summary>
<ul>
<li class="content" name="fld_4003010C.0" onclick="ElemClick('fld_4003010C.0');">
[0:10]<b style="margin: 20px;">RB_UH_LPM_DATA</b> (def=0x0)    //    power management data
</li>
</ul>
</details></li>
<li class="content" name="reg_40030110"><details ontoggle="ElemCh('reg_40030110');"><summary>0x40030110<b style="margin: 20px;">R32_UH_SPLIT_DATA</b>//   USB host SPLIT register</summary>
<ul>
<li class="content" name="fld_40030110.0" onclick="ElemClick('fld_40030110.0');">
[0:18]<b style="margin: 20px;">RB_UH_SPLIT_DATA</b> (def=0x0)    //    SPLIT management data
</li>
</ul>
</details></li>
<li class="content" name="reg_40030114"><details ontoggle="ElemCh('reg_40030114');"><summary>0x40030114<b style="margin: 20px;">R32_UH_FRAME</b>//   USB host frame register</summary>
<ul>
<li class="content" name="fld_40030114.0" onclick="ElemClick('fld_40030114.0');">
[0:10]<b style="margin: 20px;">RB_UH_FRAME_NO</b> (def=0x0)    //    the frame number
</li>
<li class="content" name="fld_40030114.16" onclick="ElemClick('fld_40030114.16');">
[16:18]<b style="margin: 20px;">RB_UH_MFRAME_NO</b> (def=0x0)    //    microfame number
</li>
<li class="content" name="fld_40030114.24" onclick="ElemClick('fld_40030114.24');">
[24]<b style="margin: 20px;">RB_UH_SOF_CNT_EN</b> (def=0x0)    //    SOF count enabled
</li>
<li class="content" name="fld_40030114.25" onclick="ElemClick('fld_40030114.25');">
[25]<b style="margin: 20px;">RB_UH_SOF_CNT_CLR</b> (def=0x0)    //    the SOF count is cleared
</li>
</ul>
</details></li>
<li class="content" name="reg_40030118"><details ontoggle="ElemCh('reg_40030118');"><summary>0x40030118<b style="margin: 20px;">R32_UH_TX_LEN</b>//   USB host send length register</summary>
<ul>
<li class="content" name="fld_40030118.0" onclick="ElemClick('fld_40030118.0');">
[0:10]<b style="margin: 20px;">RB_UH_TX_LEN</b> (def=0x0)    //    send data length
</li>
</ul>
</details></li>
<li class="content" name="reg_4003011C"><details ontoggle="ElemCh('reg_4003011C');"><summary>0x4003011C<b style="margin: 20px;">R32_UH_RX_LEN</b>//   USB host receive length register</summary>
<ul>
<li class="content" name="fld_4003011C.0" onclick="ElemClick('fld_4003011C.0');">
[0:10]<b style="margin: 20px;">RB_UH_RX_LEN</b> (def=0x0)    //    Received data length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030120"><details ontoggle="ElemCh('reg_40030120');"><summary>0x40030120<b style="margin: 20px;">R32_UH_RX_MAX_LEN</b>//   USB host receives the maximum length register</summary>
<ul>
<li class="content" name="fld_40030120.0" onclick="ElemClick('fld_40030120.0');">
[0:10]<b style="margin: 20px;">RB_UH_RX_MAX_LEN</b> (def=0x0)    //    receives the maximum length
</li>
</ul>
</details></li>
<li class="content" name="reg_40030124"><details ontoggle="ElemCh('reg_40030124');"><summary>0x40030124<b style="margin: 20px;">R32_UH_RX_DMA</b>//   DMA receive address register</summary>
<ul>
<li class="content" name="fld_40030124.0" onclick="ElemClick('fld_40030124.0');">
[0:23]<b style="margin: 20px;">R32_UH_RX_DMA</b> (def=0x0)    //    Received address
</li>
</ul>
</details></li>
<li class="content" name="reg_40030128"><details ontoggle="ElemCh('reg_40030128');"><summary>0x40030128<b style="margin: 20px;">R32_UH_TX_DMA</b>//   DMA send address register</summary>
<ul>
<li class="content" name="fld_40030128.0" onclick="ElemClick('fld_40030128.0');">
[0:23]<b style="margin: 20px;">R32_UH_TX_DMA</b> (def=0x0)    //    Send address
</li>
</ul>
</details></li>
<li class="content" name="reg_4003012C"><details ontoggle="ElemCh('reg_4003012C');"><summary>0x4003012C<b style="margin: 20px;">R32_UH_PORT_CTRL</b>//   USB host port control register</summary>
<ul>
<li class="content" name="fld_4003012C.16" onclick="ElemClick('fld_4003012C.16');">
[16]<b style="margin: 20px;">RB_UH_BUS_RST_LONG</b> (def=0x0)    //    BUS reset time selection
</li>
<li class="content" name="fld_4003012C.12" onclick="ElemClick('fld_4003012C.12');">
[12:15]<b style="margin: 20px;">RB_UH_PORT_SLEEP_BESL</b> (def=0x0)    //    wake-up time control
</li>
<li class="content" name="fld_4003012C.8" onclick="ElemClick('fld_4003012C.8');">
[8]<b style="margin: 20px;">RB_UH_CLR_PORT_SLEEP</b> (def=0x0)    //    the PORT exits the sleep state (LPM)
</li>
<li class="content" name="fld_4003012C.5" onclick="ElemClick('fld_4003012C.5');">
[5]<b style="margin: 20px;">RB_UH_CLR_PORT_CONNECT</b> (def=0x0)    //    bring the PORT into the port state
</li>
<li class="content" name="fld_4003012C.4" onclick="ElemClick('fld_4003012C.4');">
[4]<b style="margin: 20px;">RB_UH_CLR_PORT_EN</b> (def=0x0)    //    PORT exits the enabled state and enters the DISABLED state
</li>
<li class="content" name="fld_4003012C.3" onclick="ElemClick('fld_4003012C.3');">
[3]<b style="margin: 20px;">RB_UH_SET_PORT_SLEEP</b> (def=0x0)    //    the PORT goes to sleep(LPM)
</li>
<li class="content" name="fld_4003012C.2" onclick="ElemClick('fld_4003012C.2');">
[2]<b style="margin: 20px;">RB_UH_CLR_PORT_SUSP</b> (def=0x0)    //    the PORT exits the suspended state
</li>
<li class="content" name="fld_4003012C.1" onclick="ElemClick('fld_4003012C.1');">
[1]<b style="margin: 20px;">RB_UH_SET_PORT_SUSP</b> (def=0x0)    //    the PORT is in a suspended state
</li>
<li class="content" name="fld_4003012C.0" onclick="ElemClick('fld_4003012C.0');">
[0]<b style="margin: 20px;">RB_UH_SET_PORT_RESET</b> (def=0x0)    //    PORT send reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40030130"><details ontoggle="ElemCh('reg_40030130');"><summary>0x40030130<b style="margin: 20px;">R8_UH_PORT_CFG</b>//   USB host port Configuration register</summary>
<ul>
<li class="content" name="fld_40030130.7" onclick="ElemClick('fld_40030130.7');">
[7]<b style="margin: 20px;">RB_UH_PD_EN</b> (def=0x0)    //    the 15k resistance drop-down function is enable in host mode
</li>
<li class="content" name="fld_40030130.0" onclick="ElemClick('fld_40030130.0');">
[0]<b style="margin: 20px;">RB_UH_HOST_EN</b> (def=0x0)    //    USB port mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40030132"><details ontoggle="ElemCh('reg_40030132');"><summary>0x40030132<b style="margin: 20px;">R8_UH_PORT_INT_EN</b>//   USB host port interrupt enable register</summary>
<ul>
<li class="content" name="fld_40030132.5" onclick="ElemClick('fld_40030132.5');">
[5]<b style="margin: 20px;">RB_UHIE_PORT_SLP</b> (def=0x0)    //    port sleep state change interrupt enabled
</li>
<li class="content" name="fld_40030132.4" onclick="ElemClick('fld_40030132.4');">
[4]<b style="margin: 20px;">RB_UHIE_PORT_RESET</b> (def=0x0)    //    port reset state change interrupt enabled
</li>
<li class="content" name="fld_40030132.2" onclick="ElemClick('fld_40030132.2');">
[2]<b style="margin: 20px;">RB_UHIE_PORT_SUSP</b> (def=0x0)    //    port pause state change interrupt enabled
</li>
<li class="content" name="fld_40030132.1" onclick="ElemClick('fld_40030132.1');">
[1]<b style="margin: 20px;">RB_UHIE_PORT_EN</b> (def=0x0)    //    port enable state change interrupt enabled
</li>
<li class="content" name="fld_40030132.0" onclick="ElemClick('fld_40030132.0');">
[0]<b style="margin: 20px;">RB_UHIE_PORT_CONNECT</b> (def=0x0)    //    port connection state change interrupt enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40030133"><details ontoggle="ElemCh('reg_40030133');"><summary>0x40030133<b style="margin: 20px;">R8_UH_PORT_TEST_CT</b>//   USB host port test mode register</summary>
<ul>
<li class="content" name="fld_40030133.4" onclick="ElemClick('fld_40030133.4');">
[4]<b style="margin: 20px;">RB_UH_TEST_SE0_NAK</b> (def=0x0)    //    test SE0 NAK
</li>
<li class="content" name="fld_40030133.3" onclick="ElemClick('fld_40030133.3');">
[3]<b style="margin: 20px;">RB_UH_TEST_PACKET</b> (def=0x0)    //    test packet
</li>
<li class="content" name="fld_40030133.2" onclick="ElemClick('fld_40030133.2');">
[2]<b style="margin: 20px;">RB_UH_TEST_FORCE_EN</b> (def=0x0)    //    test mode was enabled
</li>
<li class="content" name="fld_40030133.1" onclick="ElemClick('fld_40030133.1');">
[1]<b style="margin: 20px;">RB_UH_TEST_K</b> (def=0x0)    //    test output K
</li>
<li class="content" name="fld_40030133.0" onclick="ElemClick('fld_40030133.0');">
[0]<b style="margin: 20px;">RB_UH_TEST_J</b> (def=0x0)    //    test output J
</li>
</ul>
</details></li>
<li class="content" name="reg_40030134"><details ontoggle="ElemCh('reg_40030134');"><summary>0x40030134<b style="margin: 20px;">R16_UH_PORT_ST</b>//   USB host port status register</summary>
<ul>
<li class="content" name="fld_40030134.11" onclick="ElemClick('fld_40030134.11');">
[11]<b style="margin: 20px;">RB_UHIS_PORT_TEST</b> (def=0x0)    //    whether the port is in test mode
</li>
<li class="content" name="fld_40030134.10" onclick="ElemClick('fld_40030134.10');">
[10]<b style="margin: 20px;">RB_UHIS_PORT_HS</b> (def=0x0)    //    whether the port connection speed is hign
</li>
<li class="content" name="fld_40030134.9" onclick="ElemClick('fld_40030134.9');">
[9]<b style="margin: 20px;">RB_UHIS_PORT_LS</b> (def=0x0)    //    whether the port connection speed is low
</li>
<li class="content" name="fld_40030134.5" onclick="ElemClick('fld_40030134.5');">
[5]<b style="margin: 20px;">RB_UHIS_PORT_SLP</b> (def=0x0)    //    port sleep
</li>
<li class="content" name="fld_40030134.4" onclick="ElemClick('fld_40030134.4');">
[4]<b style="margin: 20px;">RB_UHIS_PORT_RST</b> (def=0x1)    //    port reset status
</li>
<li class="content" name="fld_40030134.2" onclick="ElemClick('fld_40030134.2');">
[2]<b style="margin: 20px;">RB_UHIS_PORT_SUSP</b> (def=0x0)    //    port pause state
</li>
<li class="content" name="fld_40030134.1" onclick="ElemClick('fld_40030134.1');">
[1]<b style="margin: 20px;">RB_UHIS_PORT_EN</b> (def=0x0)    //    port enabled
</li>
<li class="content" name="fld_40030134.0" onclick="ElemClick('fld_40030134.0');">
[0]<b style="margin: 20px;">RB_UHIS_PORT_C0NNECT</b> (def=0x0)    //    port connection state
</li>
</ul>
</details></li>
<li class="content" name="reg_40030136"><details ontoggle="ElemCh('reg_40030136');"><summary>0x40030136<b style="margin: 20px;">R8_UH_PORT_CHG</b>//   USB host port state charge register</summary>
<ul>
<li class="content" name="fld_40030136.5" onclick="ElemClick('fld_40030136.5');">
[5]<b style="margin: 20px;">RB_UHIF_PORT_SLP</b> (def=0x0)    //    port sleep state charge
</li>
<li class="content" name="fld_40030136.4" onclick="ElemClick('fld_40030136.4');">
[4]<b style="margin: 20px;">RB_UHIF_PORT_RESET</b> (def=0x1)    //    port reset state charge
</li>
<li class="content" name="fld_40030136.2" onclick="ElemClick('fld_40030136.2');">
[2]<b style="margin: 20px;">RB_UHIF_PORT_SUSP</b> (def=0x0)    //    port pause state charge
</li>
<li class="content" name="fld_40030136.1" onclick="ElemClick('fld_40030136.1');">
[1]<b style="margin: 20px;">RB_UHIF_PORT_EN</b> (def=0x0)    //    port enable state charge
</li>
<li class="content" name="fld_40030136.0" onclick="ElemClick('fld_40030136.0');">
[0]<b style="margin: 20px;">RB_UHIF_PORT_CONNECT</b> (def=0x0)    //    port connection state charge
</li>
</ul>
</details></li>
<li class="content" name="reg_4003013C"><details ontoggle="ElemCh('reg_4003013C');"><summary>0x4003013C<b style="margin: 20px;">R32_UH_BC_CTRL</b>//   USB host BC charging control register</summary>
<ul>
<li class="content" name="fld_4003013C.10" onclick="ElemClick('fld_4003013C.10');">
[10]<b style="margin: 20px;">RB_UDM_VSRC_ACT</b> (def=0x0)    //    In automatic mode, UDP outputs VBC_SRC ,otherwise it is controlled by UDM_BC_CMPE
</li>
<li class="content" name="fld_4003013C.9" onclick="ElemClick('fld_4003013C.9');">
[9]<b style="margin: 20px;">RB_UDM_BC_VSRC</b> (def=0x0)    //    UDM pin BC protocol source voltage enabled
</li>
<li class="content" name="fld_4003013C.8" onclick="ElemClick('fld_4003013C.8');">
[8]<b style="margin: 20px;">RB_UDP_BC_VSRC</b> (def=0x0)    //    UDP pin BC protocol source voltage enabled
</li>
<li class="content" name="fld_4003013C.6" onclick="ElemClick('fld_4003013C.6');">
[6]<b style="margin: 20px;">RB_BC_AUTO_MODE</b> (def=0x0)    //    Automatic mode enables
</li>
<li class="content" name="fld_4003013C.5" onclick="ElemClick('fld_4003013C.5');">
[5]<b style="margin: 20px;">RB_UDM_BC_CMPE</b> (def=0x0)    //    UDM pin BC protocol comparator enables
</li>
<li class="content" name="fld_4003013C.4" onclick="ElemClick('fld_4003013C.4');">
[4]<b style="margin: 20px;">RB_UDP_BC_CMPE</b> (def=0x0)    //    UDP pin BC protocol comparator enables
</li>
<li class="content" name="fld_4003013C.1" onclick="ElemClick('fld_4003013C.1');">
[1]<b style="margin: 20px;">RB_UDM_BC_CMPO</b> (def=0x0)    //    UDM pin BC protocol comparator status
</li>
<li class="content" name="fld_4003013C.0" onclick="ElemClick('fld_4003013C.0');">
[0]<b style="margin: 20px;">RB_UDP_BC_CMPO</b> (def=0x0)    //    UDP pin BC protocol comparator status
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40030000.56" onclick="ElemClick('isr_40030000.56');">[56]  <b>USBHS</b>    //    USBHS global interrupt</li>
<li class="content" name="isr_40030000.64" onclick="ElemClick('isr_40030000.64');">[64]  <b>USBHSWakeUP</b>    //    USBHS Wakeup interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40006400"><details ontoggle="ElemCh('per_40006400');"><summary>0x40006400<b style="margin: 20px;">CAN1</b>// Controller area network</summary>
<ul>
<li class="content" name="reg_40006400"><details ontoggle="ElemCh('reg_40006400');"><summary>0x40006400<b style="margin: 20px;">CTLR</b>//   CAN Master control register</summary>
<ul>
<li class="content" name="fld_40006400.17" onclick="ElemClick('fld_40006400.17');">
[17]<b style="margin: 20px;">CFGCANM</b> (def=0x0)    //    Configure CAN offline recovery time
</li>
<li class="content" name="fld_40006400.16" onclick="ElemClick('fld_40006400.16');">
[16]<b style="margin: 20px;">DBF</b> (def=0x1)    //    Debug freeze
</li>
<li class="content" name="fld_40006400.15" onclick="ElemClick('fld_40006400.15');">
[15]<b style="margin: 20px;">RST</b> (def=0x0)    //    Software master reset
</li>
<li class="content" name="fld_40006400.7" onclick="ElemClick('fld_40006400.7');">
[7]<b style="margin: 20px;">TTCM</b> (def=0x0)    //    Time triggered communication mode
</li>
<li class="content" name="fld_40006400.6" onclick="ElemClick('fld_40006400.6');">
[6]<b style="margin: 20px;">ABOM</b> (def=0x0)    //    Automatic bus-off management
</li>
<li class="content" name="fld_40006400.5" onclick="ElemClick('fld_40006400.5');">
[5]<b style="margin: 20px;">AWUM</b> (def=0x0)    //    Automatic wakeup mode
</li>
<li class="content" name="fld_40006400.4" onclick="ElemClick('fld_40006400.4');">
[4]<b style="margin: 20px;">NART</b> (def=0x0)    //    No automatic retransmission
</li>
<li class="content" name="fld_40006400.3" onclick="ElemClick('fld_40006400.3');">
[3]<b style="margin: 20px;">RFLM</b> (def=0x0)    //    Receive FIFO locked mode
</li>
<li class="content" name="fld_40006400.2" onclick="ElemClick('fld_40006400.2');">
[2]<b style="margin: 20px;">TXFP</b> (def=0x0)    //    Transmit FIFO priority
</li>
<li class="content" name="fld_40006400.1" onclick="ElemClick('fld_40006400.1');">
[1]<b style="margin: 20px;">SLEEP</b> (def=0x1)    //    Sleep mode request bit
</li>
<li class="content" name="fld_40006400.0" onclick="ElemClick('fld_40006400.0');">
[0]<b style="margin: 20px;">INRQ</b> (def=0x0)    //    Initialization request
</li>
</ul>
</details></li>
<li class="content" name="reg_40006404"><details ontoggle="ElemCh('reg_40006404');"><summary>0x40006404<b style="margin: 20px;">STATR</b>//   CAN master status register</summary>
<ul>
<li class="content" name="fld_40006404.11" onclick="ElemClick('fld_40006404.11');">
[11]<b style="margin: 20px;">RX</b> (def=0x0)    //    Rx signal
</li>
<li class="content" name="fld_40006404.10" onclick="ElemClick('fld_40006404.10');">
[10]<b style="margin: 20px;">SAMP</b> (def=0x0)    //    Last sample point
</li>
<li class="content" name="fld_40006404.9" onclick="ElemClick('fld_40006404.9');">
[9]<b style="margin: 20px;">RXM</b> (def=0x0)    //    Receive mode
</li>
<li class="content" name="fld_40006404.8" onclick="ElemClick('fld_40006404.8');">
[8]<b style="margin: 20px;">TXM</b> (def=0x0)    //    Transmit mode
</li>
<li class="content" name="fld_40006404.4" onclick="ElemClick('fld_40006404.4');">
[4]<b style="margin: 20px;">SLAKI</b> (def=0x0)    //    Sleep acknowledge interrupt
</li>
<li class="content" name="fld_40006404.3" onclick="ElemClick('fld_40006404.3');">
[3]<b style="margin: 20px;">WKUI</b> (def=0x0)    //    Wakeup interrupt
</li>
<li class="content" name="fld_40006404.2" onclick="ElemClick('fld_40006404.2');">
[2]<b style="margin: 20px;">ERRI</b> (def=0x0)    //    Error interrupt
</li>
<li class="content" name="fld_40006404.1" onclick="ElemClick('fld_40006404.1');">
[1]<b style="margin: 20px;">SLAK</b> (def=0x1)    //    Sleep acknowledge
</li>
<li class="content" name="fld_40006404.0" onclick="ElemClick('fld_40006404.0');">
[0]<b style="margin: 20px;">INAK</b> (def=0x0)    //    Initialization acknowledge
</li>
</ul>
</details></li>
<li class="content" name="reg_40006408"><details ontoggle="ElemCh('reg_40006408');"><summary>0x40006408<b style="margin: 20px;">TSTATR</b>//   CAN transmit status register</summary>
<ul>
<li class="content" name="fld_40006408.31" onclick="ElemClick('fld_40006408.31');">
[31]<b style="margin: 20px;">LOW2</b> (def=0x0)    //    Lowest priority flag for mailbox2
</li>
<li class="content" name="fld_40006408.30" onclick="ElemClick('fld_40006408.30');">
[30]<b style="margin: 20px;">LOW1</b> (def=0x0)    //    Lowest priority flag for mailbox1
</li>
<li class="content" name="fld_40006408.29" onclick="ElemClick('fld_40006408.29');">
[29]<b style="margin: 20px;">LOW0</b> (def=0x0)    //    Lowest priority flag for mailbox0
</li>
<li class="content" name="fld_40006408.28" onclick="ElemClick('fld_40006408.28');">
[28]<b style="margin: 20px;">TME2</b> (def=0x1)    //    Transmit mailbox 2 empty
</li>
<li class="content" name="fld_40006408.27" onclick="ElemClick('fld_40006408.27');">
[27]<b style="margin: 20px;">TME1</b> (def=0x1)    //    Transmit mailbox 1 empty
</li>
<li class="content" name="fld_40006408.26" onclick="ElemClick('fld_40006408.26');">
[26]<b style="margin: 20px;">TME0</b> (def=0x1)    //    Transmit mailbox 0 empty
</li>
<li class="content" name="fld_40006408.24" onclick="ElemClick('fld_40006408.24');">
[24:25]<b style="margin: 20px;">CODE</b> (def=0x0)    //    Mailbox code
</li>
<li class="content" name="fld_40006408.23" onclick="ElemClick('fld_40006408.23');">
[23]<b style="margin: 20px;">ABRQ2</b> (def=0x0)    //    Abort request for mailbox 2
</li>
<li class="content" name="fld_40006408.19" onclick="ElemClick('fld_40006408.19');">
[19]<b style="margin: 20px;">TERR2</b> (def=0x0)    //    Transmission error of mailbox 2
</li>
<li class="content" name="fld_40006408.18" onclick="ElemClick('fld_40006408.18');">
[18]<b style="margin: 20px;">ALST2</b> (def=0x0)    //    Arbitration lost for mailbox 2
</li>
<li class="content" name="fld_40006408.17" onclick="ElemClick('fld_40006408.17');">
[17]<b style="margin: 20px;">TXOK2</b> (def=0x0)    //    Transmission OK of mailbox 2
</li>
<li class="content" name="fld_40006408.16" onclick="ElemClick('fld_40006408.16');">
[16]<b style="margin: 20px;">RQCP2</b> (def=0x0)    //    Request completed mailbox2
</li>
<li class="content" name="fld_40006408.15" onclick="ElemClick('fld_40006408.15');">
[15]<b style="margin: 20px;">ABRQ1</b> (def=0x0)    //    Abort request for mailbox 1
</li>
<li class="content" name="fld_40006408.11" onclick="ElemClick('fld_40006408.11');">
[11]<b style="margin: 20px;">TERR1</b> (def=0x0)    //    Transmission error of mailbox1
</li>
<li class="content" name="fld_40006408.10" onclick="ElemClick('fld_40006408.10');">
[10]<b style="margin: 20px;">ALST1</b> (def=0x0)    //    Arbitration lost for mailbox1
</li>
<li class="content" name="fld_40006408.9" onclick="ElemClick('fld_40006408.9');">
[9]<b style="margin: 20px;">TXOK1</b> (def=0x0)    //    Transmission OK of mailbox1
</li>
<li class="content" name="fld_40006408.8" onclick="ElemClick('fld_40006408.8');">
[8]<b style="margin: 20px;">RQCP1</b> (def=0x0)    //    Request completed mailbox1
</li>
<li class="content" name="fld_40006408.7" onclick="ElemClick('fld_40006408.7');">
[7]<b style="margin: 20px;">ABRQ0</b> (def=0x0)    //    Abort request for mailbox0
</li>
<li class="content" name="fld_40006408.3" onclick="ElemClick('fld_40006408.3');">
[3]<b style="margin: 20px;">TERR0</b> (def=0x0)    //    Transmission error of mailbox0
</li>
<li class="content" name="fld_40006408.2" onclick="ElemClick('fld_40006408.2');">
[2]<b style="margin: 20px;">ALST0</b> (def=0x0)    //    Arbitration lost for mailbox0
</li>
<li class="content" name="fld_40006408.1" onclick="ElemClick('fld_40006408.1');">
[1]<b style="margin: 20px;">TXOK0</b> (def=0x0)    //    Transmission OK of mailbox0
</li>
<li class="content" name="fld_40006408.0" onclick="ElemClick('fld_40006408.0');">
[0]<b style="margin: 20px;">RQCP0</b> (def=0x0)    //    Request completed mailbox0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000640C"><details ontoggle="ElemCh('reg_4000640C');"><summary>0x4000640C<b style="margin: 20px;">RFIFO0</b>//   CAN receive FIFO 0 register</summary>
<ul>
<li class="content" name="fld_4000640C.5" onclick="ElemClick('fld_4000640C.5');">
[5]<b style="margin: 20px;">RFOM0</b> (def=0x0)    //    Release FIFO 0 output mailbox
</li>
<li class="content" name="fld_4000640C.4" onclick="ElemClick('fld_4000640C.4');">
[4]<b style="margin: 20px;">FOVR0</b> (def=0x0)    //    FIFO 0 overrun
</li>
<li class="content" name="fld_4000640C.3" onclick="ElemClick('fld_4000640C.3');">
[3]<b style="margin: 20px;">FULL0</b> (def=0x0)    //    FIFO 0 full
</li>
<li class="content" name="fld_4000640C.0" onclick="ElemClick('fld_4000640C.0');">
[0:1]<b style="margin: 20px;">FMP0</b> (def=0x0)    //    FIFO 0 message pending
</li>
</ul>
</details></li>
<li class="content" name="reg_40006414"><details ontoggle="ElemCh('reg_40006414');"><summary>0x40006414<b style="margin: 20px;">INTENR</b>//   CAN interrupt enable register</summary>
<ul>
<li class="content" name="fld_40006414.17" onclick="ElemClick('fld_40006414.17');">
[17]<b style="margin: 20px;">SLKIE</b> (def=0x0)    //    Sleep interrupt enable
</li>
<li class="content" name="fld_40006414.16" onclick="ElemClick('fld_40006414.16');">
[16]<b style="margin: 20px;">WKUIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
<li class="content" name="fld_40006414.15" onclick="ElemClick('fld_40006414.15');">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40006414.11" onclick="ElemClick('fld_40006414.11');">
[11]<b style="margin: 20px;">LECIE</b> (def=0x0)    //    Last error code interrupt enable
</li>
<li class="content" name="fld_40006414.10" onclick="ElemClick('fld_40006414.10');">
[10]<b style="margin: 20px;">BOFIE</b> (def=0x0)    //    Bus-off interrupt enable
</li>
<li class="content" name="fld_40006414.9" onclick="ElemClick('fld_40006414.9');">
[9]<b style="margin: 20px;">EPVIE</b> (def=0x0)    //    Error passive interrupt enable
</li>
<li class="content" name="fld_40006414.8" onclick="ElemClick('fld_40006414.8');">
[8]<b style="margin: 20px;">EWGIE</b> (def=0x0)    //    Error warning interrupt enable
</li>
<li class="content" name="fld_40006414.6" onclick="ElemClick('fld_40006414.6');">
[6]<b style="margin: 20px;">FOVIE1</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content" name="fld_40006414.5" onclick="ElemClick('fld_40006414.5');">
[5]<b style="margin: 20px;">FFIE1</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content" name="fld_40006414.4" onclick="ElemClick('fld_40006414.4');">
[4]<b style="margin: 20px;">FMPIE1</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content" name="fld_40006414.3" onclick="ElemClick('fld_40006414.3');">
[3]<b style="margin: 20px;">FOVIE0</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content" name="fld_40006414.2" onclick="ElemClick('fld_40006414.2');">
[2]<b style="margin: 20px;">FFIE0</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content" name="fld_40006414.1" onclick="ElemClick('fld_40006414.1');">
[1]<b style="margin: 20px;">FMPIE0</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content" name="fld_40006414.0" onclick="ElemClick('fld_40006414.0');">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    Transmit mailbox empty interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40006418"><details ontoggle="ElemCh('reg_40006418');"><summary>0x40006418<b style="margin: 20px;">ERRSR</b>//   CAN error status register</summary>
<ul>
<li class="content" name="fld_40006418.24" onclick="ElemClick('fld_40006418.24');">
[24:31]<b style="margin: 20px;">REC</b> (def=0x0)    //    Receive error counter
</li>
<li class="content" name="fld_40006418.16" onclick="ElemClick('fld_40006418.16');">
[16:23]<b style="margin: 20px;">TEC</b> (def=0x0)    //    Least significant byte of the 9-bit transmit error counter
</li>
<li class="content" name="fld_40006418.4" onclick="ElemClick('fld_40006418.4');">
[4:6]<b style="margin: 20px;">LEC</b> (def=0x0)    //    Last error code
</li>
<li class="content" name="fld_40006418.2" onclick="ElemClick('fld_40006418.2');">
[2]<b style="margin: 20px;">BOFF</b> (def=0x0)    //    Bus-off flag
</li>
<li class="content" name="fld_40006418.1" onclick="ElemClick('fld_40006418.1');">
[1]<b style="margin: 20px;">EPVF</b> (def=0x0)    //    Error passive flag
</li>
<li class="content" name="fld_40006418.0" onclick="ElemClick('fld_40006418.0');">
[0]<b style="margin: 20px;">EWGF</b> (def=0x0)    //    Error warning flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4000641C"><details ontoggle="ElemCh('reg_4000641C');"><summary>0x4000641C<b style="margin: 20px;">BTIMR</b>//   CAN bit timing register</summary>
<ul>
<li class="content" name="fld_4000641C.31" onclick="ElemClick('fld_4000641C.31');">
[31]<b style="margin: 20px;">SILM</b> (def=0x0)    //    Silent mode (debug)
</li>
<li class="content" name="fld_4000641C.30" onclick="ElemClick('fld_4000641C.30');">
[30]<b style="margin: 20px;">LBKM</b> (def=0x0)    //    Loop back mode (debug)
</li>
<li class="content" name="fld_4000641C.24" onclick="ElemClick('fld_4000641C.24');">
[24:27]<b style="margin: 20px;">SJW</b> (def=0x1)    //    Resynchronization jump width
</li>
<li class="content" name="fld_4000641C.20" onclick="ElemClick('fld_4000641C.20');">
[20:23]<b style="margin: 20px;">TS2</b> (def=0x2)    //    Time segment 2
</li>
<li class="content" name="fld_4000641C.16" onclick="ElemClick('fld_4000641C.16');">
[16:19]<b style="margin: 20px;">TS1</b> (def=0x3)    //    Time segment 1
</li>
<li class="content" name="fld_4000641C.12" onclick="ElemClick('fld_4000641C.12');">
[12:15]<b style="margin: 20px;">BTR_TS1_T</b> (def=0x0)    //    CLAS_LONG_TS1=0;TS1 is TS[3:0](4bit);CLAS_LONG_TS1=1,TS1 is TS[1:0]+BTR_TS1_T[15:12](6bit)
</li>
<li class="content" name="fld_4000641C.0" onclick="ElemClick('fld_4000641C.0');">
[0:9]<b style="margin: 20px;">BRP</b> (def=0x0)    //    minimum time unit length setting value
</li>
</ul>
</details></li>
<li class="content" name="reg_40006420"><details ontoggle="ElemCh('reg_40006420');"><summary>0x40006420<b style="margin: 20px;">TTCTLR</b>//   CAN time trigger control register</summary>
<ul>
<li class="content" name="fld_40006420.17" onclick="ElemClick('fld_40006420.17');">
[17]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Time-triggered mode selection
</li>
<li class="content" name="fld_40006420.16" onclick="ElemClick('fld_40006420.16');">
[16]<b style="margin: 20px;">TIMRST</b> (def=0x0)    //    Internal counter reset control
</li>
<li class="content" name="fld_40006420.0" onclick="ElemClick('fld_40006420.0');">
[0:15]<b style="margin: 20px;">TIMCMV</b> (def=0xFFFF)    //    Internal counter count end value
</li>
</ul>
</details></li>
<li class="content" name="reg_40006424"><details ontoggle="ElemCh('reg_40006424');"><summary>0x40006424<b style="margin: 20px;">TTCNT</b>//   CAN Time Trigger Count Value Register</summary>
<ul>
<li class="content" name="fld_40006424.0" onclick="ElemClick('fld_40006424.0');">
[0:15]<b style="margin: 20px;">TIMCNT</b> (def=0x0)    //    time-triggered count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40006428"><details ontoggle="ElemCh('reg_40006428');"><summary>0x40006428<b style="margin: 20px;">TERR_CNT</b>//   CAN offline recovery error counter</summary>
<ul>
<li class="content" name="fld_40006428.0" onclick="ElemClick('fld_40006428.0');">
[0:8]<b style="margin: 20px;">TX_ERR_CNT</b> (def=0x0)    //    Offline recovery error count values
</li>
</ul>
</details></li>
<li class="content" name="reg_40006580"><details ontoggle="ElemCh('reg_40006580');"><summary>0x40006580<b style="margin: 20px;">TXMI0R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_40006580.21" onclick="ElemClick('fld_40006580.21');">
[21:31]<b style="margin: 20px;">STID_EXID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_40006580.3" onclick="ElemClick('fld_40006580.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_40006580.2" onclick="ElemClick('fld_40006580.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_40006580.1" onclick="ElemClick('fld_40006580.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_40006580.0" onclick="ElemClick('fld_40006580.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_40006584"><details ontoggle="ElemCh('reg_40006584');"><summary>0x40006584<b style="margin: 20px;">TXMDT0R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_40006584.16" onclick="ElemClick('fld_40006584.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_40006584.8" onclick="ElemClick('fld_40006584.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_40006584.0" onclick="ElemClick('fld_40006584.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_40006588"><details ontoggle="ElemCh('reg_40006588');"><summary>0x40006588<b style="margin: 20px;">TXMDL0R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_40006588.24" onclick="ElemClick('fld_40006588.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_40006588.16" onclick="ElemClick('fld_40006588.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_40006588.8" onclick="ElemClick('fld_40006588.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_40006588.0" onclick="ElemClick('fld_40006588.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000658C"><details ontoggle="ElemCh('reg_4000658C');"><summary>0x4000658C<b style="margin: 20px;">TXMDH0R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_4000658C.24" onclick="ElemClick('fld_4000658C.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_4000658C.16" onclick="ElemClick('fld_4000658C.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_4000658C.8" onclick="ElemClick('fld_4000658C.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_4000658C.0" onclick="ElemClick('fld_4000658C.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_40006590"><details ontoggle="ElemCh('reg_40006590');"><summary>0x40006590<b style="margin: 20px;">TXMI1R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_40006590.21" onclick="ElemClick('fld_40006590.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_40006590.3" onclick="ElemClick('fld_40006590.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_40006590.2" onclick="ElemClick('fld_40006590.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_40006590.1" onclick="ElemClick('fld_40006590.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_40006590.0" onclick="ElemClick('fld_40006590.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_40006594"><details ontoggle="ElemCh('reg_40006594');"><summary>0x40006594<b style="margin: 20px;">TXMDT1R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_40006594.16" onclick="ElemClick('fld_40006594.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_40006594.8" onclick="ElemClick('fld_40006594.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_40006594.0" onclick="ElemClick('fld_40006594.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_40006598"><details ontoggle="ElemCh('reg_40006598');"><summary>0x40006598<b style="margin: 20px;">TXMDL1R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_40006598.24" onclick="ElemClick('fld_40006598.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_40006598.16" onclick="ElemClick('fld_40006598.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_40006598.8" onclick="ElemClick('fld_40006598.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_40006598.0" onclick="ElemClick('fld_40006598.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000659C"><details ontoggle="ElemCh('reg_4000659C');"><summary>0x4000659C<b style="margin: 20px;">TXMDH1R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_4000659C.24" onclick="ElemClick('fld_4000659C.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_4000659C.16" onclick="ElemClick('fld_4000659C.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_4000659C.8" onclick="ElemClick('fld_4000659C.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_4000659C.0" onclick="ElemClick('fld_4000659C.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_400065A0"><details ontoggle="ElemCh('reg_400065A0');"><summary>0x400065A0<b style="margin: 20px;">TXMI2R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_400065A0.21" onclick="ElemClick('fld_400065A0.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_400065A0.3" onclick="ElemClick('fld_400065A0.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_400065A0.2" onclick="ElemClick('fld_400065A0.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_400065A0.1" onclick="ElemClick('fld_400065A0.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_400065A0.0" onclick="ElemClick('fld_400065A0.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_400065A4"><details ontoggle="ElemCh('reg_400065A4');"><summary>0x400065A4<b style="margin: 20px;">TXMDT2R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_400065A4.16" onclick="ElemClick('fld_400065A4.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_400065A4.8" onclick="ElemClick('fld_400065A4.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_400065A4.0" onclick="ElemClick('fld_400065A4.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_400065A8"><details ontoggle="ElemCh('reg_400065A8');"><summary>0x400065A8<b style="margin: 20px;">TXMDL2R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_400065A8.24" onclick="ElemClick('fld_400065A8.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_400065A8.16" onclick="ElemClick('fld_400065A8.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_400065A8.8" onclick="ElemClick('fld_400065A8.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_400065A8.0" onclick="ElemClick('fld_400065A8.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400065AC"><details ontoggle="ElemCh('reg_400065AC');"><summary>0x400065AC<b style="margin: 20px;">TXMDH2R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_400065AC.24" onclick="ElemClick('fld_400065AC.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_400065AC.16" onclick="ElemClick('fld_400065AC.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_400065AC.8" onclick="ElemClick('fld_400065AC.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_400065AC.0" onclick="ElemClick('fld_400065AC.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_400065B0"><details ontoggle="ElemCh('reg_400065B0');"><summary>0x400065B0<b style="margin: 20px;">RXMI0R</b>//   CAN receive FIFO mailbox identifier register</summary>
<ul>
<li class="content" name="fld_400065B0.21" onclick="ElemClick('fld_400065B0.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_400065B0.3" onclick="ElemClick('fld_400065B0.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_400065B0.2" onclick="ElemClick('fld_400065B0.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_400065B0.1" onclick="ElemClick('fld_400065B0.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
</ul>
</details></li>
<li class="content" name="reg_400065B4"><details ontoggle="ElemCh('reg_400065B4');"><summary>0x400065B4<b style="margin: 20px;">RXMDT0R</b>//   CAN receive FIFO mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_400065B4.16" onclick="ElemClick('fld_400065B4.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_400065B4.8" onclick="ElemClick('fld_400065B4.8');">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    Filter match index
</li>
<li class="content" name="fld_400065B4.6" onclick="ElemClick('fld_400065B4.6');">
[6]<b style="margin: 20px;">RES</b> (def=0x0)    //    RES bit of the received frame
</li>
<li class="content" name="fld_400065B4.5" onclick="ElemClick('fld_400065B4.5');">
[5]<b style="margin: 20px;">ESI</b> (def=0x0)    //    ESI bit of the received frame
</li>
<li class="content" name="fld_400065B4.4" onclick="ElemClick('fld_400065B4.4');">
[4]<b style="margin: 20px;">BRS</b> (def=0x0)    //    BRS bit of the received frame
</li>
<li class="content" name="fld_400065B4.0" onclick="ElemClick('fld_400065B4.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_400065B8"><details ontoggle="ElemCh('reg_400065B8');"><summary>0x400065B8<b style="margin: 20px;">RXMDL0R</b>//   CAN receive FIFO mailbox data low register</summary>
<ul>
<li class="content" name="fld_400065B8.24" onclick="ElemClick('fld_400065B8.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data Byte 3
</li>
<li class="content" name="fld_400065B8.16" onclick="ElemClick('fld_400065B8.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data Byte 2
</li>
<li class="content" name="fld_400065B8.8" onclick="ElemClick('fld_400065B8.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data Byte 1
</li>
<li class="content" name="fld_400065B8.0" onclick="ElemClick('fld_400065B8.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data Byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400065BC"><details ontoggle="ElemCh('reg_400065BC');"><summary>0x400065BC<b style="margin: 20px;">RXMDH0R</b>//   CAN receive FIFO mailbox data high register</summary>
<ul>
<li class="content" name="fld_400065BC.24" onclick="ElemClick('fld_400065BC.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content" name="fld_400065BC.16" onclick="ElemClick('fld_400065BC.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content" name="fld_400065BC.8" onclick="ElemClick('fld_400065BC.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content" name="fld_400065BC.0" onclick="ElemClick('fld_400065BC.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40006400.59" onclick="ElemClick('isr_40006400.59');">[59]  <b>CAN1_TX</b>    //    CAN TX interrupts</li>
<li class="content" name="isr_40006400.60" onclick="ElemClick('isr_40006400.60');">[60]  <b>CAN1_RX0</b>    //    CAN RX0 interrupts</li>
<li class="content" name="isr_40006400.58" onclick="ElemClick('isr_40006400.58');">[58]  <b>CAN1_SCE</b>    //    CAN SCE interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40006800"><details ontoggle="ElemCh('per_40006800');"><summary>0x40006800<b style="margin: 20px;">CAN2</b>// </summary>
<ul>
<li class="content" name="reg_40006800"><details ontoggle="ElemCh('reg_40006800');"><summary>0x40006800<b style="margin: 20px;">CTLR</b>//   CAN Master control register</summary>
<ul>
<li class="content" name="fld_40006800.17" onclick="ElemClick('fld_40006800.17');">
[17]<b style="margin: 20px;">CFGCANM</b> (def=0x0)    //    Configure CAN offline recovery time
</li>
<li class="content" name="fld_40006800.16" onclick="ElemClick('fld_40006800.16');">
[16]<b style="margin: 20px;">DBF</b> (def=0x1)    //    Debug freeze
</li>
<li class="content" name="fld_40006800.15" onclick="ElemClick('fld_40006800.15');">
[15]<b style="margin: 20px;">RST</b> (def=0x0)    //    Software master reset
</li>
<li class="content" name="fld_40006800.7" onclick="ElemClick('fld_40006800.7');">
[7]<b style="margin: 20px;">TTCM</b> (def=0x0)    //    Time triggered communication mode
</li>
<li class="content" name="fld_40006800.6" onclick="ElemClick('fld_40006800.6');">
[6]<b style="margin: 20px;">ABOM</b> (def=0x0)    //    Automatic bus-off management
</li>
<li class="content" name="fld_40006800.5" onclick="ElemClick('fld_40006800.5');">
[5]<b style="margin: 20px;">AWUM</b> (def=0x0)    //    Automatic wakeup mode
</li>
<li class="content" name="fld_40006800.4" onclick="ElemClick('fld_40006800.4');">
[4]<b style="margin: 20px;">NART</b> (def=0x0)    //    No automatic retransmission
</li>
<li class="content" name="fld_40006800.3" onclick="ElemClick('fld_40006800.3');">
[3]<b style="margin: 20px;">RFLM</b> (def=0x0)    //    Receive FIFO locked mode
</li>
<li class="content" name="fld_40006800.2" onclick="ElemClick('fld_40006800.2');">
[2]<b style="margin: 20px;">TXFP</b> (def=0x0)    //    Transmit FIFO priority
</li>
<li class="content" name="fld_40006800.1" onclick="ElemClick('fld_40006800.1');">
[1]<b style="margin: 20px;">SLEEP</b> (def=0x1)    //    Sleep mode request bit
</li>
<li class="content" name="fld_40006800.0" onclick="ElemClick('fld_40006800.0');">
[0]<b style="margin: 20px;">INRQ</b> (def=0x0)    //    Initialization request
</li>
</ul>
</details></li>
<li class="content" name="reg_40006804"><details ontoggle="ElemCh('reg_40006804');"><summary>0x40006804<b style="margin: 20px;">STATR</b>//   CAN master status register</summary>
<ul>
<li class="content" name="fld_40006804.11" onclick="ElemClick('fld_40006804.11');">
[11]<b style="margin: 20px;">RX</b> (def=0x0)    //    Rx signal
</li>
<li class="content" name="fld_40006804.10" onclick="ElemClick('fld_40006804.10');">
[10]<b style="margin: 20px;">SAMP</b> (def=0x0)    //    Last sample point
</li>
<li class="content" name="fld_40006804.9" onclick="ElemClick('fld_40006804.9');">
[9]<b style="margin: 20px;">RXM</b> (def=0x0)    //    Receive mode
</li>
<li class="content" name="fld_40006804.8" onclick="ElemClick('fld_40006804.8');">
[8]<b style="margin: 20px;">TXM</b> (def=0x0)    //    Transmit mode
</li>
<li class="content" name="fld_40006804.4" onclick="ElemClick('fld_40006804.4');">
[4]<b style="margin: 20px;">SLAKI</b> (def=0x0)    //    Sleep acknowledge interrupt
</li>
<li class="content" name="fld_40006804.3" onclick="ElemClick('fld_40006804.3');">
[3]<b style="margin: 20px;">WKUI</b> (def=0x0)    //    Wakeup interrupt
</li>
<li class="content" name="fld_40006804.2" onclick="ElemClick('fld_40006804.2');">
[2]<b style="margin: 20px;">ERRI</b> (def=0x0)    //    Error interrupt
</li>
<li class="content" name="fld_40006804.1" onclick="ElemClick('fld_40006804.1');">
[1]<b style="margin: 20px;">SLAK</b> (def=0x1)    //    Sleep acknowledge
</li>
<li class="content" name="fld_40006804.0" onclick="ElemClick('fld_40006804.0');">
[0]<b style="margin: 20px;">INAK</b> (def=0x0)    //    Initialization acknowledge
</li>
</ul>
</details></li>
<li class="content" name="reg_40006808"><details ontoggle="ElemCh('reg_40006808');"><summary>0x40006808<b style="margin: 20px;">TSTATR</b>//   CAN transmit status register</summary>
<ul>
<li class="content" name="fld_40006808.31" onclick="ElemClick('fld_40006808.31');">
[31]<b style="margin: 20px;">LOW2</b> (def=0x0)    //    Lowest priority flag for mailbox2
</li>
<li class="content" name="fld_40006808.30" onclick="ElemClick('fld_40006808.30');">
[30]<b style="margin: 20px;">LOW1</b> (def=0x0)    //    Lowest priority flag for mailbox1
</li>
<li class="content" name="fld_40006808.29" onclick="ElemClick('fld_40006808.29');">
[29]<b style="margin: 20px;">LOW0</b> (def=0x0)    //    Lowest priority flag for mailbox0
</li>
<li class="content" name="fld_40006808.28" onclick="ElemClick('fld_40006808.28');">
[28]<b style="margin: 20px;">TME2</b> (def=0x1)    //    Transmit mailbox 2 empty
</li>
<li class="content" name="fld_40006808.27" onclick="ElemClick('fld_40006808.27');">
[27]<b style="margin: 20px;">TME1</b> (def=0x1)    //    Transmit mailbox 1 empty
</li>
<li class="content" name="fld_40006808.26" onclick="ElemClick('fld_40006808.26');">
[26]<b style="margin: 20px;">TME0</b> (def=0x1)    //    Transmit mailbox 0 empty
</li>
<li class="content" name="fld_40006808.24" onclick="ElemClick('fld_40006808.24');">
[24:25]<b style="margin: 20px;">CODE</b> (def=0x0)    //    Mailbox code
</li>
<li class="content" name="fld_40006808.23" onclick="ElemClick('fld_40006808.23');">
[23]<b style="margin: 20px;">ABRQ2</b> (def=0x0)    //    Abort request for mailbox 2
</li>
<li class="content" name="fld_40006808.19" onclick="ElemClick('fld_40006808.19');">
[19]<b style="margin: 20px;">TERR2</b> (def=0x0)    //    Transmission error of mailbox 2
</li>
<li class="content" name="fld_40006808.18" onclick="ElemClick('fld_40006808.18');">
[18]<b style="margin: 20px;">ALST2</b> (def=0x0)    //    Arbitration lost for mailbox 2
</li>
<li class="content" name="fld_40006808.17" onclick="ElemClick('fld_40006808.17');">
[17]<b style="margin: 20px;">TXOK2</b> (def=0x0)    //    Transmission OK of mailbox 2
</li>
<li class="content" name="fld_40006808.16" onclick="ElemClick('fld_40006808.16');">
[16]<b style="margin: 20px;">RQCP2</b> (def=0x0)    //    Request completed mailbox2
</li>
<li class="content" name="fld_40006808.15" onclick="ElemClick('fld_40006808.15');">
[15]<b style="margin: 20px;">ABRQ1</b> (def=0x0)    //    Abort request for mailbox 1
</li>
<li class="content" name="fld_40006808.11" onclick="ElemClick('fld_40006808.11');">
[11]<b style="margin: 20px;">TERR1</b> (def=0x0)    //    Transmission error of mailbox1
</li>
<li class="content" name="fld_40006808.10" onclick="ElemClick('fld_40006808.10');">
[10]<b style="margin: 20px;">ALST1</b> (def=0x0)    //    Arbitration lost for mailbox1
</li>
<li class="content" name="fld_40006808.9" onclick="ElemClick('fld_40006808.9');">
[9]<b style="margin: 20px;">TXOK1</b> (def=0x0)    //    Transmission OK of mailbox1
</li>
<li class="content" name="fld_40006808.8" onclick="ElemClick('fld_40006808.8');">
[8]<b style="margin: 20px;">RQCP1</b> (def=0x0)    //    Request completed mailbox1
</li>
<li class="content" name="fld_40006808.7" onclick="ElemClick('fld_40006808.7');">
[7]<b style="margin: 20px;">ABRQ0</b> (def=0x0)    //    Abort request for mailbox0
</li>
<li class="content" name="fld_40006808.3" onclick="ElemClick('fld_40006808.3');">
[3]<b style="margin: 20px;">TERR0</b> (def=0x0)    //    Transmission error of mailbox0
</li>
<li class="content" name="fld_40006808.2" onclick="ElemClick('fld_40006808.2');">
[2]<b style="margin: 20px;">ALST0</b> (def=0x0)    //    Arbitration lost for mailbox0
</li>
<li class="content" name="fld_40006808.1" onclick="ElemClick('fld_40006808.1');">
[1]<b style="margin: 20px;">TXOK0</b> (def=0x0)    //    Transmission OK of mailbox0
</li>
<li class="content" name="fld_40006808.0" onclick="ElemClick('fld_40006808.0');">
[0]<b style="margin: 20px;">RQCP0</b> (def=0x0)    //    Request completed mailbox0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000680C"><details ontoggle="ElemCh('reg_4000680C');"><summary>0x4000680C<b style="margin: 20px;">RFIFO0</b>//   CAN receive FIFO 0 register</summary>
<ul>
<li class="content" name="fld_4000680C.5" onclick="ElemClick('fld_4000680C.5');">
[5]<b style="margin: 20px;">RFOM0</b> (def=0x0)    //    Release FIFO 0 output mailbox
</li>
<li class="content" name="fld_4000680C.4" onclick="ElemClick('fld_4000680C.4');">
[4]<b style="margin: 20px;">FOVR0</b> (def=0x0)    //    FIFO 0 overrun
</li>
<li class="content" name="fld_4000680C.3" onclick="ElemClick('fld_4000680C.3');">
[3]<b style="margin: 20px;">FULL0</b> (def=0x0)    //    FIFO 0 full
</li>
<li class="content" name="fld_4000680C.0" onclick="ElemClick('fld_4000680C.0');">
[0:1]<b style="margin: 20px;">FMP0</b> (def=0x0)    //    FIFO 0 message pending
</li>
</ul>
</details></li>
<li class="content" name="reg_40006814"><details ontoggle="ElemCh('reg_40006814');"><summary>0x40006814<b style="margin: 20px;">INTENR</b>//   CAN interrupt enable register</summary>
<ul>
<li class="content" name="fld_40006814.17" onclick="ElemClick('fld_40006814.17');">
[17]<b style="margin: 20px;">SLKIE</b> (def=0x0)    //    Sleep interrupt enable
</li>
<li class="content" name="fld_40006814.16" onclick="ElemClick('fld_40006814.16');">
[16]<b style="margin: 20px;">WKUIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
<li class="content" name="fld_40006814.15" onclick="ElemClick('fld_40006814.15');">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40006814.11" onclick="ElemClick('fld_40006814.11');">
[11]<b style="margin: 20px;">LECIE</b> (def=0x0)    //    Last error code interrupt enable
</li>
<li class="content" name="fld_40006814.10" onclick="ElemClick('fld_40006814.10');">
[10]<b style="margin: 20px;">BOFIE</b> (def=0x0)    //    Bus-off interrupt enable
</li>
<li class="content" name="fld_40006814.9" onclick="ElemClick('fld_40006814.9');">
[9]<b style="margin: 20px;">EPVIE</b> (def=0x0)    //    Error passive interrupt enable
</li>
<li class="content" name="fld_40006814.8" onclick="ElemClick('fld_40006814.8');">
[8]<b style="margin: 20px;">EWGIE</b> (def=0x0)    //    Error warning interrupt enable
</li>
<li class="content" name="fld_40006814.6" onclick="ElemClick('fld_40006814.6');">
[6]<b style="margin: 20px;">FOVIE1</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content" name="fld_40006814.5" onclick="ElemClick('fld_40006814.5');">
[5]<b style="margin: 20px;">FFIE1</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content" name="fld_40006814.4" onclick="ElemClick('fld_40006814.4');">
[4]<b style="margin: 20px;">FMPIE1</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content" name="fld_40006814.3" onclick="ElemClick('fld_40006814.3');">
[3]<b style="margin: 20px;">FOVIE0</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content" name="fld_40006814.2" onclick="ElemClick('fld_40006814.2');">
[2]<b style="margin: 20px;">FFIE0</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content" name="fld_40006814.1" onclick="ElemClick('fld_40006814.1');">
[1]<b style="margin: 20px;">FMPIE0</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content" name="fld_40006814.0" onclick="ElemClick('fld_40006814.0');">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    Transmit mailbox empty interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40006818"><details ontoggle="ElemCh('reg_40006818');"><summary>0x40006818<b style="margin: 20px;">ERRSR</b>//   CAN error status register</summary>
<ul>
<li class="content" name="fld_40006818.24" onclick="ElemClick('fld_40006818.24');">
[24:31]<b style="margin: 20px;">REC</b> (def=0x0)    //    Receive error counter
</li>
<li class="content" name="fld_40006818.16" onclick="ElemClick('fld_40006818.16');">
[16:23]<b style="margin: 20px;">TEC</b> (def=0x0)    //    Least significant byte of the 9-bit transmit error counter
</li>
<li class="content" name="fld_40006818.4" onclick="ElemClick('fld_40006818.4');">
[4:6]<b style="margin: 20px;">LEC</b> (def=0x0)    //    Last error code
</li>
<li class="content" name="fld_40006818.2" onclick="ElemClick('fld_40006818.2');">
[2]<b style="margin: 20px;">BOFF</b> (def=0x0)    //    Bus-off flag
</li>
<li class="content" name="fld_40006818.1" onclick="ElemClick('fld_40006818.1');">
[1]<b style="margin: 20px;">EPVF</b> (def=0x0)    //    Error passive flag
</li>
<li class="content" name="fld_40006818.0" onclick="ElemClick('fld_40006818.0');">
[0]<b style="margin: 20px;">EWGF</b> (def=0x0)    //    Error warning flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4000681C"><details ontoggle="ElemCh('reg_4000681C');"><summary>0x4000681C<b style="margin: 20px;">BTIMR</b>//   CAN bit timing register</summary>
<ul>
<li class="content" name="fld_4000681C.31" onclick="ElemClick('fld_4000681C.31');">
[31]<b style="margin: 20px;">SILM</b> (def=0x0)    //    Silent mode (debug)
</li>
<li class="content" name="fld_4000681C.30" onclick="ElemClick('fld_4000681C.30');">
[30]<b style="margin: 20px;">LBKM</b> (def=0x0)    //    Loop back mode (debug)
</li>
<li class="content" name="fld_4000681C.24" onclick="ElemClick('fld_4000681C.24');">
[24:27]<b style="margin: 20px;">SJW</b> (def=0x1)    //    Resynchronization jump width
</li>
<li class="content" name="fld_4000681C.20" onclick="ElemClick('fld_4000681C.20');">
[20:23]<b style="margin: 20px;">TS2</b> (def=0x2)    //    Time segment 2
</li>
<li class="content" name="fld_4000681C.16" onclick="ElemClick('fld_4000681C.16');">
[16:19]<b style="margin: 20px;">TS1</b> (def=0x3)    //    Time segment 1
</li>
<li class="content" name="fld_4000681C.12" onclick="ElemClick('fld_4000681C.12');">
[12:15]<b style="margin: 20px;">BTR_TS1_T</b> (def=0x0)    //    CLAS_LONG_TS1=0;TS1 is TS[3:0](4bit);CLAS_LONG_TS1=1,TS1 is TS[1:0]+BTR_TS1_T[15:12](6bit)
</li>
<li class="content" name="fld_4000681C.0" onclick="ElemClick('fld_4000681C.0');">
[0:9]<b style="margin: 20px;">BRP</b> (def=0x0)    //    minimum time unit length setting value
</li>
</ul>
</details></li>
<li class="content" name="reg_40006820"><details ontoggle="ElemCh('reg_40006820');"><summary>0x40006820<b style="margin: 20px;">TTCTLR</b>//   CAN time trigger control register</summary>
<ul>
<li class="content" name="fld_40006820.17" onclick="ElemClick('fld_40006820.17');">
[17]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Time-triggered mode selection
</li>
<li class="content" name="fld_40006820.16" onclick="ElemClick('fld_40006820.16');">
[16]<b style="margin: 20px;">TIMRST</b> (def=0x0)    //    Internal counter reset control
</li>
<li class="content" name="fld_40006820.0" onclick="ElemClick('fld_40006820.0');">
[0:15]<b style="margin: 20px;">TIMCMV</b> (def=0xFFFF)    //    Internal counter count end value
</li>
</ul>
</details></li>
<li class="content" name="reg_40006824"><details ontoggle="ElemCh('reg_40006824');"><summary>0x40006824<b style="margin: 20px;">TTCNT</b>//   CAN Time Trigger Count Value Register</summary>
<ul>
<li class="content" name="fld_40006824.0" onclick="ElemClick('fld_40006824.0');">
[0:15]<b style="margin: 20px;">TIMCNT</b> (def=0x0)    //    time-triggered count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40006828"><details ontoggle="ElemCh('reg_40006828');"><summary>0x40006828<b style="margin: 20px;">TERR_CNT</b>//   CAN offline recovery error counter</summary>
<ul>
<li class="content" name="fld_40006828.0" onclick="ElemClick('fld_40006828.0');">
[0:8]<b style="margin: 20px;">TX_ERR_CNT</b> (def=0x0)    //    Offline recovery error count values
</li>
</ul>
</details></li>
<li class="content" name="reg_40006980"><details ontoggle="ElemCh('reg_40006980');"><summary>0x40006980<b style="margin: 20px;">TXMI0R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_40006980.21" onclick="ElemClick('fld_40006980.21');">
[21:31]<b style="margin: 20px;">STID_EXID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_40006980.3" onclick="ElemClick('fld_40006980.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_40006980.2" onclick="ElemClick('fld_40006980.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_40006980.1" onclick="ElemClick('fld_40006980.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_40006980.0" onclick="ElemClick('fld_40006980.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_40006984"><details ontoggle="ElemCh('reg_40006984');"><summary>0x40006984<b style="margin: 20px;">TXMDT0R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_40006984.16" onclick="ElemClick('fld_40006984.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_40006984.8" onclick="ElemClick('fld_40006984.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_40006984.0" onclick="ElemClick('fld_40006984.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_40006988"><details ontoggle="ElemCh('reg_40006988');"><summary>0x40006988<b style="margin: 20px;">TXMDL0R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_40006988.24" onclick="ElemClick('fld_40006988.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_40006988.16" onclick="ElemClick('fld_40006988.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_40006988.8" onclick="ElemClick('fld_40006988.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_40006988.0" onclick="ElemClick('fld_40006988.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000698C"><details ontoggle="ElemCh('reg_4000698C');"><summary>0x4000698C<b style="margin: 20px;">TXMDH0R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_4000698C.24" onclick="ElemClick('fld_4000698C.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_4000698C.16" onclick="ElemClick('fld_4000698C.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_4000698C.8" onclick="ElemClick('fld_4000698C.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_4000698C.0" onclick="ElemClick('fld_4000698C.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_40006990"><details ontoggle="ElemCh('reg_40006990');"><summary>0x40006990<b style="margin: 20px;">TXMI1R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_40006990.21" onclick="ElemClick('fld_40006990.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_40006990.3" onclick="ElemClick('fld_40006990.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_40006990.2" onclick="ElemClick('fld_40006990.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_40006990.1" onclick="ElemClick('fld_40006990.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_40006990.0" onclick="ElemClick('fld_40006990.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_40006994"><details ontoggle="ElemCh('reg_40006994');"><summary>0x40006994<b style="margin: 20px;">TXMDT1R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_40006994.16" onclick="ElemClick('fld_40006994.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_40006994.8" onclick="ElemClick('fld_40006994.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_40006994.0" onclick="ElemClick('fld_40006994.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_40006998"><details ontoggle="ElemCh('reg_40006998');"><summary>0x40006998<b style="margin: 20px;">TXMDL1R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_40006998.24" onclick="ElemClick('fld_40006998.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_40006998.16" onclick="ElemClick('fld_40006998.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_40006998.8" onclick="ElemClick('fld_40006998.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_40006998.0" onclick="ElemClick('fld_40006998.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000699C"><details ontoggle="ElemCh('reg_4000699C');"><summary>0x4000699C<b style="margin: 20px;">TXMDH1R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_4000699C.24" onclick="ElemClick('fld_4000699C.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_4000699C.16" onclick="ElemClick('fld_4000699C.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_4000699C.8" onclick="ElemClick('fld_4000699C.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_4000699C.0" onclick="ElemClick('fld_4000699C.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_400069A0"><details ontoggle="ElemCh('reg_400069A0');"><summary>0x400069A0<b style="margin: 20px;">TXMI2R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_400069A0.21" onclick="ElemClick('fld_400069A0.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_400069A0.3" onclick="ElemClick('fld_400069A0.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_400069A0.2" onclick="ElemClick('fld_400069A0.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_400069A0.1" onclick="ElemClick('fld_400069A0.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_400069A0.0" onclick="ElemClick('fld_400069A0.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_400069A4"><details ontoggle="ElemCh('reg_400069A4');"><summary>0x400069A4<b style="margin: 20px;">TXMDT2R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_400069A4.16" onclick="ElemClick('fld_400069A4.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_400069A4.8" onclick="ElemClick('fld_400069A4.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_400069A4.0" onclick="ElemClick('fld_400069A4.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_400069A8"><details ontoggle="ElemCh('reg_400069A8');"><summary>0x400069A8<b style="margin: 20px;">TXMDL2R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_400069A8.24" onclick="ElemClick('fld_400069A8.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_400069A8.16" onclick="ElemClick('fld_400069A8.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_400069A8.8" onclick="ElemClick('fld_400069A8.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_400069A8.0" onclick="ElemClick('fld_400069A8.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400069AC"><details ontoggle="ElemCh('reg_400069AC');"><summary>0x400069AC<b style="margin: 20px;">TXMDH2R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_400069AC.24" onclick="ElemClick('fld_400069AC.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_400069AC.16" onclick="ElemClick('fld_400069AC.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_400069AC.8" onclick="ElemClick('fld_400069AC.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_400069AC.0" onclick="ElemClick('fld_400069AC.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_400069B0"><details ontoggle="ElemCh('reg_400069B0');"><summary>0x400069B0<b style="margin: 20px;">RXMI0R</b>//   CAN receive FIFO mailbox identifier register</summary>
<ul>
<li class="content" name="fld_400069B0.21" onclick="ElemClick('fld_400069B0.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_400069B0.3" onclick="ElemClick('fld_400069B0.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_400069B0.2" onclick="ElemClick('fld_400069B0.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_400069B0.1" onclick="ElemClick('fld_400069B0.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
</ul>
</details></li>
<li class="content" name="reg_400069B4"><details ontoggle="ElemCh('reg_400069B4');"><summary>0x400069B4<b style="margin: 20px;">RXMDT0R</b>//   CAN receive FIFO mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_400069B4.16" onclick="ElemClick('fld_400069B4.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_400069B4.8" onclick="ElemClick('fld_400069B4.8');">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    Filter match index
</li>
<li class="content" name="fld_400069B4.6" onclick="ElemClick('fld_400069B4.6');">
[6]<b style="margin: 20px;">RES</b> (def=0x0)    //    RES bit of the received frame
</li>
<li class="content" name="fld_400069B4.5" onclick="ElemClick('fld_400069B4.5');">
[5]<b style="margin: 20px;">ESI</b> (def=0x0)    //    ESI bit of the received frame
</li>
<li class="content" name="fld_400069B4.4" onclick="ElemClick('fld_400069B4.4');">
[4]<b style="margin: 20px;">BRS</b> (def=0x0)    //    BRS bit of the received frame
</li>
<li class="content" name="fld_400069B4.0" onclick="ElemClick('fld_400069B4.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_400069B8"><details ontoggle="ElemCh('reg_400069B8');"><summary>0x400069B8<b style="margin: 20px;">RXMDL0R</b>//   CAN receive FIFO mailbox data low register</summary>
<ul>
<li class="content" name="fld_400069B8.24" onclick="ElemClick('fld_400069B8.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data Byte 3
</li>
<li class="content" name="fld_400069B8.16" onclick="ElemClick('fld_400069B8.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data Byte 2
</li>
<li class="content" name="fld_400069B8.8" onclick="ElemClick('fld_400069B8.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data Byte 1
</li>
<li class="content" name="fld_400069B8.0" onclick="ElemClick('fld_400069B8.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data Byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400069BC"><details ontoggle="ElemCh('reg_400069BC');"><summary>0x400069BC<b style="margin: 20px;">RXMDH0R</b>//   CAN receive FIFO mailbox data high register</summary>
<ul>
<li class="content" name="fld_400069BC.24" onclick="ElemClick('fld_400069BC.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content" name="fld_400069BC.16" onclick="ElemClick('fld_400069BC.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content" name="fld_400069BC.8" onclick="ElemClick('fld_400069BC.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content" name="fld_400069BC.0" onclick="ElemClick('fld_400069BC.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40006800.113" onclick="ElemClick('isr_40006800.113');">[113]  <b>CAN2_TX</b>    //    CAN TX interrupts</li>
<li class="content" name="isr_40006800.114" onclick="ElemClick('isr_40006800.114');">[114]  <b>CAN2_RX0</b>    //    CAN RX0 interrupts</li>
<li class="content" name="isr_40006800.112" onclick="ElemClick('isr_40006800.112');">[112]  <b>CAN2_SCE</b>    //    CAN SCE interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40007800"><details ontoggle="ElemCh('per_40007800');"><summary>0x40007800<b style="margin: 20px;">CAN3</b>// </summary>
<ul>
<li class="content" name="reg_40007800"><details ontoggle="ElemCh('reg_40007800');"><summary>0x40007800<b style="margin: 20px;">CTLR</b>//   CAN Master control register</summary>
<ul>
<li class="content" name="fld_40007800.17" onclick="ElemClick('fld_40007800.17');">
[17]<b style="margin: 20px;">CFGCANM</b> (def=0x0)    //    Configure CAN offline recovery time
</li>
<li class="content" name="fld_40007800.16" onclick="ElemClick('fld_40007800.16');">
[16]<b style="margin: 20px;">DBF</b> (def=0x1)    //    Debug freeze
</li>
<li class="content" name="fld_40007800.15" onclick="ElemClick('fld_40007800.15');">
[15]<b style="margin: 20px;">RST</b> (def=0x0)    //    Software master reset
</li>
<li class="content" name="fld_40007800.7" onclick="ElemClick('fld_40007800.7');">
[7]<b style="margin: 20px;">TTCM</b> (def=0x0)    //    Time triggered communication mode
</li>
<li class="content" name="fld_40007800.6" onclick="ElemClick('fld_40007800.6');">
[6]<b style="margin: 20px;">ABOM</b> (def=0x0)    //    Automatic bus-off management
</li>
<li class="content" name="fld_40007800.5" onclick="ElemClick('fld_40007800.5');">
[5]<b style="margin: 20px;">AWUM</b> (def=0x0)    //    Automatic wakeup mode
</li>
<li class="content" name="fld_40007800.4" onclick="ElemClick('fld_40007800.4');">
[4]<b style="margin: 20px;">NART</b> (def=0x0)    //    No automatic retransmission
</li>
<li class="content" name="fld_40007800.3" onclick="ElemClick('fld_40007800.3');">
[3]<b style="margin: 20px;">RFLM</b> (def=0x0)    //    Receive FIFO locked mode
</li>
<li class="content" name="fld_40007800.2" onclick="ElemClick('fld_40007800.2');">
[2]<b style="margin: 20px;">TXFP</b> (def=0x0)    //    Transmit FIFO priority
</li>
<li class="content" name="fld_40007800.1" onclick="ElemClick('fld_40007800.1');">
[1]<b style="margin: 20px;">SLEEP</b> (def=0x1)    //    Sleep mode request bit
</li>
<li class="content" name="fld_40007800.0" onclick="ElemClick('fld_40007800.0');">
[0]<b style="margin: 20px;">INRQ</b> (def=0x0)    //    Initialization request
</li>
</ul>
</details></li>
<li class="content" name="reg_40007804"><details ontoggle="ElemCh('reg_40007804');"><summary>0x40007804<b style="margin: 20px;">STATR</b>//   CAN master status register</summary>
<ul>
<li class="content" name="fld_40007804.11" onclick="ElemClick('fld_40007804.11');">
[11]<b style="margin: 20px;">RX</b> (def=0x0)    //    Rx signal
</li>
<li class="content" name="fld_40007804.10" onclick="ElemClick('fld_40007804.10');">
[10]<b style="margin: 20px;">SAMP</b> (def=0x0)    //    Last sample point
</li>
<li class="content" name="fld_40007804.9" onclick="ElemClick('fld_40007804.9');">
[9]<b style="margin: 20px;">RXM</b> (def=0x0)    //    Receive mode
</li>
<li class="content" name="fld_40007804.8" onclick="ElemClick('fld_40007804.8');">
[8]<b style="margin: 20px;">TXM</b> (def=0x0)    //    Transmit mode
</li>
<li class="content" name="fld_40007804.4" onclick="ElemClick('fld_40007804.4');">
[4]<b style="margin: 20px;">SLAKI</b> (def=0x0)    //    Sleep acknowledge interrupt
</li>
<li class="content" name="fld_40007804.3" onclick="ElemClick('fld_40007804.3');">
[3]<b style="margin: 20px;">WKUI</b> (def=0x0)    //    Wakeup interrupt
</li>
<li class="content" name="fld_40007804.2" onclick="ElemClick('fld_40007804.2');">
[2]<b style="margin: 20px;">ERRI</b> (def=0x0)    //    Error interrupt
</li>
<li class="content" name="fld_40007804.1" onclick="ElemClick('fld_40007804.1');">
[1]<b style="margin: 20px;">SLAK</b> (def=0x1)    //    Sleep acknowledge
</li>
<li class="content" name="fld_40007804.0" onclick="ElemClick('fld_40007804.0');">
[0]<b style="margin: 20px;">INAK</b> (def=0x0)    //    Initialization acknowledge
</li>
</ul>
</details></li>
<li class="content" name="reg_40007808"><details ontoggle="ElemCh('reg_40007808');"><summary>0x40007808<b style="margin: 20px;">TSTATR</b>//   CAN transmit status register</summary>
<ul>
<li class="content" name="fld_40007808.31" onclick="ElemClick('fld_40007808.31');">
[31]<b style="margin: 20px;">LOW2</b> (def=0x0)    //    Lowest priority flag for mailbox2
</li>
<li class="content" name="fld_40007808.30" onclick="ElemClick('fld_40007808.30');">
[30]<b style="margin: 20px;">LOW1</b> (def=0x0)    //    Lowest priority flag for mailbox1
</li>
<li class="content" name="fld_40007808.29" onclick="ElemClick('fld_40007808.29');">
[29]<b style="margin: 20px;">LOW0</b> (def=0x0)    //    Lowest priority flag for mailbox0
</li>
<li class="content" name="fld_40007808.28" onclick="ElemClick('fld_40007808.28');">
[28]<b style="margin: 20px;">TME2</b> (def=0x1)    //    Transmit mailbox 2 empty
</li>
<li class="content" name="fld_40007808.27" onclick="ElemClick('fld_40007808.27');">
[27]<b style="margin: 20px;">TME1</b> (def=0x1)    //    Transmit mailbox 1 empty
</li>
<li class="content" name="fld_40007808.26" onclick="ElemClick('fld_40007808.26');">
[26]<b style="margin: 20px;">TME0</b> (def=0x1)    //    Transmit mailbox 0 empty
</li>
<li class="content" name="fld_40007808.24" onclick="ElemClick('fld_40007808.24');">
[24:25]<b style="margin: 20px;">CODE</b> (def=0x0)    //    Mailbox code
</li>
<li class="content" name="fld_40007808.23" onclick="ElemClick('fld_40007808.23');">
[23]<b style="margin: 20px;">ABRQ2</b> (def=0x0)    //    Abort request for mailbox 2
</li>
<li class="content" name="fld_40007808.19" onclick="ElemClick('fld_40007808.19');">
[19]<b style="margin: 20px;">TERR2</b> (def=0x0)    //    Transmission error of mailbox 2
</li>
<li class="content" name="fld_40007808.18" onclick="ElemClick('fld_40007808.18');">
[18]<b style="margin: 20px;">ALST2</b> (def=0x0)    //    Arbitration lost for mailbox 2
</li>
<li class="content" name="fld_40007808.17" onclick="ElemClick('fld_40007808.17');">
[17]<b style="margin: 20px;">TXOK2</b> (def=0x0)    //    Transmission OK of mailbox 2
</li>
<li class="content" name="fld_40007808.16" onclick="ElemClick('fld_40007808.16');">
[16]<b style="margin: 20px;">RQCP2</b> (def=0x0)    //    Request completed mailbox2
</li>
<li class="content" name="fld_40007808.15" onclick="ElemClick('fld_40007808.15');">
[15]<b style="margin: 20px;">ABRQ1</b> (def=0x0)    //    Abort request for mailbox 1
</li>
<li class="content" name="fld_40007808.11" onclick="ElemClick('fld_40007808.11');">
[11]<b style="margin: 20px;">TERR1</b> (def=0x0)    //    Transmission error of mailbox1
</li>
<li class="content" name="fld_40007808.10" onclick="ElemClick('fld_40007808.10');">
[10]<b style="margin: 20px;">ALST1</b> (def=0x0)    //    Arbitration lost for mailbox1
</li>
<li class="content" name="fld_40007808.9" onclick="ElemClick('fld_40007808.9');">
[9]<b style="margin: 20px;">TXOK1</b> (def=0x0)    //    Transmission OK of mailbox1
</li>
<li class="content" name="fld_40007808.8" onclick="ElemClick('fld_40007808.8');">
[8]<b style="margin: 20px;">RQCP1</b> (def=0x0)    //    Request completed mailbox1
</li>
<li class="content" name="fld_40007808.7" onclick="ElemClick('fld_40007808.7');">
[7]<b style="margin: 20px;">ABRQ0</b> (def=0x0)    //    Abort request for mailbox0
</li>
<li class="content" name="fld_40007808.3" onclick="ElemClick('fld_40007808.3');">
[3]<b style="margin: 20px;">TERR0</b> (def=0x0)    //    Transmission error of mailbox0
</li>
<li class="content" name="fld_40007808.2" onclick="ElemClick('fld_40007808.2');">
[2]<b style="margin: 20px;">ALST0</b> (def=0x0)    //    Arbitration lost for mailbox0
</li>
<li class="content" name="fld_40007808.1" onclick="ElemClick('fld_40007808.1');">
[1]<b style="margin: 20px;">TXOK0</b> (def=0x0)    //    Transmission OK of mailbox0
</li>
<li class="content" name="fld_40007808.0" onclick="ElemClick('fld_40007808.0');">
[0]<b style="margin: 20px;">RQCP0</b> (def=0x0)    //    Request completed mailbox0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000780C"><details ontoggle="ElemCh('reg_4000780C');"><summary>0x4000780C<b style="margin: 20px;">RFIFO0</b>//   CAN receive FIFO 0 register</summary>
<ul>
<li class="content" name="fld_4000780C.5" onclick="ElemClick('fld_4000780C.5');">
[5]<b style="margin: 20px;">RFOM0</b> (def=0x0)    //    Release FIFO 0 output mailbox
</li>
<li class="content" name="fld_4000780C.4" onclick="ElemClick('fld_4000780C.4');">
[4]<b style="margin: 20px;">FOVR0</b> (def=0x0)    //    FIFO 0 overrun
</li>
<li class="content" name="fld_4000780C.3" onclick="ElemClick('fld_4000780C.3');">
[3]<b style="margin: 20px;">FULL0</b> (def=0x0)    //    FIFO 0 full
</li>
<li class="content" name="fld_4000780C.0" onclick="ElemClick('fld_4000780C.0');">
[0:1]<b style="margin: 20px;">FMP0</b> (def=0x0)    //    FIFO 0 message pending
</li>
</ul>
</details></li>
<li class="content" name="reg_40007814"><details ontoggle="ElemCh('reg_40007814');"><summary>0x40007814<b style="margin: 20px;">INTENR</b>//   CAN interrupt enable register</summary>
<ul>
<li class="content" name="fld_40007814.17" onclick="ElemClick('fld_40007814.17');">
[17]<b style="margin: 20px;">SLKIE</b> (def=0x0)    //    Sleep interrupt enable
</li>
<li class="content" name="fld_40007814.16" onclick="ElemClick('fld_40007814.16');">
[16]<b style="margin: 20px;">WKUIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
<li class="content" name="fld_40007814.15" onclick="ElemClick('fld_40007814.15');">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40007814.11" onclick="ElemClick('fld_40007814.11');">
[11]<b style="margin: 20px;">LECIE</b> (def=0x0)    //    Last error code interrupt enable
</li>
<li class="content" name="fld_40007814.10" onclick="ElemClick('fld_40007814.10');">
[10]<b style="margin: 20px;">BOFIE</b> (def=0x0)    //    Bus-off interrupt enable
</li>
<li class="content" name="fld_40007814.9" onclick="ElemClick('fld_40007814.9');">
[9]<b style="margin: 20px;">EPVIE</b> (def=0x0)    //    Error passive interrupt enable
</li>
<li class="content" name="fld_40007814.8" onclick="ElemClick('fld_40007814.8');">
[8]<b style="margin: 20px;">EWGIE</b> (def=0x0)    //    Error warning interrupt enable
</li>
<li class="content" name="fld_40007814.6" onclick="ElemClick('fld_40007814.6');">
[6]<b style="margin: 20px;">FOVIE1</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content" name="fld_40007814.5" onclick="ElemClick('fld_40007814.5');">
[5]<b style="margin: 20px;">FFIE1</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content" name="fld_40007814.4" onclick="ElemClick('fld_40007814.4');">
[4]<b style="margin: 20px;">FMPIE1</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content" name="fld_40007814.3" onclick="ElemClick('fld_40007814.3');">
[3]<b style="margin: 20px;">FOVIE0</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content" name="fld_40007814.2" onclick="ElemClick('fld_40007814.2');">
[2]<b style="margin: 20px;">FFIE0</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content" name="fld_40007814.1" onclick="ElemClick('fld_40007814.1');">
[1]<b style="margin: 20px;">FMPIE0</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content" name="fld_40007814.0" onclick="ElemClick('fld_40007814.0');">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    Transmit mailbox empty interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40007818"><details ontoggle="ElemCh('reg_40007818');"><summary>0x40007818<b style="margin: 20px;">ERRSR</b>//   CAN error status register</summary>
<ul>
<li class="content" name="fld_40007818.24" onclick="ElemClick('fld_40007818.24');">
[24:31]<b style="margin: 20px;">REC</b> (def=0x0)    //    Receive error counter
</li>
<li class="content" name="fld_40007818.16" onclick="ElemClick('fld_40007818.16');">
[16:23]<b style="margin: 20px;">TEC</b> (def=0x0)    //    Least significant byte of the 9-bit transmit error counter
</li>
<li class="content" name="fld_40007818.4" onclick="ElemClick('fld_40007818.4');">
[4:6]<b style="margin: 20px;">LEC</b> (def=0x0)    //    Last error code
</li>
<li class="content" name="fld_40007818.2" onclick="ElemClick('fld_40007818.2');">
[2]<b style="margin: 20px;">BOFF</b> (def=0x0)    //    Bus-off flag
</li>
<li class="content" name="fld_40007818.1" onclick="ElemClick('fld_40007818.1');">
[1]<b style="margin: 20px;">EPVF</b> (def=0x0)    //    Error passive flag
</li>
<li class="content" name="fld_40007818.0" onclick="ElemClick('fld_40007818.0');">
[0]<b style="margin: 20px;">EWGF</b> (def=0x0)    //    Error warning flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4000781C"><details ontoggle="ElemCh('reg_4000781C');"><summary>0x4000781C<b style="margin: 20px;">BTIMR</b>//   CAN bit timing register</summary>
<ul>
<li class="content" name="fld_4000781C.31" onclick="ElemClick('fld_4000781C.31');">
[31]<b style="margin: 20px;">SILM</b> (def=0x0)    //    Silent mode (debug)
</li>
<li class="content" name="fld_4000781C.30" onclick="ElemClick('fld_4000781C.30');">
[30]<b style="margin: 20px;">LBKM</b> (def=0x0)    //    Loop back mode (debug)
</li>
<li class="content" name="fld_4000781C.24" onclick="ElemClick('fld_4000781C.24');">
[24:27]<b style="margin: 20px;">SJW</b> (def=0x1)    //    Resynchronization jump width
</li>
<li class="content" name="fld_4000781C.20" onclick="ElemClick('fld_4000781C.20');">
[20:23]<b style="margin: 20px;">TS2</b> (def=0x2)    //    Time segment 2
</li>
<li class="content" name="fld_4000781C.16" onclick="ElemClick('fld_4000781C.16');">
[16:19]<b style="margin: 20px;">TS1</b> (def=0x3)    //    Time segment 1
</li>
<li class="content" name="fld_4000781C.12" onclick="ElemClick('fld_4000781C.12');">
[12:15]<b style="margin: 20px;">BTR_TS1_T</b> (def=0x0)    //    CLAS_LONG_TS1=0;TS1 is TS[3:0](4bit);CLAS_LONG_TS1=1,TS1 is TS[1:0]+BTR_TS1_T[15:12](6bit)
</li>
<li class="content" name="fld_4000781C.0" onclick="ElemClick('fld_4000781C.0');">
[0:9]<b style="margin: 20px;">BRP</b> (def=0x0)    //    minimum time unit length setting value
</li>
</ul>
</details></li>
<li class="content" name="reg_40007820"><details ontoggle="ElemCh('reg_40007820');"><summary>0x40007820<b style="margin: 20px;">TTCTLR</b>//   CAN time trigger control register</summary>
<ul>
<li class="content" name="fld_40007820.17" onclick="ElemClick('fld_40007820.17');">
[17]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Time-triggered mode selection
</li>
<li class="content" name="fld_40007820.16" onclick="ElemClick('fld_40007820.16');">
[16]<b style="margin: 20px;">TIMRST</b> (def=0x0)    //    Internal counter reset control
</li>
<li class="content" name="fld_40007820.0" onclick="ElemClick('fld_40007820.0');">
[0:15]<b style="margin: 20px;">TIMCMV</b> (def=0xFFFF)    //    Internal counter count end value
</li>
</ul>
</details></li>
<li class="content" name="reg_40007824"><details ontoggle="ElemCh('reg_40007824');"><summary>0x40007824<b style="margin: 20px;">TTCNT</b>//   CAN Time Trigger Count Value Register</summary>
<ul>
<li class="content" name="fld_40007824.0" onclick="ElemClick('fld_40007824.0');">
[0:15]<b style="margin: 20px;">TIMCNT</b> (def=0x0)    //    time-triggered count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40007828"><details ontoggle="ElemCh('reg_40007828');"><summary>0x40007828<b style="margin: 20px;">TERR_CNT</b>//   CAN offline recovery error counter</summary>
<ul>
<li class="content" name="fld_40007828.0" onclick="ElemClick('fld_40007828.0');">
[0:8]<b style="margin: 20px;">TX_ERR_CNT</b> (def=0x0)    //    Offline recovery error count values
</li>
</ul>
</details></li>
<li class="content" name="reg_40007980"><details ontoggle="ElemCh('reg_40007980');"><summary>0x40007980<b style="margin: 20px;">TXMI0R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_40007980.21" onclick="ElemClick('fld_40007980.21');">
[21:31]<b style="margin: 20px;">STID_EXID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_40007980.3" onclick="ElemClick('fld_40007980.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_40007980.2" onclick="ElemClick('fld_40007980.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_40007980.1" onclick="ElemClick('fld_40007980.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_40007980.0" onclick="ElemClick('fld_40007980.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_40007984"><details ontoggle="ElemCh('reg_40007984');"><summary>0x40007984<b style="margin: 20px;">TXMDT0R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_40007984.16" onclick="ElemClick('fld_40007984.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_40007984.8" onclick="ElemClick('fld_40007984.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_40007984.0" onclick="ElemClick('fld_40007984.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_40007988"><details ontoggle="ElemCh('reg_40007988');"><summary>0x40007988<b style="margin: 20px;">TXMDL0R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_40007988.24" onclick="ElemClick('fld_40007988.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_40007988.16" onclick="ElemClick('fld_40007988.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_40007988.8" onclick="ElemClick('fld_40007988.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_40007988.0" onclick="ElemClick('fld_40007988.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000798C"><details ontoggle="ElemCh('reg_4000798C');"><summary>0x4000798C<b style="margin: 20px;">TXMDH0R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_4000798C.24" onclick="ElemClick('fld_4000798C.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_4000798C.16" onclick="ElemClick('fld_4000798C.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_4000798C.8" onclick="ElemClick('fld_4000798C.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_4000798C.0" onclick="ElemClick('fld_4000798C.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_40007990"><details ontoggle="ElemCh('reg_40007990');"><summary>0x40007990<b style="margin: 20px;">TXMI1R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_40007990.21" onclick="ElemClick('fld_40007990.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_40007990.3" onclick="ElemClick('fld_40007990.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_40007990.2" onclick="ElemClick('fld_40007990.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_40007990.1" onclick="ElemClick('fld_40007990.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_40007990.0" onclick="ElemClick('fld_40007990.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_40007994"><details ontoggle="ElemCh('reg_40007994');"><summary>0x40007994<b style="margin: 20px;">TXMDT1R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_40007994.16" onclick="ElemClick('fld_40007994.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_40007994.8" onclick="ElemClick('fld_40007994.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_40007994.0" onclick="ElemClick('fld_40007994.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_40007998"><details ontoggle="ElemCh('reg_40007998');"><summary>0x40007998<b style="margin: 20px;">TXMDL1R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_40007998.24" onclick="ElemClick('fld_40007998.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_40007998.16" onclick="ElemClick('fld_40007998.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_40007998.8" onclick="ElemClick('fld_40007998.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_40007998.0" onclick="ElemClick('fld_40007998.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_4000799C"><details ontoggle="ElemCh('reg_4000799C');"><summary>0x4000799C<b style="margin: 20px;">TXMDH1R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_4000799C.24" onclick="ElemClick('fld_4000799C.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_4000799C.16" onclick="ElemClick('fld_4000799C.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_4000799C.8" onclick="ElemClick('fld_4000799C.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_4000799C.0" onclick="ElemClick('fld_4000799C.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_400079A0"><details ontoggle="ElemCh('reg_400079A0');"><summary>0x400079A0<b style="margin: 20px;">TXMI2R</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content" name="fld_400079A0.21" onclick="ElemClick('fld_400079A0.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_400079A0.3" onclick="ElemClick('fld_400079A0.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_400079A0.2" onclick="ElemClick('fld_400079A0.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_400079A0.1" onclick="ElemClick('fld_400079A0.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content" name="fld_400079A0.0" onclick="ElemClick('fld_400079A0.0');">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content" name="reg_400079A4"><details ontoggle="ElemCh('reg_400079A4');"><summary>0x400079A4<b style="margin: 20px;">TXMDT2R</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_400079A4.16" onclick="ElemClick('fld_400079A4.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_400079A4.8" onclick="ElemClick('fld_400079A4.8');">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content" name="fld_400079A4.0" onclick="ElemClick('fld_400079A4.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_400079A8"><details ontoggle="ElemCh('reg_400079A8');"><summary>0x400079A8<b style="margin: 20px;">TXMDL2R</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content" name="fld_400079A8.24" onclick="ElemClick('fld_400079A8.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content" name="fld_400079A8.16" onclick="ElemClick('fld_400079A8.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content" name="fld_400079A8.8" onclick="ElemClick('fld_400079A8.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content" name="fld_400079A8.0" onclick="ElemClick('fld_400079A8.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400079AC"><details ontoggle="ElemCh('reg_400079AC');"><summary>0x400079AC<b style="margin: 20px;">TXMDH2R</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content" name="fld_400079AC.24" onclick="ElemClick('fld_400079AC.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content" name="fld_400079AC.16" onclick="ElemClick('fld_400079AC.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content" name="fld_400079AC.8" onclick="ElemClick('fld_400079AC.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content" name="fld_400079AC.0" onclick="ElemClick('fld_400079AC.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content" name="reg_400079B0"><details ontoggle="ElemCh('reg_400079B0');"><summary>0x400079B0<b style="margin: 20px;">RXMI0R</b>//   CAN receive FIFO mailbox identifier register</summary>
<ul>
<li class="content" name="fld_400079B0.21" onclick="ElemClick('fld_400079B0.21');">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content" name="fld_400079B0.3" onclick="ElemClick('fld_400079B0.3');">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content" name="fld_400079B0.2" onclick="ElemClick('fld_400079B0.2');">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content" name="fld_400079B0.1" onclick="ElemClick('fld_400079B0.1');">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
</ul>
</details></li>
<li class="content" name="reg_400079B4"><details ontoggle="ElemCh('reg_400079B4');"><summary>0x400079B4<b style="margin: 20px;">RXMDT0R</b>//   CAN receive FIFO mailbox data length control and time stamp register</summary>
<ul>
<li class="content" name="fld_400079B4.16" onclick="ElemClick('fld_400079B4.16');">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content" name="fld_400079B4.8" onclick="ElemClick('fld_400079B4.8');">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    Filter match index
</li>
<li class="content" name="fld_400079B4.6" onclick="ElemClick('fld_400079B4.6');">
[6]<b style="margin: 20px;">RES</b> (def=0x0)    //    RES bit of the received frame
</li>
<li class="content" name="fld_400079B4.5" onclick="ElemClick('fld_400079B4.5');">
[5]<b style="margin: 20px;">ESI</b> (def=0x0)    //    ESI bit of the received frame
</li>
<li class="content" name="fld_400079B4.4" onclick="ElemClick('fld_400079B4.4');">
[4]<b style="margin: 20px;">BRS</b> (def=0x0)    //    BRS bit of the received frame
</li>
<li class="content" name="fld_400079B4.0" onclick="ElemClick('fld_400079B4.0');">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content" name="reg_400079B8"><details ontoggle="ElemCh('reg_400079B8');"><summary>0x400079B8<b style="margin: 20px;">RXMDL0R</b>//   CAN receive FIFO mailbox data low register</summary>
<ul>
<li class="content" name="fld_400079B8.24" onclick="ElemClick('fld_400079B8.24');">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data Byte 3
</li>
<li class="content" name="fld_400079B8.16" onclick="ElemClick('fld_400079B8.16');">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data Byte 2
</li>
<li class="content" name="fld_400079B8.8" onclick="ElemClick('fld_400079B8.8');">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data Byte 1
</li>
<li class="content" name="fld_400079B8.0" onclick="ElemClick('fld_400079B8.0');">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data Byte 0
</li>
</ul>
</details></li>
<li class="content" name="reg_400079BC"><details ontoggle="ElemCh('reg_400079BC');"><summary>0x400079BC<b style="margin: 20px;">RXMDH0R</b>//   CAN receive FIFO mailbox data high register</summary>
<ul>
<li class="content" name="fld_400079BC.24" onclick="ElemClick('fld_400079BC.24');">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content" name="fld_400079BC.16" onclick="ElemClick('fld_400079BC.16');">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content" name="fld_400079BC.8" onclick="ElemClick('fld_400079BC.8');">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content" name="fld_400079BC.0" onclick="ElemClick('fld_400079BC.0');">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40007800.137" onclick="ElemClick('isr_40007800.137');">[137]  <b>CAN3_TX</b>    //    CAN TX interrupts</li>
<li class="content" name="isr_40007800.138" onclick="ElemClick('isr_40007800.138');">[138]  <b>CAN3_RX0</b>    //    CAN RX0 interrupts</li>
<li class="content" name="isr_40007800.136" onclick="ElemClick('isr_40007800.136');">[136]  <b>CAN3_SCE</b>    //    CAN SCE interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40025800"><details ontoggle="ElemCh('per_40025800');"><summary>0x40025800<b style="margin: 20px;">DVP</b>// Digital Video Port</summary>
<ul>
<li class="content" name="reg_40025800"><details ontoggle="ElemCh('reg_40025800');"><summary>0x40025800<b style="margin: 20px;">CR0</b>//   Digital Video control register (DVP_CR0)</summary>
<ul>
<li class="content" name="fld_40025800.0" onclick="ElemClick('fld_40025800.0');">
[0]<b style="margin: 20px;">RB_DVP_ENABLE</b> (def=0x0)    //    DVP enable
</li>
<li class="content" name="fld_40025800.1" onclick="ElemClick('fld_40025800.1');">
[1]<b style="margin: 20px;">RB_DVP_V_POLAR</b> (def=0x0)    //    DVP VSYNC polarity control
</li>
<li class="content" name="fld_40025800.2" onclick="ElemClick('fld_40025800.2');">
[2]<b style="margin: 20px;">RB_DVP_H_POLAR</b> (def=0x0)    //    DVP HSYNC polarity control
</li>
<li class="content" name="fld_40025800.3" onclick="ElemClick('fld_40025800.3');">
[3]<b style="margin: 20px;">RB_DVP_P_POLAR</b> (def=0x0)    //    DVP PCLK polarity control
</li>
<li class="content" name="fld_40025800.4" onclick="ElemClick('fld_40025800.4');">
[4:5]<b style="margin: 20px;">RB_DVP_MSK_DAT_MOD</b> (def=0x0)    //    DVP data mode
</li>
<li class="content" name="fld_40025800.6" onclick="ElemClick('fld_40025800.6');">
[6]<b style="margin: 20px;">RB_DVP_JPEG</b> (def=0x0)    //    DVP JPEG mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025801"><details ontoggle="ElemCh('reg_40025801');"><summary>0x40025801<b style="margin: 20px;">CR1</b>//   Digital Video control register (DVP_CR1)</summary>
<ul>
<li class="content" name="fld_40025801.0" onclick="ElemClick('fld_40025801.0');">
[0]<b style="margin: 20px;">RB_DVP_DMA_ENABLE</b> (def=0x0)    //    DVP dma enable
</li>
<li class="content" name="fld_40025801.1" onclick="ElemClick('fld_40025801.1');">
[1]<b style="margin: 20px;">RB_DVP_ALL_CLR</b> (def=0x1)    //    DVP all clear
</li>
<li class="content" name="fld_40025801.2" onclick="ElemClick('fld_40025801.2');">
[2]<b style="margin: 20px;">RB_DVP_RCV_CLR</b> (def=0x1)    //    DVP receive logic clear
</li>
<li class="content" name="fld_40025801.3" onclick="ElemClick('fld_40025801.3');">
[3]<b style="margin: 20px;">RB_DVP_BUF_TOG</b> (def=0x0)    //    DVP bug toggle by software
</li>
<li class="content" name="fld_40025801.4" onclick="ElemClick('fld_40025801.4');">
[4]<b style="margin: 20px;">RB_DVP_CM</b> (def=0x0)    //    DVP capture mode
</li>
<li class="content" name="fld_40025801.5" onclick="ElemClick('fld_40025801.5');">
[5]<b style="margin: 20px;">RB_DVP_CROP</b> (def=0x0)    //    DVP Crop feature enable
</li>
<li class="content" name="fld_40025801.6" onclick="ElemClick('fld_40025801.6');">
[6:7]<b style="margin: 20px;">RB_DVP_FCRC</b> (def=0x0)    //    DVP frame capture rate control
</li>
</ul>
</details></li>
<li class="content" name="reg_40025802"><details ontoggle="ElemCh('reg_40025802');"><summary>0x40025802<b style="margin: 20px;">IER</b>//   Digital Video Interrupt register (DVP_IER)</summary>
<ul>
<li class="content" name="fld_40025802.0" onclick="ElemClick('fld_40025802.0');">
[0]<b style="margin: 20px;">RB_DVP_IE_STR_FRM</b> (def=0x0)    //    DVP frame start interrupt enable
</li>
<li class="content" name="fld_40025802.1" onclick="ElemClick('fld_40025802.1');">
[1]<b style="margin: 20px;">RB_DVP_IE_ROW_DONE</b> (def=0x0)    //    DVP row received done interrupt enable
</li>
<li class="content" name="fld_40025802.2" onclick="ElemClick('fld_40025802.2');">
[2]<b style="margin: 20px;">RB_DVP_IE_FRM_DONE</b> (def=0x0)    //    DVP frame received done interrupt enable
</li>
<li class="content" name="fld_40025802.3" onclick="ElemClick('fld_40025802.3');">
[3]<b style="margin: 20px;">RB_DVP_IE_FIFO_OV</b> (def=0x0)    //    DVP receive fifo overflow interrupt enable
</li>
<li class="content" name="fld_40025802.4" onclick="ElemClick('fld_40025802.4');">
[4]<b style="margin: 20px;">RB_DVP_IE_STP_FRM</b> (def=0x0)    //    DVP frame stop interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40025804"><details ontoggle="ElemCh('reg_40025804');"><summary>0x40025804<b style="margin: 20px;">ROW_NUM</b>//   Image line count configuration register (DVP_ROW_NUM)</summary>
<ul>
<li class="content" name="fld_40025804.0" onclick="ElemClick('fld_40025804.0');">
[0:15]<b style="margin: 20px;">RB_DVP_ROW_NUM</b> (def=0x0)    //    The number of rows of frame image data
</li>
</ul>
</details></li>
<li class="content" name="reg_40025806"><details ontoggle="ElemCh('reg_40025806');"><summary>0x40025806<b style="margin: 20px;">COL_NUM</b>//   Image column number configuration register (DVP_COL_NUM)</summary>
<ul>
<li class="content" name="fld_40025806.0" onclick="ElemClick('fld_40025806.0');">
[0:15]<b style="margin: 20px;">RB_DVP_COL_NUM</b> (def=0x0)    //    Number of PCLK cycles for row data
</li>
</ul>
</details></li>
<li class="content" name="reg_40025808"><details ontoggle="ElemCh('reg_40025808');"><summary>0x40025808<b style="margin: 20px;">DMA_BUF0</b>//   Digital Video DMA address register (DVP_DMA_BUF0)</summary>
<ul>
<li class="content" name="fld_40025808.0" onclick="ElemClick('fld_40025808.0');">
[0:31]<b style="margin: 20px;">RB_DVP_DMA_BUF0</b> (def=0x0)    //    DMA receive address 0
</li>
</ul>
</details></li>
<li class="content" name="reg_4002580C"><details ontoggle="ElemCh('reg_4002580C');"><summary>0x4002580C<b style="margin: 20px;">DMA_BUF1</b>//   Digital Video DMA address register (DVP_DMA_BUF1)</summary>
<ul>
<li class="content" name="fld_4002580C.0" onclick="ElemClick('fld_4002580C.0');">
[0:31]<b style="margin: 20px;">RB_DVP_DMA_BUF1</b> (def=0x0)    //    DMA receive address 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40025810"><details ontoggle="ElemCh('reg_40025810');"><summary>0x40025810<b style="margin: 20px;">IFR</b>//   Digital Video Flag register (DVP_IFR)</summary>
<ul>
<li class="content" name="fld_40025810.0" onclick="ElemClick('fld_40025810.0');">
[0]<b style="margin: 20px;">RB_DVP_IF_STR_FRM</b> (def=0x0)    //    DVP frame start interrupt enable
</li>
<li class="content" name="fld_40025810.1" onclick="ElemClick('fld_40025810.1');">
[1]<b style="margin: 20px;">RB_DVP_IF_ROW_DONE</b> (def=0x0)    //    DVP row received done interrupt enable
</li>
<li class="content" name="fld_40025810.2" onclick="ElemClick('fld_40025810.2');">
[2]<b style="margin: 20px;">RB_DVP_IF_FRM_DONE</b> (def=0x0)    //    DVP frame received done interrupt enable
</li>
<li class="content" name="fld_40025810.3" onclick="ElemClick('fld_40025810.3');">
[3]<b style="margin: 20px;">RB_DVP_IF_FIFO_OV</b> (def=0x0)    //    DVP receive fifo overflow interrupt enable
</li>
<li class="content" name="fld_40025810.4" onclick="ElemClick('fld_40025810.4');">
[4]<b style="margin: 20px;">RB_DVP_IF_STP_FRM</b> (def=0x0)    //    DVP frame stop interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40025811"><details ontoggle="ElemCh('reg_40025811');"><summary>0x40025811<b style="margin: 20px;">STATUS</b>//   Digital Video STATUS register (DVP_STATUS)</summary>
<ul>
<li class="content" name="fld_40025811.0" onclick="ElemClick('fld_40025811.0');">
[0]<b style="margin: 20px;">RB_DVP_FIFO_RDY</b> (def=0x0)    //    DVP frame start interrupt enable
</li>
<li class="content" name="fld_40025811.1" onclick="ElemClick('fld_40025811.1');">
[1]<b style="margin: 20px;">RB_DVP_FIFO_FULL</b> (def=0x0)    //    DVP row received done interrupt enable
</li>
<li class="content" name="fld_40025811.2" onclick="ElemClick('fld_40025811.2');">
[2]<b style="margin: 20px;">RB_DVP_FIFO_OV</b> (def=0x0)    //    DVP frame received done interrupt enable
</li>
<li class="content" name="fld_40025811.4" onclick="ElemClick('fld_40025811.4');">
[4:6]<b style="margin: 20px;">RB_DVP_MSK_FIFO_CNT</b> (def=0x0)    //    DVP receive fifo overflow interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40025814"><details ontoggle="ElemCh('reg_40025814');"><summary>0x40025814<b style="margin: 20px;">ROW_CNT</b>//   Digital Video line counter register (DVP_ROW_CNT)</summary>
<ul>
<li class="content" name="fld_40025814.0" onclick="ElemClick('fld_40025814.0');">
[0:15]<b style="margin: 20px;">RB_DVP_ROW_CNT</b> (def=0x0)    //    The number of rows of frame image data
</li>
</ul>
</details></li>
<li class="content" name="reg_40025818"><details ontoggle="ElemCh('reg_40025818');"><summary>0x40025818<b style="margin: 20px;">HOFFCNT</b>//   Digital Video horizontal displacement register (DVP_HOFFCNT)</summary>
<ul>
<li class="content" name="fld_40025818.0" onclick="ElemClick('fld_40025818.0');">
[0:15]<b style="margin: 20px;">RB_DVP_HOFFCNT</b> (def=0x0)    //    Number of PCLK cycles for row data
</li>
</ul>
</details></li>
<li class="content" name="reg_4002581A"><details ontoggle="ElemCh('reg_4002581A');"><summary>0x4002581A<b style="margin: 20px;">VST</b>//   Digital Video line number register (DVP_VST)</summary>
<ul>
<li class="content" name="fld_4002581A.0" onclick="ElemClick('fld_4002581A.0');">
[0:15]<b style="margin: 20px;">RB_DVP_VST</b> (def=0x0)    //    The number of lines captured by the image
</li>
</ul>
</details></li>
<li class="content" name="reg_4002581C"><details ontoggle="ElemCh('reg_4002581C');"><summary>0x4002581C<b style="margin: 20px;">CAPCNT</b>//   Digital Video Capture count register (DVP_CAPCNT)</summary>
<ul>
<li class="content" name="fld_4002581C.0" onclick="ElemClick('fld_4002581C.0');">
[0:15]<b style="margin: 20px;">RB_DVP_CAPCNT</b> (def=0x0)    //    Number of PCLK cycles captured by clipping window
</li>
</ul>
</details></li>
<li class="content" name="reg_4002581E"><details ontoggle="ElemCh('reg_4002581E');"><summary>0x4002581E<b style="margin: 20px;">VLINE</b>//   Digital Video Vertical line count register (DVP_VLINE)</summary>
<ul>
<li class="content" name="fld_4002581E.0" onclick="ElemClick('fld_4002581E.0');">
[0:15]<b style="margin: 20px;">RB_DVP_VLINE</b> (def=0x0)    //    Crop the number of rows captured by window
</li>
</ul>
</details></li>
<li class="content" name="reg_40025820"><details ontoggle="ElemCh('reg_40025820');"><summary>0x40025820<b style="margin: 20px;">DR</b>//   Digital Video Data register (DVP_DR)</summary>
<ul>
<li class="content" name="fld_40025820.0" onclick="ElemClick('fld_40025820.0');">
[0:31]<b style="margin: 20px;">RB_DVP_DR</b> (def=0x0)    //    Prevent DMA overflow
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40025800.120" onclick="ElemClick('isr_40025800.120');">[120]  <b>DVP</b>    //    DVP global Interrupt interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40023C00"><details ontoggle="ElemCh('per_40023C00');"><summary>0x40023C00<b style="margin: 20px;">RNG</b>// Random number generator</summary>
<ul>
<li class="content" name="reg_40023C00"><details ontoggle="ElemCh('reg_40023C00');"><summary>0x40023C00<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content" name="fld_40023C00.3" onclick="ElemClick('fld_40023C00.3');">
[3]<b style="margin: 20px;">IE</b> (def=0x0)    //    Interrupt enable
</li>
<li class="content" name="fld_40023C00.2" onclick="ElemClick('fld_40023C00.2');">
[2]<b style="margin: 20px;">RNGEN</b> (def=0x0)    //    Random number generator enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40023C04"><details ontoggle="ElemCh('reg_40023C04');"><summary>0x40023C04<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content" name="fld_40023C04.6" onclick="ElemClick('fld_40023C04.6');">
[6]<b style="margin: 20px;">SEIS</b> (def=0x0)    //    Seed error interrupt status
</li>
<li class="content" name="fld_40023C04.5" onclick="ElemClick('fld_40023C04.5');">
[5]<b style="margin: 20px;">CEIS</b> (def=0x0)    //    Clock error interrupt status
</li>
<li class="content" name="fld_40023C04.2" onclick="ElemClick('fld_40023C04.2');">
[2]<b style="margin: 20px;">SECS</b> (def=0x0)    //    Seed error current status
</li>
<li class="content" name="fld_40023C04.1" onclick="ElemClick('fld_40023C04.1');">
[1]<b style="margin: 20px;">CECS</b> (def=0x0)    //    Clock error current status
</li>
<li class="content" name="fld_40023C04.0" onclick="ElemClick('fld_40023C04.0');">
[0]<b style="margin: 20px;">DRDY</b> (def=0x0)    //    Data ready
</li>
</ul>
</details></li>
<li class="content" name="reg_40023C08"><details ontoggle="ElemCh('reg_40023C08');"><summary>0x40023C08<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content" name="fld_40023C08.0" onclick="ElemClick('fld_40023C08.0');">
[0:31]<b style="margin: 20px;">RNDATA</b> (def=0x0)    //    Random data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40023C00.146" onclick="ElemClick('isr_40023C00.146');">[146]  <b>RNG</b>    //    RNG interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40027C00"><details ontoggle="ElemCh('per_40027C00');"><summary>0x40027C00<b style="margin: 20px;">SERDES</b>// Serial-parallel interconversion controller and transceiver</summary>
<ul>
<li class="content" name="reg_40027C00"><details ontoggle="ElemCh('reg_40027C00');"><summary>0x40027C00<b style="margin: 20px;">SERDES1_CTRL</b>//   SERDESx Control Register</summary>
<ul>
<li class="content" name="fld_40027C00.18" onclick="ElemClick('fld_40027C00.18');">
[18]<b style="margin: 20px;">ALIGN_EN</b> (def=0x1)    //    A ALIGN signal is inserted at the time of transmission, and it is highly effective to solve t
</li>
<li class="content" name="fld_40027C00.17" onclick="ElemClick('fld_40027C00.17');">
[17]<b style="margin: 20px;">CONT_EN</b> (def=0x0)    //    Replace the SYNC at idle with CONT and scrambling data to reduce EMI
</li>
<li class="content" name="fld_40027C00.15" onclick="ElemClick('fld_40027C00.15');">
[15]<b style="margin: 20px;">TX_PWR_UP</b> (def=0x0)    //    Power-on enable bit of transmit module
</li>
<li class="content" name="fld_40027C00.14" onclick="ElemClick('fld_40027C00.14');">
[14]<b style="margin: 20px;">RX_PWR_UP</b> (def=0x0)    //    Receiver module power-up enable bit
</li>
<li class="content" name="fld_40027C00.7" onclick="ElemClick('fld_40027C00.7');">
[7]<b style="margin: 20px;">DMA_EN</b> (def=0x0)    //    DMA enables
</li>
<li class="content" name="fld_40027C00.6" onclick="ElemClick('fld_40027C00.6');">
[6]<b style="margin: 20px;">TX_EN</b> (def=0x0)    //    Send Enable
</li>
<li class="content" name="fld_40027C00.5" onclick="ElemClick('fld_40027C00.5');">
[5]<b style="margin: 20px;">RX_EN</b> (def=0x0)    //    Receiver Enable
</li>
<li class="content" name="fld_40027C00.4" onclick="ElemClick('fld_40027C00.4');">
[4]<b style="margin: 20px;">RX_POLARITY</b> (def=0x0)    //    RXN/RXP signal exchange
</li>
<li class="content" name="fld_40027C00.3" onclick="ElemClick('fld_40027C00.3');">
[3]<b style="margin: 20px;">INT_BUSY_EN</b> (def=0x0)    //    The SERDES transmission is complete, and the interruption flag is not cleared
</li>
<li class="content" name="fld_40027C00.2" onclick="ElemClick('fld_40027C00.2');">
[2]<b style="margin: 20px;">RESET_PHY</b> (def=0x1)    //    SERDES Physical Layer Software Reset Control Bits
</li>
<li class="content" name="fld_40027C00.1" onclick="ElemClick('fld_40027C00.1');">
[1]<b style="margin: 20px;">RESET_LINK</b> (def=0x1)    //    SERDES Link Layer Software Reset Control Bits
</li>
<li class="content" name="fld_40027C00.0" onclick="ElemClick('fld_40027C00.0');">
[0]<b style="margin: 20px;">CLR_ALL</b> (def=0x1)    //    Clear the SERDES interrupt flag and FIFO
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C04"><details ontoggle="ElemCh('reg_40027C04');"><summary>0x40027C04<b style="margin: 20px;">SERDES1_INT_EN</b>//   SERDESx interrupt enable register</summary>
<ul>
<li class="content" name="fld_40027C04.5" onclick="ElemClick('fld_40027C04.5');">
[5]<b style="margin: 20px;">COMINIT_IE</b> (def=0x0)    //    COMIT RECEIVE INTERRUPT ENABLES
</li>
<li class="content" name="fld_40027C04.3" onclick="ElemClick('fld_40027C04.3');">
[3]<b style="margin: 20px;">FIFO_OV_IE</b> (def=0x0)    //    FIFO overflow interrupt enabled
</li>
<li class="content" name="fld_40027C04.2" onclick="ElemClick('fld_40027C04.2');">
[2]<b style="margin: 20px;">RECV_DONE_IE</b> (def=0x0)    //    Receive Completion Interrupt Enables
</li>
<li class="content" name="fld_40027C04.1" onclick="ElemClick('fld_40027C04.1');">
[1]<b style="margin: 20px;">TRAN_DONE_IE_RECV_ERR_IE</b> (def=0x0)    //    Transmission Mode: Interrupt Enabled for Transmission Completion; Receive Mode: Receive CRC Err
</li>
<li class="content" name="fld_40027C04.0" onclick="ElemClick('fld_40027C04.0');">
[0]<b style="margin: 20px;">PHYRDY_IE</b> (def=0x0)    //    PHYS-LAYER READY INTERRUPT ENABLES
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C08"><details ontoggle="ElemCh('reg_40027C08');"><summary>0x40027C08<b style="margin: 20px;">SERDES1_INT_FS</b>//   SERDESx Interrupt Flag/Status Register</summary>
<ul>
<li class="content" name="fld_40027C08.28" onclick="ElemClick('fld_40027C08.28');">
[28:31]<b style="margin: 20px;">TX_SEQ_NUM</b> (def=0x0)    //    LINK_INIT automatically clears when it is valid
</li>
<li class="content" name="fld_40027C08.24" onclick="ElemClick('fld_40027C08.24');">
[24:27]<b style="margin: 20px;">RX_SEQ_NUM</b> (def=0x0)    //    In the receive mode, the received COMINT is automatically cleared
</li>
<li class="content" name="fld_40027C08.21" onclick="ElemClick('fld_40027C08.21');">
[21]<b style="margin: 20px;">R_FIFO_RDY</b> (def=0x0)    //    SERDES receives FIFO data readiness status
</li>
<li class="content" name="fld_40027C08.20" onclick="ElemClick('fld_40027C08.20');">
[20]<b style="margin: 20px;">LINK_FREE</b> (def=0x0)    //    The SERDES link layer sends the idle status bits
</li>
<li class="content" name="fld_40027C08.19" onclick="ElemClick('fld_40027C08.19');">
[19]<b style="margin: 20px;">PLL_LOCK</b> (def=0x0)    //    The PLL locks the status bit
</li>
<li class="content" name="fld_40027C08.18" onclick="ElemClick('fld_40027C08.18');">
[18]<b style="margin: 20px;">RECV_CRC_OK</b> (def=0x0)    //    The receive dataframe checks the status bit, detects it after RECV_DONE interrupt, and update
</li>
<li class="content" name="fld_40027C08.17" onclick="ElemClick('fld_40027C08.17');">
[17]<b style="margin: 20px;">RX_SEQ_MATCH</b> (def=0x0)    //    Receive SEQ_NUM match status bits
</li>
<li class="content" name="fld_40027C08.16" onclick="ElemClick('fld_40027C08.16');">
[16]<b style="margin: 20px;">PHYRDY</b> (def=0x0)    //    The physical layer READY status bit
</li>
<li class="content" name="fld_40027C08.5" onclick="ElemClick('fld_40027C08.5');">
[5]<b style="margin: 20px;">COMINIT_IF</b> (def=0x0)    //    COMIT receives the interrupt flag
</li>
<li class="content" name="fld_40027C08.3" onclick="ElemClick('fld_40027C08.3');">
[3]<b style="margin: 20px;">FIFO_OV_IF</b> (def=0x0)    //    FIFO overflows the interrupt flag
</li>
<li class="content" name="fld_40027C08.2" onclick="ElemClick('fld_40027C08.2');">
[2]<b style="margin: 20px;">RECV_DONE_IF</b> (def=0x0)    //    Receive the Interrupt Completion flag
</li>
<li class="content" name="fld_40027C08.1" onclick="ElemClick('fld_40027C08.1');">
[1]<b style="margin: 20px;">TRAN_DONE_IF_RECV_ERR_IF</b> (def=0x0)    //    Sending Mode: The signal of the interrupt is completed. Receive Mode: Receives the CRC error in
</li>
<li class="content" name="fld_40027C08.0" onclick="ElemClick('fld_40027C08.0');">
[0]<b style="margin: 20px;">PHYRDY_IF</b> (def=0x0)    //    The physical layer READY interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C0C"><details ontoggle="ElemCh('reg_40027C0C');"><summary>0x40027C0C<b style="margin: 20px;">SERDES1_RTX_CTRL</b>//   SERDESx Transceiver Controller</summary>
<ul>
<li class="content" name="fld_40027C0C.18" onclick="ElemClick('fld_40027C0C.18');">
[18]<b style="margin: 20px;">BUF_MODE</b> (def=0x0)    //    Double-buffered control bit
</li>
<li class="content" name="fld_40027C0C.17" onclick="ElemClick('fld_40027C0C.17');">
[17]<b style="margin: 20px;">TX_VLD</b> (def=0x0)    //    The sent packet is valid, zeroed by the software, and the bit is returned and synchronized with the
</li>
<li class="content" name="fld_40027C0C.16" onclick="ElemClick('fld_40027C0C.16');">
[16]<b style="margin: 20px;">LINK_INIT</b> (def=0x0)    //    This bit is 1 and sends a LINK initialization packet
</li>
<li class="content" name="fld_40027C0C.0" onclick="ElemClick('fld_40027C0C.0');">
[0:15]<b style="margin: 20px;">SERDES_TX_LEN</b> (def=0x0)    //    Number of data bytes sent, the lower 2 bits are fixed at 0 (4-byte aligned)
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C10"><details ontoggle="ElemCh('reg_40027C10');"><summary>0x40027C10<b style="margin: 20px;">SERDES1_RX_LEN0</b>//   SERDESx Receive Length 0 Register</summary>
<ul>
<li class="content" name="fld_40027C10.0" onclick="ElemClick('fld_40027C10.0');">
[0:15]<b style="margin: 20px;">SERDES_RX_LEN0</b> (def=0x0)    //    The packet length of the last received data, with the lowest 2 digits fixed at 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C14"><details ontoggle="ElemCh('reg_40027C14');"><summary>0x40027C14<b style="margin: 20px;">SERDES1_DATA0</b>//   SERDESx Data 0 Buffer Register</summary>
<ul>
<li class="content" name="fld_40027C14.0" onclick="ElemClick('fld_40027C14.0');">
[0:31]<b style="margin: 20px;">SERDES_DATA0</b> (def=0x0)    //    SERDES data buffer 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C18"><details ontoggle="ElemCh('reg_40027C18');"><summary>0x40027C18<b style="margin: 20px;">SERDES1_DMA0</b>//   Start address register</summary>
<ul>
<li class="content" name="fld_40027C18.0" onclick="ElemClick('fld_40027C18.0');">
[0:31]<b style="margin: 20px;">SERDES_DMA0</b> (def=0x0)    //    Buffer 0 start address, in receive mode, the software needs to align the lower 4 fixed bits 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C1C"><details ontoggle="ElemCh('reg_40027C1C');"><summary>0x40027C1C<b style="margin: 20px;">SERDES1_RX_LEN1</b>//   SERDESx Receive Length 1 Register</summary>
<ul>
<li class="content" name="fld_40027C1C.0" onclick="ElemClick('fld_40027C1C.0');">
[0:15]<b style="margin: 20px;">SERDES_RX_LEN1</b> (def=0x0)    //    The packet length of the last received data, with the lowest 2 digits fixed at 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C20"><details ontoggle="ElemCh('reg_40027C20');"><summary>0x40027C20<b style="margin: 20px;">SERDES1_DATA1</b>//   SERDESx Data 1 Buffer Register</summary>
<ul>
<li class="content" name="fld_40027C20.0" onclick="ElemClick('fld_40027C20.0');">
[0:31]<b style="margin: 20px;">SERDES_DATA1</b> (def=0x0)    //    SERDES data buffer 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C24"><details ontoggle="ElemCh('reg_40027C24');"><summary>0x40027C24<b style="margin: 20px;">SERDES1_DMA1</b>//   Start address register</summary>
<ul>
<li class="content" name="fld_40027C24.0" onclick="ElemClick('fld_40027C24.0');">
[0:31]<b style="margin: 20px;">SERDES_DMA1</b> (def=0x0)    //    Buffer 0 start address, in receive mode, the software needs to align the lower 4 fixed bits 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C40"><details ontoggle="ElemCh('reg_40027C40');"><summary>0x40027C40<b style="margin: 20px;">SERDES2_CTRL</b>//   SERDESx Control Register</summary>
<ul>
<li class="content" name="fld_40027C40.18" onclick="ElemClick('fld_40027C40.18');">
[18]<b style="margin: 20px;">ALIGN_EN</b> (def=0x1)    //    A ALIGN signal is inserted at the time of transmission, and it is highly effective to solve t
</li>
<li class="content" name="fld_40027C40.17" onclick="ElemClick('fld_40027C40.17');">
[17]<b style="margin: 20px;">CONT_EN</b> (def=0x0)    //    Replace the SYNC at idle with CONT and scrambling data to reduce EMI
</li>
<li class="content" name="fld_40027C40.16" onclick="ElemClick('fld_40027C40.16');">
[16]<b style="margin: 20px;">PHY_PWR_UP</b> (def=0x0)    //    Enable bits on the physical layer
</li>
<li class="content" name="fld_40027C40.15" onclick="ElemClick('fld_40027C40.15');">
[15]<b style="margin: 20px;">TX_PWR_UP</b> (def=0x0)    //    Power-on enable bit of transmit module
</li>
<li class="content" name="fld_40027C40.14" onclick="ElemClick('fld_40027C40.14');">
[14]<b style="margin: 20px;">RX_PWR_UP</b> (def=0x0)    //    Receiver module power-up enable bit
</li>
<li class="content" name="fld_40027C40.8" onclick="ElemClick('fld_40027C40.8');">
[8:12]<b style="margin: 20px;">PLL_FACTOR</b> (def=0x12)    //    PLL Clock Control Coefficient
</li>
<li class="content" name="fld_40027C40.7" onclick="ElemClick('fld_40027C40.7');">
[7]<b style="margin: 20px;">DMA_EN</b> (def=0x0)    //    DMA enables
</li>
<li class="content" name="fld_40027C40.6" onclick="ElemClick('fld_40027C40.6');">
[6]<b style="margin: 20px;">TX_EN</b> (def=0x0)    //    Send Enable
</li>
<li class="content" name="fld_40027C40.5" onclick="ElemClick('fld_40027C40.5');">
[5]<b style="margin: 20px;">RX_EN</b> (def=0x0)    //    Receiver Enable
</li>
<li class="content" name="fld_40027C40.4" onclick="ElemClick('fld_40027C40.4');">
[4]<b style="margin: 20px;">RX_POLARITY</b> (def=0x0)    //    RXN/RXP signal exchange
</li>
<li class="content" name="fld_40027C40.3" onclick="ElemClick('fld_40027C40.3');">
[3]<b style="margin: 20px;">INT_BUSY_EN</b> (def=0x0)    //    The SERDES transmission is complete, and the interruption flag is not cleared
</li>
<li class="content" name="fld_40027C40.2" onclick="ElemClick('fld_40027C40.2');">
[2]<b style="margin: 20px;">RESET_PHY</b> (def=0x1)    //    SERDES Physical Layer Software Reset Control Bits
</li>
<li class="content" name="fld_40027C40.1" onclick="ElemClick('fld_40027C40.1');">
[1]<b style="margin: 20px;">RESET_LINK</b> (def=0x1)    //    SERDES Link Layer Software Reset Control Bits
</li>
<li class="content" name="fld_40027C40.0" onclick="ElemClick('fld_40027C40.0');">
[0]<b style="margin: 20px;">CLR_ALL</b> (def=0x1)    //    Clear the SERDES interrupt flag and FIFO
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C44"><details ontoggle="ElemCh('reg_40027C44');"><summary>0x40027C44<b style="margin: 20px;">SERDES2_INT_EN</b>//   SERDESx interrupt enable register</summary>
<ul>
<li class="content" name="fld_40027C44.5" onclick="ElemClick('fld_40027C44.5');">
[5]<b style="margin: 20px;">COMINIT_IE</b> (def=0x0)    //    COMIT RECEIVE INTERRUPT ENABLES
</li>
<li class="content" name="fld_40027C44.3" onclick="ElemClick('fld_40027C44.3');">
[3]<b style="margin: 20px;">FIFO_OV_IE</b> (def=0x0)    //    FIFO overflow interrupt enabled
</li>
<li class="content" name="fld_40027C44.2" onclick="ElemClick('fld_40027C44.2');">
[2]<b style="margin: 20px;">RECV_DONE_IE</b> (def=0x0)    //    Receive Completion Interrupt Enables
</li>
<li class="content" name="fld_40027C44.1" onclick="ElemClick('fld_40027C44.1');">
[1]<b style="margin: 20px;">TRAN_DONE_IE_RECV_ERR_IE</b> (def=0x0)    //    Transmission Mode: Interrupt Enabled for Transmission Completion; Receive Mode: Receive CRC Err
</li>
<li class="content" name="fld_40027C44.0" onclick="ElemClick('fld_40027C44.0');">
[0]<b style="margin: 20px;">PHYRDY_IE</b> (def=0x0)    //    PHYS-LAYER READY INTERRUPT ENABLES
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C48"><details ontoggle="ElemCh('reg_40027C48');"><summary>0x40027C48<b style="margin: 20px;">SERDES2_INT_FS</b>//   SERDESx Interrupt Flag/Status Register</summary>
<ul>
<li class="content" name="fld_40027C48.28" onclick="ElemClick('fld_40027C48.28');">
[28:31]<b style="margin: 20px;">TX_SEQ_NUM</b> (def=0x0)    //    LINK_INIT automatically clears when it is valid
</li>
<li class="content" name="fld_40027C48.24" onclick="ElemClick('fld_40027C48.24');">
[24:27]<b style="margin: 20px;">RX_SEQ_NUM</b> (def=0x0)    //    In the receive mode, the received COMINT is automatically cleared
</li>
<li class="content" name="fld_40027C48.21" onclick="ElemClick('fld_40027C48.21');">
[21]<b style="margin: 20px;">R_FIFO_RDY</b> (def=0x0)    //    SERDES receives FIFO data readiness status
</li>
<li class="content" name="fld_40027C48.20" onclick="ElemClick('fld_40027C48.20');">
[20]<b style="margin: 20px;">LINK_FREE</b> (def=0x0)    //    The SERDES link layer sends the idle status bits
</li>
<li class="content" name="fld_40027C48.19" onclick="ElemClick('fld_40027C48.19');">
[19]<b style="margin: 20px;">PLL_LOCK</b> (def=0x0)    //    The PLL locks the status bit
</li>
<li class="content" name="fld_40027C48.18" onclick="ElemClick('fld_40027C48.18');">
[18]<b style="margin: 20px;">RECV_CRC_OK</b> (def=0x0)    //    The receive dataframe checks the status bit, detects it after RECV_DONE interrupt, and update
</li>
<li class="content" name="fld_40027C48.17" onclick="ElemClick('fld_40027C48.17');">
[17]<b style="margin: 20px;">RX_SEQ_MATCH</b> (def=0x0)    //    Receive SEQ_NUM match status bits
</li>
<li class="content" name="fld_40027C48.16" onclick="ElemClick('fld_40027C48.16');">
[16]<b style="margin: 20px;">PHYRDY</b> (def=0x0)    //    The physical layer READY status bit
</li>
<li class="content" name="fld_40027C48.5" onclick="ElemClick('fld_40027C48.5');">
[5]<b style="margin: 20px;">COMINIT_IF</b> (def=0x0)    //    COMIT receives the interrupt flag
</li>
<li class="content" name="fld_40027C48.3" onclick="ElemClick('fld_40027C48.3');">
[3]<b style="margin: 20px;">FIFO_OV_IF</b> (def=0x0)    //    FIFO overflows the interrupt flag
</li>
<li class="content" name="fld_40027C48.2" onclick="ElemClick('fld_40027C48.2');">
[2]<b style="margin: 20px;">RECV_DONE_IF</b> (def=0x0)    //    Receive the Interrupt Completion flag
</li>
<li class="content" name="fld_40027C48.1" onclick="ElemClick('fld_40027C48.1');">
[1]<b style="margin: 20px;">TRAN_DONE_IF_RECV_ERR_IF</b> (def=0x0)    //    Sending Mode: The signal of the interrupt is completed. Receive Mode: Receives the CRC error in
</li>
<li class="content" name="fld_40027C48.0" onclick="ElemClick('fld_40027C48.0');">
[0]<b style="margin: 20px;">PHYRDY_IF</b> (def=0x0)    //    The physical layer READY interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C4C"><details ontoggle="ElemCh('reg_40027C4C');"><summary>0x40027C4C<b style="margin: 20px;">SERDES2_RTX_CTRL</b>//   SERDESx Transceiver Controller</summary>
<ul>
<li class="content" name="fld_40027C4C.18" onclick="ElemClick('fld_40027C4C.18');">
[18]<b style="margin: 20px;">BUF_MODE</b> (def=0x0)    //    Double-buffered control bit
</li>
<li class="content" name="fld_40027C4C.17" onclick="ElemClick('fld_40027C4C.17');">
[17]<b style="margin: 20px;">TX_VLD</b> (def=0x0)    //    The sent packet is valid, zeroed by the software, and the bit is returned and synchronized with the
</li>
<li class="content" name="fld_40027C4C.16" onclick="ElemClick('fld_40027C4C.16');">
[16]<b style="margin: 20px;">LINK_INIT</b> (def=0x0)    //    This bit is 1 and sends a LINK initialization packet
</li>
<li class="content" name="fld_40027C4C.0" onclick="ElemClick('fld_40027C4C.0');">
[0:15]<b style="margin: 20px;">SERDES_TX_LEN</b> (def=0x0)    //    Number of data bytes sent, the lower 2 bits are fixed at 0 (4-byte aligned)
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C50"><details ontoggle="ElemCh('reg_40027C50');"><summary>0x40027C50<b style="margin: 20px;">SERDES2_RX_LEN0</b>//   SERDESx Receive Length 0 Register</summary>
<ul>
<li class="content" name="fld_40027C50.0" onclick="ElemClick('fld_40027C50.0');">
[0:15]<b style="margin: 20px;">SERDES_RX_LEN0</b> (def=0x0)    //    The packet length of the last received data, with the lowest 2 digits fixed at 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C54"><details ontoggle="ElemCh('reg_40027C54');"><summary>0x40027C54<b style="margin: 20px;">SERDES2_DATA0</b>//   SERDESx Data 0 Buffer Register</summary>
<ul>
<li class="content" name="fld_40027C54.0" onclick="ElemClick('fld_40027C54.0');">
[0:31]<b style="margin: 20px;">SERDES_DATA0</b> (def=0x0)    //    SERDES data buffer 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C58"><details ontoggle="ElemCh('reg_40027C58');"><summary>0x40027C58<b style="margin: 20px;">SERDES2_DMA0</b>//   Start address register</summary>
<ul>
<li class="content" name="fld_40027C58.0" onclick="ElemClick('fld_40027C58.0');">
[0:31]<b style="margin: 20px;">SERDES_DMA0</b> (def=0x0)    //    Buffer 0 start address, in receive mode, the software needs to align the lower 4 fixed bits 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C5C"><details ontoggle="ElemCh('reg_40027C5C');"><summary>0x40027C5C<b style="margin: 20px;">SERDES2_RX_LEN1</b>//   SERDESx Receive Length 1 Register</summary>
<ul>
<li class="content" name="fld_40027C5C.0" onclick="ElemClick('fld_40027C5C.0');">
[0:15]<b style="margin: 20px;">SERDES_RX_LEN1</b> (def=0x0)    //    The packet length of the last received data, with the lowest 2 digits fixed at 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C60"><details ontoggle="ElemCh('reg_40027C60');"><summary>0x40027C60<b style="margin: 20px;">SERDES2_DATA1</b>//   SERDESx Data 1 Buffer Register</summary>
<ul>
<li class="content" name="fld_40027C60.0" onclick="ElemClick('fld_40027C60.0');">
[0:31]<b style="margin: 20px;">SERDES_DATA1</b> (def=0x0)    //    SERDES data buffer 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40027C64"><details ontoggle="ElemCh('reg_40027C64');"><summary>0x40027C64<b style="margin: 20px;">SERDES2_DMA1</b>//   Start address register</summary>
<ul>
<li class="content" name="fld_40027C64.0" onclick="ElemClick('fld_40027C64.0');">
[0:31]<b style="margin: 20px;">SERDES_DMA1</b> (def=0x0)    //    Buffer 0 start address, in receive mode, the software needs to align the lower 4 fixed bits 0
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40027C00.83" onclick="ElemClick('isr_40027C00.83');">[83]  <b>SERDES</b>    //    SERDES global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40034000"><details ontoggle="ElemCh('per_40034000');"><summary>0x40034000<b style="margin: 20px;">USBSS</b>// USB3.0 ultra-high speed host /device controller</summary>
<ul>
<li class="content" name="reg_40034070"><details ontoggle="ElemCh('reg_40034070');"><summary>0x40034070<b style="margin: 20px;">R32_USBSS_CTRL</b>//   USBSS Control Register</summary>
<ul>
<li class="content" name="fld_40034070.24" onclick="ElemClick('fld_40034070.24');">
[24:30]<b style="margin: 20px;">RB_DEV_ADDR</b> (def=0x0)    //    Host Mode
</li>
<li class="content" name="fld_40034070.23" onclick="ElemClick('fld_40034070.23');">
[23]<b style="margin: 20px;">RB_UIE_FIFO_RXOV</b> (def=0x0)    //    Receive FIFO overflow interrupt enabled
</li>
<li class="content" name="fld_40034070.22" onclick="ElemClick('fld_40034070.22');">
[22]<b style="margin: 20px;">RB_UIE_FIFO_TXOV</b> (def=0x0)    //    Sending FIFO overflow interrupt enables
</li>
<li class="content" name="fld_40034070.20" onclick="ElemClick('fld_40034070.20');">
[20]<b style="margin: 20px;">RB_UIE_ITP</b> (def=0x0)    //    Send ITP to complete interrupt enable
</li>
<li class="content" name="fld_40034070.19" onclick="ElemClick('fld_40034070.19');">
[19]<b style="margin: 20px;">RB_UIE_RX_PING</b> (def=0x0)    //    Interrupt Enabled for Receiving PING-TP
</li>
<li class="content" name="fld_40034070.18" onclick="ElemClick('fld_40034070.18');">
[18]<b style="margin: 20px;">RB_UDIE_STATUS__RB_UHIE_NOTIF</b> (def=0x0)    //    Device mode: Receiving STATUS transaction completion interrupt enabled; Host mode: Interrupt
</li>
<li class="content" name="fld_40034070.17" onclick="ElemClick('fld_40034070.17');">
[17]<b style="margin: 20px;">RB_UDIE_SETUP__RB_UHIE_ERDY</b> (def=0x0)    //    Device Mode: Receive SETUP Transaction Completion Interrupt Enabled; Host mode:Receive SETUP
</li>
<li class="content" name="fld_40034070.16" onclick="ElemClick('fld_40034070.16');">
[16]<b style="margin: 20px;">RB_UIE_TRANSFER</b> (def=0x0)    //    USB Transaction Completion Interrupt Enabled
</li>
<li class="content" name="fld_40034070.14" onclick="ElemClick('fld_40034070.14');">
[14]<b style="margin: 20px;">RB_TX_ERDY_MODE</b> (def=0x0)    //    Use in device mode
</li>
<li class="content" name="fld_40034070.8" onclick="ElemClick('fld_40034070.8');">
[8:9]<b style="margin: 20px;">RB_REG_HP_PEND</b> (def=0x0)    //    Packet Pending control bit for sending TP/DP packets
</li>
<li class="content" name="fld_40034070.7" onclick="ElemClick('fld_40034070.7');">
[7]<b style="margin: 20px;">RB_HOST_MODE</b> (def=0x0)    //    USB Operating Mode Selection Bits
</li>
<li class="content" name="fld_40034070.6" onclick="ElemClick('fld_40034070.6');">
[6]<b style="margin: 20px;">RB_ITP_EN</b> (def=0x0)    //    In host mode, send ITP enabled
</li>
<li class="content" name="fld_40034070.5" onclick="ElemClick('fld_40034070.5');">
[5]<b style="margin: 20px;">RB_SETUP_FLOW</b> (def=0x0)    //    SETUP transaction throttling
</li>
<li class="content" name="fld_40034070.3" onclick="ElemClick('fld_40034070.3');">
[3]<b style="margin: 20px;">RB_DMA_MODE</b> (def=0x0)    //    When DPH is transmitted in bursts, the next packet of data status
</li>
<li class="content" name="fld_40034070.2" onclick="ElemClick('fld_40034070.2');">
[2]<b style="margin: 20px;">RB_FORCE_RST</b> (def=0x1)    //    The protocol layer and FIFO module are reset and need to be cleared by software.
</li>
<li class="content" name="fld_40034070.1" onclick="ElemClick('fld_40034070.1');">
[1]<b style="margin: 20px;">RB_USB_CLR_ALL</b> (def=0x1)    //    Reset all software configuration registers, high validity, software clearance required
</li>
<li class="content" name="fld_40034070.0" onclick="ElemClick('fld_40034070.0');">
[0]<b style="margin: 20px;">RB_DMA_EN</b> (def=0x0)    //    Enable DMA
</li>
</ul>
</details></li>
<li class="content" name="reg_40034074"><details ontoggle="ElemCh('reg_40034074');"><summary>0x40034074<b style="margin: 20px;">STATUS</b>//   USBSS Status Register</summary>
<ul>
<li class="content" name="fld_40034074.30" onclick="ElemClick('fld_40034074.30');">
[30:31]<b style="margin: 20px;">RB_HRX_RES</b> (def=0x0)    //    A reply TP is received from the device back
</li>
<li class="content" name="fld_40034074.22" onclick="ElemClick('fld_40034074.22');">
[22:23]<b style="margin: 20px;">RB_HTX_RES</b> (def=0x0)    //    Received a reply TP from the device returning
</li>
<li class="content" name="fld_40034074.16" onclick="ElemClick('fld_40034074.16');">
[16:20]<b style="margin: 20px;">RB_HOST_ACK_NUMP</b> (def=0x0)    //    This bit is invalid for synchronous transmission, and is defined as follows in Control Transfer, 
</li>
<li class="content" name="fld_40034074.12" onclick="ElemClick('fld_40034074.12');">
[12]<b style="margin: 20px;">RB_EP_DIR</b> (def=0x0)    //    The direction of the endpoint that currently has an interrupt flag for transmission completion,
</li>
<li class="content" name="fld_40034074.8" onclick="ElemClick('fld_40034074.8');">
[8:10]<b style="margin: 20px;">RB_EP_ID</b> (def=0x0)    //    If multiple endpoints have interrupt flags at the same time, the order of endpoint priority is as f
</li>
<li class="content" name="fld_40034074.7" onclick="ElemClick('fld_40034074.7');">
[7]<b style="margin: 20px;">RB_UIF_FIFO_RXOV</b> (def=0x0)    //    Receive FIFO overflow interrupt flag
</li>
<li class="content" name="fld_40034074.6" onclick="ElemClick('fld_40034074.6');">
[6]<b style="margin: 20px;">RB_UIF_FIFO_TXOV</b> (def=0x0)    //    Send FIFO overflow interrupt flag
</li>
<li class="content" name="fld_40034074.4" onclick="ElemClick('fld_40034074.4');">
[4]<b style="margin: 20px;">RB_UIF_ITP</b> (def=0x0)    //    Send the ITP Complete Interrupt flag
</li>
<li class="content" name="fld_40034074.3" onclick="ElemClick('fld_40034074.3');">
[3]<b style="margin: 20px;">RB_UIF_RX_PING</b> (def=0x0)    //    Receive PING-TP Complete Interrupt Flag
</li>
<li class="content" name="fld_40034074.2" onclick="ElemClick('fld_40034074.2');">
[2]<b style="margin: 20px;">RB_UHIF_NOTIF__RB_UDIF_STATUS</b> (def=0x0)    //    Host Mode: Receive DEV_NOTIF-TP Complete Interrupt Flag; Device Mode: Receive STATUS Transac
</li>
<li class="content" name="fld_40034074.1" onclick="ElemClick('fld_40034074.1');">
[1]<b style="margin: 20px;">RB_UHIF_ERDY__RB_UDIF_SETUP</b> (def=0x0)    //    Host Mode: Receive ERDY-TP Complete Interrupt Flag; Device Mode: Receive SETUP Transaction C
</li>
<li class="content" name="fld_40034074.0" onclick="ElemClick('fld_40034074.0');">
[0]<b style="margin: 20px;">RB_UIF_TRANSFER</b> (def=0x0)    //    USB Transaction Completion Interrupt Flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4003408C"><details ontoggle="ElemCh('reg_4003408C');"><summary>0x4003408C<b style="margin: 20px;">UH_TX_DMA_U3EP0_TX_DMA</b>//   Send buffer address registers</summary>
<ul>
<li class="content" name="fld_4003408C.0" onclick="ElemClick('fld_4003408C.0');">
[0:31]<b style="margin: 20px;">U3EP0_TX_DMA</b> (def=0x0)    //    Host Mode:The start address of the host sending buffer. Device Mode:Endpoint 0 sends the
</li>
</ul>
</details></li>
<li class="content" name="reg_40034090"><details ontoggle="ElemCh('reg_40034090');"><summary>0x40034090<b style="margin: 20px;">UH_RX_DMA_U3EP0_RX_DMA</b>//   Receive buffer address registers</summary>
<ul>
<li class="content" name="fld_40034090.0" onclick="ElemClick('fld_40034090.0');">
[0:31]<b style="margin: 20px;">U3EP0_RX_DMA</b> (def=0x0)    //    Host Mode:The start address of the host receiving buffer. Device Mode:Endpoint 0 receive
</li>
</ul>
</details></li>
<li class="content" name="reg_40034078"><details ontoggle="ElemCh('reg_40034078');"><summary>0x40034078<b style="margin: 20px;">ITP</b>//   Interval Registers for ITP packets in USB</summary>
<ul>
<li class="content" name="fld_40034078.0" onclick="ElemClick('fld_40034078.0');">
[0:13]<b style="margin: 20px;">REG_ITP_INTERVAL</b> (def=0x0)    //    Bus interval Counter field in the received ITP.
</li>
</ul>
</details></li>
<li class="content" name="reg_4003407C"><details ontoggle="ElemCh('reg_4003407C');"><summary>0x4003407C<b style="margin: 20px;">ITP_ADJ</b>//   Interval Adaptive Registers for ITP packets in USB</summary>
<ul>
<li class="content" name="fld_4003407C.8" onclick="ElemClick('fld_4003407C.8');">
[8:20]<b style="margin: 20px;">ITP_DELTA</b> (def=0x0)    //    The higher 13-bit delta of the ITS in the ITP received in device mode indicates the time di
</li>
<li class="content" name="fld_4003407C.7" onclick="ElemClick('fld_4003407C.7');">
[7]<b style="margin: 20px;">ITP_DELAYED</b> (def=0x0)    //    In device mode, the Delayed bit of Link Control Word in the received ITP is 1 when the ITP is delay
</li>
<li class="content" name="fld_4003407C.0" onclick="ElemClick('fld_4003407C.0');">
[0:6]<b style="margin: 20px;">ITP_ADJ_CR</b> (def=0x0)    //    In device mode, the Bus Interval Adjustment Control field in the received ITP should be 0 after pow
</li>
</ul>
</details></li>
<li class="content" name="reg_40034080"><details ontoggle="ElemCh('reg_40034080');"><summary>0x40034080<b style="margin: 20px;">UEP_TX_EN</b>//   Endpoint Sends Enable Register</summary>
<ul>
<li class="content" name="fld_40034080.1" onclick="ElemClick('fld_40034080.1');">
[1:15]<b style="margin: 20px;">RB_EP_TX_EN</b> (def=0x0)    //    Endpoints 1~15 upload enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40034082"><details ontoggle="ElemCh('reg_40034082');"><summary>0x40034082<b style="margin: 20px;">UEP_RX_EN</b>//   Endpoint Receive Enable Register</summary>
<ul>
<li class="content" name="fld_40034082.1" onclick="ElemClick('fld_40034082.1');">
[1:15]<b style="margin: 20px;">RB_EP_RX_EN</b> (def=0x0)    //    Endpoints 1~15 downpass enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40034084"><details ontoggle="ElemCh('reg_40034084');"><summary>0x40034084<b style="margin: 20px;">UEP0_TX_CTRL</b>//   Endpoint 0 sends control registers</summary>
<ul>
<li class="content" name="fld_40034084.31" onclick="ElemClick('fld_40034084.31');">
[31]<b style="margin: 20px;">RB_UIF_EP0_TX_ACT</b> (def=0x0)    //    The upload transaction is interrupted, the software writes 0 to zero, and the hardware sets 1.
</li>
<li class="content" name="fld_40034084.25" onclick="ElemClick('fld_40034084.25');">
[25]<b style="margin: 20px;">RB_EP0_TX_FLOW</b> (def=0x0)    //    A sign that completes the NRDY-TP send (answer)
</li>
<li class="content" name="fld_40034084.24" onclick="ElemClick('fld_40034084.24');">
[24]<b style="margin: 20px;">RB_EP0_TX_PP</b> (def=0x0)    //    The PP bit in the received ACK-TP
</li>
<li class="content" name="fld_40034084.21" onclick="ElemClick('fld_40034084.21');">
[21:22]<b style="margin: 20px;">RB_EP0_TX_RES</b> (def=0x0)    //    Response to ACK-TP
</li>
<li class="content" name="fld_40034084.0" onclick="ElemClick('fld_40034084.0');">
[0:10]<b style="margin: 20px;">RB_EP0_TX_LEN</b> (def=0x0)    //    Endpoint transmits length registers with a maximum value of 512B
</li>
</ul>
</details></li>
<li class="content" name="reg_40034088"><details ontoggle="ElemCh('reg_40034088');"><summary>0x40034088<b style="margin: 20px;">UEP0_RX_CTRL</b>//   Endpoint 0 receives control registers</summary>
<ul>
<li class="content" name="fld_40034088.31" onclick="ElemClick('fld_40034088.31');">
[31]<b style="margin: 20px;">RB_UIF_EP0_RX_ACT</b> (def=0x0)    //    Upload the transaction completion interrupt flag, the software writes 0 to zero, and the hardware s
</li>
<li class="content" name="fld_40034088.24" onclick="ElemClick('fld_40034088.24');">
[24]<b style="margin: 20px;">RB_EP0_RX_PP</b> (def=0x0)    //    PP bits in the received DPH
</li>
<li class="content" name="fld_40034088.21" onclick="ElemClick('fld_40034088.21');">
[21:22]<b style="margin: 20px;">RB_EP0_RX_RES</b> (def=0x0)    //    Response to DPH
</li>
<li class="content" name="fld_40034088.0" onclick="ElemClick('fld_40034088.0');">
[0:10]<b style="margin: 20px;">RB_EP0_RX_LEN</b> (def=0x0)    //    The endpoint receives the length register
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C0"><details ontoggle="ElemCh('reg_400340C0');"><summary>0x400340C0<b style="margin: 20px;">UEP1_TX_CFG</b>//   Endpoint 1 Configuration Register</summary>
<ul>
<li class="content" name="fld_400340C0.7" onclick="ElemClick('fld_400340C0.7');">
[7]<b style="margin: 20px;">RB_EP_TX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_400340C0.6" onclick="ElemClick('fld_400340C0.6');">
[6]<b style="margin: 20px;">RB_EP_TX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of th
</li>
<li class="content" name="fld_400340C0.5" onclick="ElemClick('fld_400340C0.5');">
[5]<b style="margin: 20px;">RB_EP_TX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_400340C0.3" onclick="ElemClick('fld_400340C0.3');">
[3]<b style="margin: 20px;">RB_EP_TX_EOB_MODE</b> (def=0x0)    //    If a short packet is sent, EOB/LPF=0 in ACK-TP;If a short packet is sent, EOB/LPF=1 in ACK-TP
</li>
<li class="content" name="fld_400340C0.2" onclick="ElemClick('fld_400340C0.2');">
[2]<b style="margin: 20px;">RB_EP_TX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_400340C0.1" onclick="ElemClick('fld_400340C0.1');">
[1]<b style="margin: 20px;">RB_EP_TX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_400340C0.0" onclick="ElemClick('fld_400340C0.0');">
[0]<b style="margin: 20px;">RB_EP_TX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C1"><details ontoggle="ElemCh('reg_400340C1');"><summary>0x400340C1<b style="margin: 20px;">UEP1_TX_CR</b>//   Endpoint 1 control register</summary>
<ul>
<li class="content" name="fld_400340C1.7" onclick="ElemClick('fld_400340C1.7');">
[7]<b style="margin: 20px;">RB_EP_TX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_400340C1.6" onclick="ElemClick('fld_400340C1.6');">
[6]<b style="margin: 20px;">RB_EP_TX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_400340C1.5" onclick="ElemClick('fld_400340C1.5');">
[5]<b style="margin: 20px;">RB_EP_TX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_400340C1.0" onclick="ElemClick('fld_400340C1.0');">
[0:4]<b style="margin: 20px;">RB_EP_TX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C2"><details ontoggle="ElemCh('reg_400340C2');"><summary>0x400340C2<b style="margin: 20px;">UEP1_TX_SEQ</b>//   Endpoint 1 Serial Number Register</summary>
<ul>
<li class="content" name="fld_400340C2.0" onclick="ElemClick('fld_400340C2.0');">
[0:4]<b style="margin: 20px;">RB_TX_EP_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C3"><details ontoggle="ElemCh('reg_400340C3');"><summary>0x400340C3<b style="margin: 20px;">UEP1_TX_ST</b>//   Endpoint 1 status register</summary>
<ul>
<li class="content" name="fld_400340C3.7" onclick="ElemClick('fld_400340C3.7');">
[7]<b style="margin: 20px;">RB_TX_EP_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_400340C3.6" onclick="ElemClick('fld_400340C3.6');">
[6]<b style="margin: 20px;">RB_TX_EP_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_400340C3.5" onclick="ElemClick('fld_400340C3.5');">
[5]<b style="margin: 20px;">RB_TX_EP_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_400340C3.4" onclick="ElemClick('fld_400340C3.4');">
[4]<b style="margin: 20px;">RB_TX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_400340C3.0" onclick="ElemClick('fld_400340C3.0');">
[0:3]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C4"><details ontoggle="ElemCh('reg_400340C4');"><summary>0x400340C4<b style="margin: 20px;">UEP1_TX_CHAIN_CR</b>//   Endpoint 1 CHAIN control register</summary>
<ul>
<li class="content" name="fld_400340C4.6" onclick="ElemClick('fld_400340C4.6');">
[6:7]<b style="margin: 20px;">RB_TX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_400340C4.4" onclick="ElemClick('fld_400340C4.4');">
[4:5]<b style="margin: 20px;">RB_TX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_400340C4.2" onclick="ElemClick('fld_400340C4.2');">
[2]<b style="margin: 20px;">RB_TX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_400340C4.0" onclick="ElemClick('fld_400340C4.0');">
[0:1]<b style="margin: 20px;">RB_TX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C5"><details ontoggle="ElemCh('reg_400340C5');"><summary>0x400340C5<b style="margin: 20px;">UEP1_TX_CHAIN_ST</b>//   Endpoint 1 CHAIN state register</summary>
<ul>
<li class="content" name="fld_400340C5.7" onclick="ElemClick('fld_400340C5.7');">
[7]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_400340C5.6" onclick="ElemClick('fld_400340C5.6');">
[6]<b style="margin: 20px;">RB_TX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_400340C5.5" onclick="ElemClick('fld_400340C5.5');">
[5]<b style="margin: 20px;">RB_TX_EOB_LPF</b> (def=0x0)    //    EOB/LPF bits in the last packet of DPH in the current CHAIN
</li>
<li class="content" name="fld_400340C5.3" onclick="ElemClick('fld_400340C5.3');">
[3]<b style="margin: 20px;">RB_TX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_400340C5.2" onclick="ElemClick('fld_400340C5.2');">
[2]<b style="margin: 20px;">RB_TX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_400340C5.0" onclick="ElemClick('fld_400340C5.0');">
[0:1]<b style="margin: 20px;">RB_TX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C6"><details ontoggle="ElemCh('reg_400340C6');"><summary>0x400340C6<b style="margin: 20px;">UEP1_TX_CHAIN_LEN</b>//   Endpoint 1 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_400340C6.0" onclick="ElemClick('fld_400340C6.0');">
[0:10]<b style="margin: 20px;">CHAIN_TX_LEN</b> (def=0x0)    //    The length of the last packet sent by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C8"><details ontoggle="ElemCh('reg_400340C8');"><summary>0x400340C8<b style="margin: 20px;">UEP1_TX_CHAIN_EXP_NUMP</b>//   Number of NUMPs expected to be sent by endpoint 1</summary>
<ul>
<li class="content" name="fld_400340C8.0" onclick="ElemClick('fld_400340C8.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_EXP_NUMP</b> (def=0x0)    //    The number of DPP packets that can be sent by the currently completed CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340C9"><details ontoggle="ElemCh('reg_400340C9');"><summary>0x400340C9<b style="margin: 20px;">UEP1_TX_CHAIN_NUMP</b>//   Number of NUMPs has been sent by endpoint n</summary>
<ul>
<li class="content" name="fld_400340C9.0" onclick="ElemClick('fld_400340C9.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that have been transmitted
</li>
</ul>
</details></li>
<li class="content" name="reg_400340CA"><details ontoggle="ElemCh('reg_400340CA');"><summary>0x400340CA<b style="margin: 20px;">UEP1_TX_DMA_OFS</b>//   DMA offset length for endpoint 1</summary>
<ul>
<li class="content" name="fld_400340CA.0" onclick="ElemClick('fld_400340CA.0');">
[0:15]<b style="margin: 20px;">CHAIN_TX_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340CC"><details ontoggle="ElemCh('reg_400340CC');"><summary>0x400340CC<b style="margin: 20px;">UEP1_TX_DMA</b>//   DMA start address for endpoint 1</summary>
<ul>
<li class="content" name="fld_400340CC.0" onclick="ElemClick('fld_400340CC.0');">
[0:31]<b style="margin: 20px;">CHAIN_TX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to send data. FIFO mode:16~23 bits of the FIF
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E0"><details ontoggle="ElemCh('reg_400340E0');"><summary>0x400340E0<b style="margin: 20px;">UEP2_TX_CFG</b>//   Endpoint 2 Configuration Register</summary>
<ul>
<li class="content" name="fld_400340E0.7" onclick="ElemClick('fld_400340E0.7');">
[7]<b style="margin: 20px;">RB_EP_TX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_400340E0.6" onclick="ElemClick('fld_400340E0.6');">
[6]<b style="margin: 20px;">RB_EP_TX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of th
</li>
<li class="content" name="fld_400340E0.5" onclick="ElemClick('fld_400340E0.5');">
[5]<b style="margin: 20px;">RB_EP_TX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_400340E0.3" onclick="ElemClick('fld_400340E0.3');">
[3]<b style="margin: 20px;">RB_EP_TX_EOB_MODE</b> (def=0x0)    //    If a short packet is sent, EOB/LPF=0 in ACK-TP;If a short packet is sent, EOB/LPF=1 in ACK-TP
</li>
<li class="content" name="fld_400340E0.2" onclick="ElemClick('fld_400340E0.2');">
[2]<b style="margin: 20px;">RB_EP_TX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_400340E0.1" onclick="ElemClick('fld_400340E0.1');">
[1]<b style="margin: 20px;">RB_EP_TX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_400340E0.0" onclick="ElemClick('fld_400340E0.0');">
[0]<b style="margin: 20px;">RB_EP_TX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E1"><details ontoggle="ElemCh('reg_400340E1');"><summary>0x400340E1<b style="margin: 20px;">UEP2_TX_CR</b>//   Endpoint 2 control register</summary>
<ul>
<li class="content" name="fld_400340E1.7" onclick="ElemClick('fld_400340E1.7');">
[7]<b style="margin: 20px;">RB_EP_TX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_400340E1.6" onclick="ElemClick('fld_400340E1.6');">
[6]<b style="margin: 20px;">RB_EP_TX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_400340E1.5" onclick="ElemClick('fld_400340E1.5');">
[5]<b style="margin: 20px;">RB_EP_TX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_400340E1.0" onclick="ElemClick('fld_400340E1.0');">
[0:4]<b style="margin: 20px;">RB_EP_TX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E2"><details ontoggle="ElemCh('reg_400340E2');"><summary>0x400340E2<b style="margin: 20px;">UEP2_TX_SEQ</b>//   Endpoint 2 Serial Number Register</summary>
<ul>
<li class="content" name="fld_400340E2.0" onclick="ElemClick('fld_400340E2.0');">
[0:4]<b style="margin: 20px;">RB_TX_EP_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E3"><details ontoggle="ElemCh('reg_400340E3');"><summary>0x400340E3<b style="margin: 20px;">UEP2_TX_ST</b>//   Endpoint 2 status register</summary>
<ul>
<li class="content" name="fld_400340E3.7" onclick="ElemClick('fld_400340E3.7');">
[7]<b style="margin: 20px;">RB_TX_EP_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_400340E3.6" onclick="ElemClick('fld_400340E3.6');">
[6]<b style="margin: 20px;">RB_TX_EP_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_400340E3.5" onclick="ElemClick('fld_400340E3.5');">
[5]<b style="margin: 20px;">RB_TX_EP_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_400340E3.4" onclick="ElemClick('fld_400340E3.4');">
[4]<b style="margin: 20px;">RB_TX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_400340E3.0" onclick="ElemClick('fld_400340E3.0');">
[0:3]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E4"><details ontoggle="ElemCh('reg_400340E4');"><summary>0x400340E4<b style="margin: 20px;">UEP2_TX_CHAIN_CR</b>//   Endpoint 2 CHAIN control register</summary>
<ul>
<li class="content" name="fld_400340E4.6" onclick="ElemClick('fld_400340E4.6');">
[6:7]<b style="margin: 20px;">RB_TX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_400340E4.4" onclick="ElemClick('fld_400340E4.4');">
[4:5]<b style="margin: 20px;">RB_TX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_400340E4.2" onclick="ElemClick('fld_400340E4.2');">
[2]<b style="margin: 20px;">RB_TX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_400340E4.0" onclick="ElemClick('fld_400340E4.0');">
[0:1]<b style="margin: 20px;">RB_TX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E5"><details ontoggle="ElemCh('reg_400340E5');"><summary>0x400340E5<b style="margin: 20px;">UEP2_TX_CHAIN_ST</b>//   Endpoint 2 CHAIN state register</summary>
<ul>
<li class="content" name="fld_400340E5.7" onclick="ElemClick('fld_400340E5.7');">
[7]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_400340E5.6" onclick="ElemClick('fld_400340E5.6');">
[6]<b style="margin: 20px;">RB_TX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_400340E5.5" onclick="ElemClick('fld_400340E5.5');">
[5]<b style="margin: 20px;">RB_TX_EOB_LPF</b> (def=0x0)    //    EOB/LPF bits in the last packet of DPH in the current CHAIN
</li>
<li class="content" name="fld_400340E5.3" onclick="ElemClick('fld_400340E5.3');">
[3]<b style="margin: 20px;">RB_TX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_400340E5.2" onclick="ElemClick('fld_400340E5.2');">
[2]<b style="margin: 20px;">RB_TX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_400340E5.0" onclick="ElemClick('fld_400340E5.0');">
[0:1]<b style="margin: 20px;">RB_TX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E6"><details ontoggle="ElemCh('reg_400340E6');"><summary>0x400340E6<b style="margin: 20px;">UEP2_TX_CHAIN_LEN</b>//   Endpoint 2 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_400340E6.0" onclick="ElemClick('fld_400340E6.0');">
[0:10]<b style="margin: 20px;">CHAIN_TX_LEN</b> (def=0x0)    //    The length of the last packet sent by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E8"><details ontoggle="ElemCh('reg_400340E8');"><summary>0x400340E8<b style="margin: 20px;">UEP2_TX_CHAIN_EXP_NUMP</b>//   Number of NUMPs expected to be sent by endpoint 2</summary>
<ul>
<li class="content" name="fld_400340E8.0" onclick="ElemClick('fld_400340E8.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_EXP_NUMP</b> (def=0x0)    //    The number of DPP packets that can be sent by the currently completed CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340E9"><details ontoggle="ElemCh('reg_400340E9');"><summary>0x400340E9<b style="margin: 20px;">UEP2_TX_CHAIN_NUMP</b>//   Number of NUMPs has been sent by endpoint 2</summary>
<ul>
<li class="content" name="fld_400340E9.0" onclick="ElemClick('fld_400340E9.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that have been transmitted
</li>
</ul>
</details></li>
<li class="content" name="reg_400340EA"><details ontoggle="ElemCh('reg_400340EA');"><summary>0x400340EA<b style="margin: 20px;">UEP2_TX_DMA_OFS</b>//   DMA offset length for endpoint 2</summary>
<ul>
<li class="content" name="fld_400340EA.0" onclick="ElemClick('fld_400340EA.0');">
[0:15]<b style="margin: 20px;">CHAIN_TX_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340EC"><details ontoggle="ElemCh('reg_400340EC');"><summary>0x400340EC<b style="margin: 20px;">UEP2_TX_DMA</b>//   DMA start address for endpoint 2</summary>
<ul>
<li class="content" name="fld_400340EC.0" onclick="ElemClick('fld_400340EC.0');">
[0:31]<b style="margin: 20px;">CHAIN_TX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to send data. FIFO mode:16~23 bits of the FIF
</li>
</ul>
</details></li>
<li class="content" name="reg_40034100"><details ontoggle="ElemCh('reg_40034100');"><summary>0x40034100<b style="margin: 20px;">UEP3_TX_CFG</b>//   Endpoint 3 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034100.7" onclick="ElemClick('fld_40034100.7');">
[7]<b style="margin: 20px;">RB_EP_TX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034100.6" onclick="ElemClick('fld_40034100.6');">
[6]<b style="margin: 20px;">RB_EP_TX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of th
</li>
<li class="content" name="fld_40034100.5" onclick="ElemClick('fld_40034100.5');">
[5]<b style="margin: 20px;">RB_EP_TX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034100.3" onclick="ElemClick('fld_40034100.3');">
[3]<b style="margin: 20px;">RB_EP_TX_EOB_MODE</b> (def=0x0)    //    If a short packet is sent, EOB/LPF=0 in ACK-TP;If a short packet is sent, EOB/LPF=1 in ACK-TP
</li>
<li class="content" name="fld_40034100.2" onclick="ElemClick('fld_40034100.2');">
[2]<b style="margin: 20px;">RB_EP_TX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034100.1" onclick="ElemClick('fld_40034100.1');">
[1]<b style="margin: 20px;">RB_EP_TX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034100.0" onclick="ElemClick('fld_40034100.0');">
[0]<b style="margin: 20px;">RB_EP_TX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034101"><details ontoggle="ElemCh('reg_40034101');"><summary>0x40034101<b style="margin: 20px;">UEP3_TX_CR</b>//   Endpoint 3 control register</summary>
<ul>
<li class="content" name="fld_40034101.7" onclick="ElemClick('fld_40034101.7');">
[7]<b style="margin: 20px;">RB_EP_TX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034101.6" onclick="ElemClick('fld_40034101.6');">
[6]<b style="margin: 20px;">RB_EP_TX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034101.5" onclick="ElemClick('fld_40034101.5');">
[5]<b style="margin: 20px;">RB_EP_TX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034101.0" onclick="ElemClick('fld_40034101.0');">
[0:4]<b style="margin: 20px;">RB_EP_TX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034102"><details ontoggle="ElemCh('reg_40034102');"><summary>0x40034102<b style="margin: 20px;">UEP3_TX_SEQ</b>//   Endpoint 3 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034102.0" onclick="ElemClick('fld_40034102.0');">
[0:4]<b style="margin: 20px;">RB_TX_EP_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034103"><details ontoggle="ElemCh('reg_40034103');"><summary>0x40034103<b style="margin: 20px;">UEP3_TX_ST</b>//   Endpoint 3 status register</summary>
<ul>
<li class="content" name="fld_40034103.7" onclick="ElemClick('fld_40034103.7');">
[7]<b style="margin: 20px;">RB_TX_EP_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034103.6" onclick="ElemClick('fld_40034103.6');">
[6]<b style="margin: 20px;">RB_TX_EP_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034103.5" onclick="ElemClick('fld_40034103.5');">
[5]<b style="margin: 20px;">RB_TX_EP_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034103.4" onclick="ElemClick('fld_40034103.4');">
[4]<b style="margin: 20px;">RB_TX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034103.0" onclick="ElemClick('fld_40034103.0');">
[0:3]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034104"><details ontoggle="ElemCh('reg_40034104');"><summary>0x40034104<b style="margin: 20px;">UEP3_TX_CHAIN_CR</b>//   Endpoint 3 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034104.6" onclick="ElemClick('fld_40034104.6');">
[6:7]<b style="margin: 20px;">RB_TX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034104.4" onclick="ElemClick('fld_40034104.4');">
[4:5]<b style="margin: 20px;">RB_TX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034104.2" onclick="ElemClick('fld_40034104.2');">
[2]<b style="margin: 20px;">RB_TX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034104.0" onclick="ElemClick('fld_40034104.0');">
[0:1]<b style="margin: 20px;">RB_TX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034105"><details ontoggle="ElemCh('reg_40034105');"><summary>0x40034105<b style="margin: 20px;">UEP3_TX_CHAIN_ST</b>//   Endpoint 3 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034105.7" onclick="ElemClick('fld_40034105.7');">
[7]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034105.6" onclick="ElemClick('fld_40034105.6');">
[6]<b style="margin: 20px;">RB_TX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034105.5" onclick="ElemClick('fld_40034105.5');">
[5]<b style="margin: 20px;">RB_TX_EOB_LPF</b> (def=0x0)    //    EOB/LPF bits in the last packet of DPH in the current CHAIN
</li>
<li class="content" name="fld_40034105.3" onclick="ElemClick('fld_40034105.3');">
[3]<b style="margin: 20px;">RB_TX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034105.2" onclick="ElemClick('fld_40034105.2');">
[2]<b style="margin: 20px;">RB_TX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034105.0" onclick="ElemClick('fld_40034105.0');">
[0:1]<b style="margin: 20px;">RB_TX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034106"><details ontoggle="ElemCh('reg_40034106');"><summary>0x40034106<b style="margin: 20px;">UEP3_TX_CHAIN_LEN</b>//   Endpoint 3 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034106.0" onclick="ElemClick('fld_40034106.0');">
[0:10]<b style="margin: 20px;">CHAIN_TX_LEN</b> (def=0x0)    //    The length of the last packet sent by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034108"><details ontoggle="ElemCh('reg_40034108');"><summary>0x40034108<b style="margin: 20px;">UEP3_TX_CHAIN_EXP_NUMP</b>//   Number of NUMPs expected to be sent by endpoint 3</summary>
<ul>
<li class="content" name="fld_40034108.0" onclick="ElemClick('fld_40034108.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_EXP_NUMP</b> (def=0x0)    //    The number of DPP packets that can be sent by the currently completed CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034109"><details ontoggle="ElemCh('reg_40034109');"><summary>0x40034109<b style="margin: 20px;">UEP3_TX_CHAIN_NUMP</b>//   Number of NUMPs has been sent by endpoint 3</summary>
<ul>
<li class="content" name="fld_40034109.0" onclick="ElemClick('fld_40034109.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that have been transmitted
</li>
</ul>
</details></li>
<li class="content" name="reg_4003410A"><details ontoggle="ElemCh('reg_4003410A');"><summary>0x4003410A<b style="margin: 20px;">UEP3_TX_DMA_OFS</b>//   DMA offset length for endpoint 3</summary>
<ul>
<li class="content" name="fld_4003410A.0" onclick="ElemClick('fld_4003410A.0');">
[0:15]<b style="margin: 20px;">CHAIN_TX_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003410C"><details ontoggle="ElemCh('reg_4003410C');"><summary>0x4003410C<b style="margin: 20px;">UEP3_TX_DMA</b>//   DMA start address for endpoint 3</summary>
<ul>
<li class="content" name="fld_4003410C.0" onclick="ElemClick('fld_4003410C.0');">
[0:31]<b style="margin: 20px;">CHAIN_TX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to send data. FIFO mode:16~23 bits of the FIF
</li>
</ul>
</details></li>
<li class="content" name="reg_40034120"><details ontoggle="ElemCh('reg_40034120');"><summary>0x40034120<b style="margin: 20px;">UEP4_TX_CFG</b>//   Endpoint 4 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034120.7" onclick="ElemClick('fld_40034120.7');">
[7]<b style="margin: 20px;">RB_EP_TX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034120.6" onclick="ElemClick('fld_40034120.6');">
[6]<b style="margin: 20px;">RB_EP_TX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of th
</li>
<li class="content" name="fld_40034120.5" onclick="ElemClick('fld_40034120.5');">
[5]<b style="margin: 20px;">RB_EP_TX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034120.3" onclick="ElemClick('fld_40034120.3');">
[3]<b style="margin: 20px;">RB_EP_TX_EOB_MODE</b> (def=0x0)    //    If a short packet is sent, EOB/LPF=0 in ACK-TP;If a short packet is sent, EOB/LPF=1 in ACK-TP
</li>
<li class="content" name="fld_40034120.2" onclick="ElemClick('fld_40034120.2');">
[2]<b style="margin: 20px;">RB_EP_TX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034120.1" onclick="ElemClick('fld_40034120.1');">
[1]<b style="margin: 20px;">RB_EP_TX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034120.0" onclick="ElemClick('fld_40034120.0');">
[0]<b style="margin: 20px;">RB_EP_TX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034121"><details ontoggle="ElemCh('reg_40034121');"><summary>0x40034121<b style="margin: 20px;">UEP4_TX_CR</b>//   Endpoint 4 control register</summary>
<ul>
<li class="content" name="fld_40034121.7" onclick="ElemClick('fld_40034121.7');">
[7]<b style="margin: 20px;">RB_EP_TX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034121.6" onclick="ElemClick('fld_40034121.6');">
[6]<b style="margin: 20px;">RB_EP_TX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034121.5" onclick="ElemClick('fld_40034121.5');">
[5]<b style="margin: 20px;">RB_EP_TX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034121.0" onclick="ElemClick('fld_40034121.0');">
[0:4]<b style="margin: 20px;">RB_EP_TX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034122"><details ontoggle="ElemCh('reg_40034122');"><summary>0x40034122<b style="margin: 20px;">UEP4_TX_SEQ</b>//   Endpoint 4 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034122.0" onclick="ElemClick('fld_40034122.0');">
[0:4]<b style="margin: 20px;">RB_TX_EP_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034123"><details ontoggle="ElemCh('reg_40034123');"><summary>0x40034123<b style="margin: 20px;">UEP4_TX_ST</b>//   Endpoint 4 status register</summary>
<ul>
<li class="content" name="fld_40034123.7" onclick="ElemClick('fld_40034123.7');">
[7]<b style="margin: 20px;">RB_TX_EP_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034123.6" onclick="ElemClick('fld_40034123.6');">
[6]<b style="margin: 20px;">RB_TX_EP_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034123.5" onclick="ElemClick('fld_40034123.5');">
[5]<b style="margin: 20px;">RB_TX_EP_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034123.4" onclick="ElemClick('fld_40034123.4');">
[4]<b style="margin: 20px;">RB_TX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034123.0" onclick="ElemClick('fld_40034123.0');">
[0:3]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034124"><details ontoggle="ElemCh('reg_40034124');"><summary>0x40034124<b style="margin: 20px;">UEP4_TX_CHAIN_CR</b>//   Endpoint 4 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034124.6" onclick="ElemClick('fld_40034124.6');">
[6:7]<b style="margin: 20px;">RB_TX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034124.4" onclick="ElemClick('fld_40034124.4');">
[4:5]<b style="margin: 20px;">RB_TX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034124.2" onclick="ElemClick('fld_40034124.2');">
[2]<b style="margin: 20px;">RB_TX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034124.0" onclick="ElemClick('fld_40034124.0');">
[0:1]<b style="margin: 20px;">RB_TX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034125"><details ontoggle="ElemCh('reg_40034125');"><summary>0x40034125<b style="margin: 20px;">UEP4_TX_CHAIN_ST</b>//   Endpoint 4 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034125.7" onclick="ElemClick('fld_40034125.7');">
[7]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034125.6" onclick="ElemClick('fld_40034125.6');">
[6]<b style="margin: 20px;">RB_TX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034125.5" onclick="ElemClick('fld_40034125.5');">
[5]<b style="margin: 20px;">RB_TX_EOB_LPF</b> (def=0x0)    //    EOB/LPF bits in the last packet of DPH in the current CHAIN
</li>
<li class="content" name="fld_40034125.3" onclick="ElemClick('fld_40034125.3');">
[3]<b style="margin: 20px;">RB_TX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034125.2" onclick="ElemClick('fld_40034125.2');">
[2]<b style="margin: 20px;">RB_TX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034125.0" onclick="ElemClick('fld_40034125.0');">
[0:1]<b style="margin: 20px;">RB_TX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034126"><details ontoggle="ElemCh('reg_40034126');"><summary>0x40034126<b style="margin: 20px;">UEP4_TX_CHAIN_LEN</b>//   Endpoint 4 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034126.0" onclick="ElemClick('fld_40034126.0');">
[0:10]<b style="margin: 20px;">CHAIN_TX_LEN</b> (def=0x0)    //    The length of the last packet sent by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034128"><details ontoggle="ElemCh('reg_40034128');"><summary>0x40034128<b style="margin: 20px;">UEP4_TX_CHAIN_EXP_NUMP</b>//   Number of NUMPs expected to be sent by Endpoint 4</summary>
<ul>
<li class="content" name="fld_40034128.0" onclick="ElemClick('fld_40034128.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_EXP_NUMP</b> (def=0x0)    //    The number of DPP packets that can be sent by the currently completed CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034129"><details ontoggle="ElemCh('reg_40034129');"><summary>0x40034129<b style="margin: 20px;">UEP4_TX_CHAIN_NUMP</b>//   Number of NUMPs has been sent by Endpoint 4</summary>
<ul>
<li class="content" name="fld_40034129.0" onclick="ElemClick('fld_40034129.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that have been transmitted
</li>
</ul>
</details></li>
<li class="content" name="reg_4003412A"><details ontoggle="ElemCh('reg_4003412A');"><summary>0x4003412A<b style="margin: 20px;">UEP4_TX_DMA_OFS</b>//   DMA offset length for Endpoint 4</summary>
<ul>
<li class="content" name="fld_4003412A.0" onclick="ElemClick('fld_4003412A.0');">
[0:15]<b style="margin: 20px;">CHAIN_TX_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003412C"><details ontoggle="ElemCh('reg_4003412C');"><summary>0x4003412C<b style="margin: 20px;">UEP4_TX_DMA</b>//   DMA start address for Endpoint 4</summary>
<ul>
<li class="content" name="fld_4003412C.0" onclick="ElemClick('fld_4003412C.0');">
[0:31]<b style="margin: 20px;">CHAIN_TX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to send data. FIFO mode:16~23 bits of the FIF
</li>
</ul>
</details></li>
<li class="content" name="reg_40034140"><details ontoggle="ElemCh('reg_40034140');"><summary>0x40034140<b style="margin: 20px;">UEP5_TX_CFG</b>//   Endpoint 5 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034140.7" onclick="ElemClick('fld_40034140.7');">
[7]<b style="margin: 20px;">RB_EP_TX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034140.6" onclick="ElemClick('fld_40034140.6');">
[6]<b style="margin: 20px;">RB_EP_TX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of th
</li>
<li class="content" name="fld_40034140.5" onclick="ElemClick('fld_40034140.5');">
[5]<b style="margin: 20px;">RB_EP_TX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034140.3" onclick="ElemClick('fld_40034140.3');">
[3]<b style="margin: 20px;">RB_EP_TX_EOB_MODE</b> (def=0x0)    //    If a short packet is sent, EOB/LPF=0 in ACK-TP;If a short packet is sent, EOB/LPF=1 in ACK-TP
</li>
<li class="content" name="fld_40034140.2" onclick="ElemClick('fld_40034140.2');">
[2]<b style="margin: 20px;">RB_EP_TX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034140.1" onclick="ElemClick('fld_40034140.1');">
[1]<b style="margin: 20px;">RB_EP_TX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034140.0" onclick="ElemClick('fld_40034140.0');">
[0]<b style="margin: 20px;">RB_EP_TX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034141"><details ontoggle="ElemCh('reg_40034141');"><summary>0x40034141<b style="margin: 20px;">UEP5_TX_CR</b>//   Endpoint 5 control register</summary>
<ul>
<li class="content" name="fld_40034141.7" onclick="ElemClick('fld_40034141.7');">
[7]<b style="margin: 20px;">RB_EP_TX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034141.6" onclick="ElemClick('fld_40034141.6');">
[6]<b style="margin: 20px;">RB_EP_TX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034141.5" onclick="ElemClick('fld_40034141.5');">
[5]<b style="margin: 20px;">RB_EP_TX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034141.0" onclick="ElemClick('fld_40034141.0');">
[0:4]<b style="margin: 20px;">RB_EP_TX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034142"><details ontoggle="ElemCh('reg_40034142');"><summary>0x40034142<b style="margin: 20px;">UEP5_TX_SEQ</b>//   Endpoint 5 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034142.0" onclick="ElemClick('fld_40034142.0');">
[0:4]<b style="margin: 20px;">RB_TX_EP_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034143"><details ontoggle="ElemCh('reg_40034143');"><summary>0x40034143<b style="margin: 20px;">UEP5_TX_ST</b>//   Endpoint 5 status register</summary>
<ul>
<li class="content" name="fld_40034143.7" onclick="ElemClick('fld_40034143.7');">
[7]<b style="margin: 20px;">RB_TX_EP_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034143.6" onclick="ElemClick('fld_40034143.6');">
[6]<b style="margin: 20px;">RB_TX_EP_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034143.5" onclick="ElemClick('fld_40034143.5');">
[5]<b style="margin: 20px;">RB_TX_EP_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034143.4" onclick="ElemClick('fld_40034143.4');">
[4]<b style="margin: 20px;">RB_TX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034143.0" onclick="ElemClick('fld_40034143.0');">
[0:3]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034144"><details ontoggle="ElemCh('reg_40034144');"><summary>0x40034144<b style="margin: 20px;">UEP5_TX_CHAIN_CR</b>//   Endpoint 5 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034144.6" onclick="ElemClick('fld_40034144.6');">
[6:7]<b style="margin: 20px;">RB_TX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034144.4" onclick="ElemClick('fld_40034144.4');">
[4:5]<b style="margin: 20px;">RB_TX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034144.2" onclick="ElemClick('fld_40034144.2');">
[2]<b style="margin: 20px;">RB_TX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034144.0" onclick="ElemClick('fld_40034144.0');">
[0:1]<b style="margin: 20px;">RB_TX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034145"><details ontoggle="ElemCh('reg_40034145');"><summary>0x40034145<b style="margin: 20px;">UEP5_TX_CHAIN_ST</b>//   Endpoint 5 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034145.7" onclick="ElemClick('fld_40034145.7');">
[7]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034145.6" onclick="ElemClick('fld_40034145.6');">
[6]<b style="margin: 20px;">RB_TX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034145.5" onclick="ElemClick('fld_40034145.5');">
[5]<b style="margin: 20px;">RB_TX_EOB_LPF</b> (def=0x0)    //    EOB/LPF bits in the last packet of DPH in the current CHAIN
</li>
<li class="content" name="fld_40034145.3" onclick="ElemClick('fld_40034145.3');">
[3]<b style="margin: 20px;">RB_TX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034145.2" onclick="ElemClick('fld_40034145.2');">
[2]<b style="margin: 20px;">RB_TX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034145.0" onclick="ElemClick('fld_40034145.0');">
[0:1]<b style="margin: 20px;">RB_TX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034146"><details ontoggle="ElemCh('reg_40034146');"><summary>0x40034146<b style="margin: 20px;">UEP5_TX_CHAIN_LEN</b>//   Endpoint 5 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034146.0" onclick="ElemClick('fld_40034146.0');">
[0:10]<b style="margin: 20px;">CHAIN_TX_LEN</b> (def=0x0)    //    The length of the last packet sent by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034148"><details ontoggle="ElemCh('reg_40034148');"><summary>0x40034148<b style="margin: 20px;">UEP5_TX_CHAIN_EXP_NUMP</b>//   Number of NUMPs expected to be sent by Endpoint 5</summary>
<ul>
<li class="content" name="fld_40034148.0" onclick="ElemClick('fld_40034148.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_EXP_NUMP</b> (def=0x0)    //    The number of DPP packets that can be sent by the currently completed CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034149"><details ontoggle="ElemCh('reg_40034149');"><summary>0x40034149<b style="margin: 20px;">UEP5_TX_CHAIN_NUMP</b>//   Number of NUMPs has been sent by Endpoint 5</summary>
<ul>
<li class="content" name="fld_40034149.0" onclick="ElemClick('fld_40034149.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that have been transmitted
</li>
</ul>
</details></li>
<li class="content" name="reg_4003414A"><details ontoggle="ElemCh('reg_4003414A');"><summary>0x4003414A<b style="margin: 20px;">UEP5_TX_DMA_OFS</b>//   DMA offset length for Endpoint 5</summary>
<ul>
<li class="content" name="fld_4003414A.0" onclick="ElemClick('fld_4003414A.0');">
[0:15]<b style="margin: 20px;">CHAIN_TX_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003414C"><details ontoggle="ElemCh('reg_4003414C');"><summary>0x4003414C<b style="margin: 20px;">UEP5_TX_DMA</b>//   DMA start address for Endpoint 5</summary>
<ul>
<li class="content" name="fld_4003414C.0" onclick="ElemClick('fld_4003414C.0');">
[0:31]<b style="margin: 20px;">CHAIN_TX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to send data. FIFO mode:16~23 bits of the FIF
</li>
</ul>
</details></li>
<li class="content" name="reg_40034160"><details ontoggle="ElemCh('reg_40034160');"><summary>0x40034160<b style="margin: 20px;">UEP6_TX_CFG</b>//   Endpoint 6 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034160.7" onclick="ElemClick('fld_40034160.7');">
[7]<b style="margin: 20px;">RB_EP_TX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034160.6" onclick="ElemClick('fld_40034160.6');">
[6]<b style="margin: 20px;">RB_EP_TX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of th
</li>
<li class="content" name="fld_40034160.5" onclick="ElemClick('fld_40034160.5');">
[5]<b style="margin: 20px;">RB_EP_TX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034160.3" onclick="ElemClick('fld_40034160.3');">
[3]<b style="margin: 20px;">RB_EP_TX_EOB_MODE</b> (def=0x0)    //    If a short packet is sent, EOB/LPF=0 in ACK-TP;If a short packet is sent, EOB/LPF=1 in ACK-TP
</li>
<li class="content" name="fld_40034160.2" onclick="ElemClick('fld_40034160.2');">
[2]<b style="margin: 20px;">RB_EP_TX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034160.1" onclick="ElemClick('fld_40034160.1');">
[1]<b style="margin: 20px;">RB_EP_TX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034160.0" onclick="ElemClick('fld_40034160.0');">
[0]<b style="margin: 20px;">RB_EP_TX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034161"><details ontoggle="ElemCh('reg_40034161');"><summary>0x40034161<b style="margin: 20px;">UEP6_TX_CR</b>//   Endpoint 6 control register</summary>
<ul>
<li class="content" name="fld_40034161.7" onclick="ElemClick('fld_40034161.7');">
[7]<b style="margin: 20px;">RB_EP_TX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034161.6" onclick="ElemClick('fld_40034161.6');">
[6]<b style="margin: 20px;">RB_EP_TX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034161.5" onclick="ElemClick('fld_40034161.5');">
[5]<b style="margin: 20px;">RB_EP_TX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034161.0" onclick="ElemClick('fld_40034161.0');">
[0:4]<b style="margin: 20px;">RB_EP_TX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034162"><details ontoggle="ElemCh('reg_40034162');"><summary>0x40034162<b style="margin: 20px;">UEP6_TX_SEQ</b>//   Endpoint 6 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034162.0" onclick="ElemClick('fld_40034162.0');">
[0:4]<b style="margin: 20px;">RB_TX_EP_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034163"><details ontoggle="ElemCh('reg_40034163');"><summary>0x40034163<b style="margin: 20px;">UEP6_TX_ST</b>//   Endpoint 6 status register</summary>
<ul>
<li class="content" name="fld_40034163.7" onclick="ElemClick('fld_40034163.7');">
[7]<b style="margin: 20px;">RB_TX_EP_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034163.6" onclick="ElemClick('fld_40034163.6');">
[6]<b style="margin: 20px;">RB_TX_EP_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034163.5" onclick="ElemClick('fld_40034163.5');">
[5]<b style="margin: 20px;">RB_TX_EP_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034163.4" onclick="ElemClick('fld_40034163.4');">
[4]<b style="margin: 20px;">RB_TX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034163.0" onclick="ElemClick('fld_40034163.0');">
[0:3]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034164"><details ontoggle="ElemCh('reg_40034164');"><summary>0x40034164<b style="margin: 20px;">UEP6_TX_CHAIN_CR</b>//   Endpoint 6 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034164.6" onclick="ElemClick('fld_40034164.6');">
[6:7]<b style="margin: 20px;">RB_TX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034164.4" onclick="ElemClick('fld_40034164.4');">
[4:5]<b style="margin: 20px;">RB_TX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034164.2" onclick="ElemClick('fld_40034164.2');">
[2]<b style="margin: 20px;">RB_TX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034164.0" onclick="ElemClick('fld_40034164.0');">
[0:1]<b style="margin: 20px;">RB_TX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034165"><details ontoggle="ElemCh('reg_40034165');"><summary>0x40034165<b style="margin: 20px;">UEP6_TX_CHAIN_ST</b>//   Endpoint 6 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034165.7" onclick="ElemClick('fld_40034165.7');">
[7]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034165.6" onclick="ElemClick('fld_40034165.6');">
[6]<b style="margin: 20px;">RB_TX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034165.5" onclick="ElemClick('fld_40034165.5');">
[5]<b style="margin: 20px;">RB_TX_EOB_LPF</b> (def=0x0)    //    EOB/LPF bits in the last packet of DPH in the current CHAIN
</li>
<li class="content" name="fld_40034165.3" onclick="ElemClick('fld_40034165.3');">
[3]<b style="margin: 20px;">RB_TX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034165.2" onclick="ElemClick('fld_40034165.2');">
[2]<b style="margin: 20px;">RB_TX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034165.0" onclick="ElemClick('fld_40034165.0');">
[0:1]<b style="margin: 20px;">RB_TX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034166"><details ontoggle="ElemCh('reg_40034166');"><summary>0x40034166<b style="margin: 20px;">UEP6_TX_CHAIN_LEN</b>//   Endpoint 6 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034166.0" onclick="ElemClick('fld_40034166.0');">
[0:10]<b style="margin: 20px;">CHAIN_TX_LEN</b> (def=0x0)    //    The length of the last packet sent by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034168"><details ontoggle="ElemCh('reg_40034168');"><summary>0x40034168<b style="margin: 20px;">UEP6_TX_CHAIN_EXP_NUMP</b>//   Number of NUMPs expected to be sent by Endpoint 6</summary>
<ul>
<li class="content" name="fld_40034168.0" onclick="ElemClick('fld_40034168.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_EXP_NUMP</b> (def=0x0)    //    The number of DPP packets that can be sent by the currently completed CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034169"><details ontoggle="ElemCh('reg_40034169');"><summary>0x40034169<b style="margin: 20px;">UEP6_TX_CHAIN_NUMP</b>//   Number of NUMPs has been sent by Endpoint 6</summary>
<ul>
<li class="content" name="fld_40034169.0" onclick="ElemClick('fld_40034169.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that have been transmitted
</li>
</ul>
</details></li>
<li class="content" name="reg_4003416A"><details ontoggle="ElemCh('reg_4003416A');"><summary>0x4003416A<b style="margin: 20px;">UEP6_TX_DMA_OFS</b>//   DMA offset length for Endpoint 6</summary>
<ul>
<li class="content" name="fld_4003416A.0" onclick="ElemClick('fld_4003416A.0');">
[0:15]<b style="margin: 20px;">CHAIN_TX_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003416C"><details ontoggle="ElemCh('reg_4003416C');"><summary>0x4003416C<b style="margin: 20px;">UEP6_TX_DMA</b>//   DMA start address for Endpoint 6</summary>
<ul>
<li class="content" name="fld_4003416C.0" onclick="ElemClick('fld_4003416C.0');">
[0:31]<b style="margin: 20px;">CHAIN_TX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to send data. FIFO mode:16~23 bits of the FIF
</li>
</ul>
</details></li>
<li class="content" name="reg_40034180"><details ontoggle="ElemCh('reg_40034180');"><summary>0x40034180<b style="margin: 20px;">UEP7_TX_CFG</b>//   Endpoint 7 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034180.7" onclick="ElemClick('fld_40034180.7');">
[7]<b style="margin: 20px;">RB_EP_TX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034180.6" onclick="ElemClick('fld_40034180.6');">
[6]<b style="margin: 20px;">RB_EP_TX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of th
</li>
<li class="content" name="fld_40034180.5" onclick="ElemClick('fld_40034180.5');">
[5]<b style="margin: 20px;">RB_EP_TX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034180.3" onclick="ElemClick('fld_40034180.3');">
[3]<b style="margin: 20px;">RB_EP_TX_EOB_MODE</b> (def=0x0)    //    If a short packet is sent, EOB/LPF=0 in ACK-TP;If a short packet is sent, EOB/LPF=1 in ACK-TP
</li>
<li class="content" name="fld_40034180.2" onclick="ElemClick('fld_40034180.2');">
[2]<b style="margin: 20px;">RB_EP_TX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034180.1" onclick="ElemClick('fld_40034180.1');">
[1]<b style="margin: 20px;">RB_EP_TX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034180.0" onclick="ElemClick('fld_40034180.0');">
[0]<b style="margin: 20px;">RB_EP_TX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034181"><details ontoggle="ElemCh('reg_40034181');"><summary>0x40034181<b style="margin: 20px;">UEP7_TX_CR</b>//   Endpoint 7 control register</summary>
<ul>
<li class="content" name="fld_40034181.7" onclick="ElemClick('fld_40034181.7');">
[7]<b style="margin: 20px;">RB_EP_TX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034181.6" onclick="ElemClick('fld_40034181.6');">
[6]<b style="margin: 20px;">RB_EP_TX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034181.5" onclick="ElemClick('fld_40034181.5');">
[5]<b style="margin: 20px;">RB_EP_TX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034181.0" onclick="ElemClick('fld_40034181.0');">
[0:4]<b style="margin: 20px;">RB_EP_TX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034182"><details ontoggle="ElemCh('reg_40034182');"><summary>0x40034182<b style="margin: 20px;">UEP7_TX_SEQ</b>//   Endpoint 7 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034182.0" onclick="ElemClick('fld_40034182.0');">
[0:4]<b style="margin: 20px;">RB_TX_EP_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034183"><details ontoggle="ElemCh('reg_40034183');"><summary>0x40034183<b style="margin: 20px;">UEP7_TX_ST</b>//   Endpoint 7 status register</summary>
<ul>
<li class="content" name="fld_40034183.7" onclick="ElemClick('fld_40034183.7');">
[7]<b style="margin: 20px;">RB_TX_EP_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034183.6" onclick="ElemClick('fld_40034183.6');">
[6]<b style="margin: 20px;">RB_TX_EP_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034183.5" onclick="ElemClick('fld_40034183.5');">
[5]<b style="margin: 20px;">RB_TX_EP_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034183.4" onclick="ElemClick('fld_40034183.4');">
[4]<b style="margin: 20px;">RB_TX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034183.0" onclick="ElemClick('fld_40034183.0');">
[0:3]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034184"><details ontoggle="ElemCh('reg_40034184');"><summary>0x40034184<b style="margin: 20px;">UEP7_TX_CHAIN_CR</b>//   Endpoint 7 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034184.6" onclick="ElemClick('fld_40034184.6');">
[6:7]<b style="margin: 20px;">RB_TX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034184.4" onclick="ElemClick('fld_40034184.4');">
[4:5]<b style="margin: 20px;">RB_TX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034184.2" onclick="ElemClick('fld_40034184.2');">
[2]<b style="margin: 20px;">RB_TX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034184.0" onclick="ElemClick('fld_40034184.0');">
[0:1]<b style="margin: 20px;">RB_TX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034185"><details ontoggle="ElemCh('reg_40034185');"><summary>0x40034185<b style="margin: 20px;">UEP7_TX_CHAIN_ST</b>//   Endpoint 7 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034185.7" onclick="ElemClick('fld_40034185.7');">
[7]<b style="margin: 20px;">RB_TX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034185.6" onclick="ElemClick('fld_40034185.6');">
[6]<b style="margin: 20px;">RB_TX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034185.5" onclick="ElemClick('fld_40034185.5');">
[5]<b style="margin: 20px;">RB_TX_EOB_LPF</b> (def=0x0)    //    EOB/LPF bits in the last packet of DPH in the current CHAIN
</li>
<li class="content" name="fld_40034185.3" onclick="ElemClick('fld_40034185.3');">
[3]<b style="margin: 20px;">RB_TX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034185.2" onclick="ElemClick('fld_40034185.2');">
[2]<b style="margin: 20px;">RB_TX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034185.0" onclick="ElemClick('fld_40034185.0');">
[0:1]<b style="margin: 20px;">RB_TX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034186"><details ontoggle="ElemCh('reg_40034186');"><summary>0x40034186<b style="margin: 20px;">UEP7_TX_CHAIN_LEN</b>//   Endpoint 7 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034186.0" onclick="ElemClick('fld_40034186.0');">
[0:10]<b style="margin: 20px;">CHAIN_TX_LEN</b> (def=0x0)    //    The length of the last packet sent by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034188"><details ontoggle="ElemCh('reg_40034188');"><summary>0x40034188<b style="margin: 20px;">UEP7_TX_CHAIN_EXP_NUMP</b>//   Number of NUMPs expected to be sent by Endpoint 7</summary>
<ul>
<li class="content" name="fld_40034188.0" onclick="ElemClick('fld_40034188.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_EXP_NUMP</b> (def=0x0)    //    The number of DPP packets that can be sent by the currently completed CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034189"><details ontoggle="ElemCh('reg_40034189');"><summary>0x40034189<b style="margin: 20px;">UEP7_TX_CHAIN_NUMP</b>//   Number of NUMPs has been sent by Endpoint 7</summary>
<ul>
<li class="content" name="fld_40034189.0" onclick="ElemClick('fld_40034189.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that have been transmitted
</li>
</ul>
</details></li>
<li class="content" name="reg_4003418A"><details ontoggle="ElemCh('reg_4003418A');"><summary>0x4003418A<b style="margin: 20px;">UEP7_TX_DMA_OFS</b>//   DMA offset length for Endpoint 7</summary>
<ul>
<li class="content" name="fld_4003418A.0" onclick="ElemClick('fld_4003418A.0');">
[0:15]<b style="margin: 20px;">CHAIN_TX_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003418C"><details ontoggle="ElemCh('reg_4003418C');"><summary>0x4003418C<b style="margin: 20px;">UEP7_TX_DMA</b>//   DMA start address for Endpoint 7</summary>
<ul>
<li class="content" name="fld_4003418C.0" onclick="ElemClick('fld_4003418C.0');">
[0:31]<b style="margin: 20px;">CHAIN_TX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to send data. FIFO mode:16~23 bits of the FIF
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D0"><details ontoggle="ElemCh('reg_400340D0');"><summary>0x400340D0<b style="margin: 20px;">UEP1_RX_CFG</b>//   Endpoint 1 Configuration Register</summary>
<ul>
<li class="content" name="fld_400340D0.7" onclick="ElemClick('fld_400340D0.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_400340D0.6" onclick="ElemClick('fld_400340D0.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of the
</li>
<li class="content" name="fld_400340D0.5" onclick="ElemClick('fld_400340D0.5');">
[5]<b style="margin: 20px;">RB_EP_RX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_400340D0.4" onclick="ElemClick('fld_400340D0.4');">
[4]<b style="margin: 20px;">RB_EP_RX_TOUT_MODE</b> (def=0x0)    //    This bit is 1, and when a continuous burst packet is received, PP=1 and not a short packet 
</li>
<li class="content" name="fld_400340D0.3" onclick="ElemClick('fld_400340D0.3');">
[3]<b style="margin: 20px;">RB_EP_RX_EOB_MODE</b> (def=0x0)    //    This bit is 1, and when a short packet or DP(PP=0) is received, clearing all CHAIN_EN will 
</li>
<li class="content" name="fld_400340D0.2" onclick="ElemClick('fld_400340D0.2');">
[2]<b style="margin: 20px;">RB_EP_RX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_400340D0.1" onclick="ElemClick('fld_400340D0.1');">
[1]<b style="margin: 20px;">RB_EP_RX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_400340D0.0" onclick="ElemClick('fld_400340D0.0');">
[0]<b style="margin: 20px;">RB_EP_RX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D1"><details ontoggle="ElemCh('reg_400340D1');"><summary>0x400340D1<b style="margin: 20px;">UEP1_RX_CR</b>//   Endpoint 1 control register</summary>
<ul>
<li class="content" name="fld_400340D1.7" onclick="ElemClick('fld_400340D1.7');">
[7]<b style="margin: 20px;">RB_EP_RX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_400340D1.6" onclick="ElemClick('fld_400340D1.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_400340D1.5" onclick="ElemClick('fld_400340D1.5');">
[5]<b style="margin: 20px;">RB_EP_RX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_400340D1.0" onclick="ElemClick('fld_400340D1.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D2"><details ontoggle="ElemCh('reg_400340D2');"><summary>0x400340D2<b style="margin: 20px;">UEP1_RX_SEQ</b>//   Endpoint 1 Serial Number Register</summary>
<ul>
<li class="content" name="fld_400340D2.0" onclick="ElemClick('fld_400340D2.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D3"><details ontoggle="ElemCh('reg_400340D3');"><summary>0x400340D3<b style="margin: 20px;">UEP1_RX_ST</b>//   Endpoint 1 status register</summary>
<ul>
<li class="content" name="fld_400340D3.7" onclick="ElemClick('fld_400340D3.7');">
[7]<b style="margin: 20px;">RB_EP_RX_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_400340D3.6" onclick="ElemClick('fld_400340D3.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_400340D3.5" onclick="ElemClick('fld_400340D3.5');">
[5]<b style="margin: 20px;">RB_EP_RX_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_400340D3.4" onclick="ElemClick('fld_400340D3.4');">
[4]<b style="margin: 20px;">RB_EP_RX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_400340D3.0" onclick="ElemClick('fld_400340D3.0');">
[0:3]<b style="margin: 20px;">RB_ER_RX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D4"><details ontoggle="ElemCh('reg_400340D4');"><summary>0x400340D4<b style="margin: 20px;">UEP1_RX_CHAIN_CR</b>//   Endpoint 1 CHAIN control register</summary>
<ul>
<li class="content" name="fld_400340D4.6" onclick="ElemClick('fld_400340D4.6');">
[6:7]<b style="margin: 20px;">RB_EP_RX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_400340D4.4" onclick="ElemClick('fld_400340D4.4');">
[4:5]<b style="margin: 20px;">RB_EP_RX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_400340D4.2" onclick="ElemClick('fld_400340D4.2');">
[2]<b style="margin: 20px;">RB_EP_RX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_400340D4.0" onclick="ElemClick('fld_400340D4.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D5"><details ontoggle="ElemCh('reg_400340D5');"><summary>0x400340D5<b style="margin: 20px;">UEP1_RX_CHAIN_ST</b>//   Endpoint 1 CHAIN state register</summary>
<ul>
<li class="content" name="fld_400340D5.7" onclick="ElemClick('fld_400340D5.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_400340D5.6" onclick="ElemClick('fld_400340D5.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_400340D5.5" onclick="ElemClick('fld_400340D5.5');">
[5]<b style="margin: 20px;">RB_EP_RX_LPF_FLAG</b> (def=0x0)    //    Only the synchronous downhaul endpoint is used to currently receive the LPF status in the DPH.
</li>
<li class="content" name="fld_400340D5.3" onclick="ElemClick('fld_400340D5.3');">
[3]<b style="margin: 20px;">RB_EP_RX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_400340D5.2" onclick="ElemClick('fld_400340D5.2');">
[2]<b style="margin: 20px;">RB_EP_RX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_400340D5.0" onclick="ElemClick('fld_400340D5.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D6"><details ontoggle="ElemCh('reg_400340D6');"><summary>0x400340D6<b style="margin: 20px;">UEP1_RX_CHAIN_LEN</b>//   Endpoint 1 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_400340D6.0" onclick="ElemClick('fld_400340D6.0');">
[0:10]<b style="margin: 20px;">RB_EP_RX_CHAIN_RX_LEN</b> (def=0x0)    //    The length of the currently completed CHAIN to the last packet.
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D8"><details ontoggle="ElemCh('reg_400340D8');"><summary>0x400340D8<b style="margin: 20px;">UEP1_RX_CHAIN_MAX_NUMP</b>//   Number of NUMPs that Endpoint 1 can receive</summary>
<ul>
<li class="content" name="fld_400340D8.0" onclick="ElemClick('fld_400340D8.0');">
[0:7]<b style="margin: 20px;">RX_CHAIN_MAX_NUMP</b> (def=0x0)    //    The number of DPP packets that can be received by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340D9"><details ontoggle="ElemCh('reg_400340D9');"><summary>0x400340D9<b style="margin: 20px;">UEP1_RX_CHAIN_NUMP</b>//   Number of NUMPs has been received by endpoint 1</summary>
<ul>
<li class="content" name="fld_400340D9.0" onclick="ElemClick('fld_400340D9.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that has received
</li>
</ul>
</details></li>
<li class="content" name="reg_400340DA"><details ontoggle="ElemCh('reg_400340DA');"><summary>0x400340DA<b style="margin: 20px;">UEP1_RX_DMA_OFS</b>//   DMA offset length for endpoint 1</summary>
<ul>
<li class="content" name="fld_400340DA.0" onclick="ElemClick('fld_400340DA.0');">
[0:15]<b style="margin: 20px;">CHAIN_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340DC"><details ontoggle="ElemCh('reg_400340DC');"><summary>0x400340DC<b style="margin: 20px;">UEP1_RX_DMA</b>//   DMA start address for endpoint 1</summary>
<ul>
<li class="content" name="fld_400340DC.0" onclick="ElemClick('fld_400340DC.0');">
[0:31]<b style="margin: 20px;">CHAIN_RX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to receive data. FIFO mode:16~23 bits of the
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F0"><details ontoggle="ElemCh('reg_400340F0');"><summary>0x400340F0<b style="margin: 20px;">UEP2_RX_CFG</b>//   Endpoint 2 Configuration Register</summary>
<ul>
<li class="content" name="fld_400340F0.7" onclick="ElemClick('fld_400340F0.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_400340F0.6" onclick="ElemClick('fld_400340F0.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of the
</li>
<li class="content" name="fld_400340F0.5" onclick="ElemClick('fld_400340F0.5');">
[5]<b style="margin: 20px;">RB_EP_RX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_400340F0.4" onclick="ElemClick('fld_400340F0.4');">
[4]<b style="margin: 20px;">RB_EP_RX_TOUT_MODE</b> (def=0x0)    //    This bit is 1, and when a continuous burst packet is received, PP=1 and not a short packet 
</li>
<li class="content" name="fld_400340F0.3" onclick="ElemClick('fld_400340F0.3');">
[3]<b style="margin: 20px;">RB_EP_RX_EOB_MODE</b> (def=0x0)    //    This bit is 1, and when a short packet or DP(PP=0) is received, clearing all CHAIN_EN will 
</li>
<li class="content" name="fld_400340F0.2" onclick="ElemClick('fld_400340F0.2');">
[2]<b style="margin: 20px;">RB_EP_RX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_400340F0.1" onclick="ElemClick('fld_400340F0.1');">
[1]<b style="margin: 20px;">RB_EP_RX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_400340F0.0" onclick="ElemClick('fld_400340F0.0');">
[0]<b style="margin: 20px;">RB_EP_RX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F1"><details ontoggle="ElemCh('reg_400340F1');"><summary>0x400340F1<b style="margin: 20px;">UEP2_RX_CR</b>//   Endpoint 2 control register</summary>
<ul>
<li class="content" name="fld_400340F1.7" onclick="ElemClick('fld_400340F1.7');">
[7]<b style="margin: 20px;">RB_EP_RX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_400340F1.6" onclick="ElemClick('fld_400340F1.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_400340F1.5" onclick="ElemClick('fld_400340F1.5');">
[5]<b style="margin: 20px;">RB_EP_RX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_400340F1.0" onclick="ElemClick('fld_400340F1.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F2"><details ontoggle="ElemCh('reg_400340F2');"><summary>0x400340F2<b style="margin: 20px;">UEP2_RX_SEQ</b>//   Endpoint 2 Serial Number Register</summary>
<ul>
<li class="content" name="fld_400340F2.0" onclick="ElemClick('fld_400340F2.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F3"><details ontoggle="ElemCh('reg_400340F3');"><summary>0x400340F3<b style="margin: 20px;">UEP2_RX_ST</b>//   Endpoint 2 status register</summary>
<ul>
<li class="content" name="fld_400340F3.7" onclick="ElemClick('fld_400340F3.7');">
[7]<b style="margin: 20px;">RB_EP_RX_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_400340F3.6" onclick="ElemClick('fld_400340F3.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_400340F3.5" onclick="ElemClick('fld_400340F3.5');">
[5]<b style="margin: 20px;">RB_EP_RX_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_400340F3.4" onclick="ElemClick('fld_400340F3.4');">
[4]<b style="margin: 20px;">RB_EP_RX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_400340F3.0" onclick="ElemClick('fld_400340F3.0');">
[0:3]<b style="margin: 20px;">RB_ER_RX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F4"><details ontoggle="ElemCh('reg_400340F4');"><summary>0x400340F4<b style="margin: 20px;">UEP2_RX_CHAIN_CR</b>//   Endpoint 2 CHAIN control register</summary>
<ul>
<li class="content" name="fld_400340F4.6" onclick="ElemClick('fld_400340F4.6');">
[6:7]<b style="margin: 20px;">RB_EP_RX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_400340F4.4" onclick="ElemClick('fld_400340F4.4');">
[4:5]<b style="margin: 20px;">RB_EP_RX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_400340F4.2" onclick="ElemClick('fld_400340F4.2');">
[2]<b style="margin: 20px;">RB_EP_RX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_400340F4.0" onclick="ElemClick('fld_400340F4.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F5"><details ontoggle="ElemCh('reg_400340F5');"><summary>0x400340F5<b style="margin: 20px;">UEP2_RX_CHAIN_ST</b>//   Endpoint 2 CHAIN state register</summary>
<ul>
<li class="content" name="fld_400340F5.7" onclick="ElemClick('fld_400340F5.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_400340F5.6" onclick="ElemClick('fld_400340F5.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_400340F5.5" onclick="ElemClick('fld_400340F5.5');">
[5]<b style="margin: 20px;">RB_EP_RX_LPF_FLAG</b> (def=0x0)    //    Only the synchronous downhaul endpoint is used to currently receive the LPF status in the DPH.
</li>
<li class="content" name="fld_400340F5.3" onclick="ElemClick('fld_400340F5.3');">
[3]<b style="margin: 20px;">RB_EP_RX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_400340F5.2" onclick="ElemClick('fld_400340F5.2');">
[2]<b style="margin: 20px;">RB_EP_RX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_400340F5.0" onclick="ElemClick('fld_400340F5.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F6"><details ontoggle="ElemCh('reg_400340F6');"><summary>0x400340F6<b style="margin: 20px;">UEP2_RX_CHAIN_LEN</b>//   Endpoint 2 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_400340F6.0" onclick="ElemClick('fld_400340F6.0');">
[0:10]<b style="margin: 20px;">RB_EP_RX_CHAIN_RX_LEN</b> (def=0x0)    //    The length of the currently completed CHAIN to the last packet.
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F8"><details ontoggle="ElemCh('reg_400340F8');"><summary>0x400340F8<b style="margin: 20px;">UEP2_RX_CHAIN_MAX_NUMP</b>//   Number of NUMPs that Endpoint 2 can receive</summary>
<ul>
<li class="content" name="fld_400340F8.0" onclick="ElemClick('fld_400340F8.0');">
[0:7]<b style="margin: 20px;">RX_CHAIN_MAX_NUMP</b> (def=0x0)    //    The number of DPP packets that can be received by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340F9"><details ontoggle="ElemCh('reg_400340F9');"><summary>0x400340F9<b style="margin: 20px;">UEP2_RX_CHAIN_NUMP</b>//   Number of NUMPs has been received by endpoint 2</summary>
<ul>
<li class="content" name="fld_400340F9.0" onclick="ElemClick('fld_400340F9.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that has received
</li>
</ul>
</details></li>
<li class="content" name="reg_400340FA"><details ontoggle="ElemCh('reg_400340FA');"><summary>0x400340FA<b style="margin: 20px;">UEP2_RX_DMA_OFS</b>//   DMA offset length for Endpoint 2</summary>
<ul>
<li class="content" name="fld_400340FA.0" onclick="ElemClick('fld_400340FA.0');">
[0:15]<b style="margin: 20px;">CHAIN_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_400340FC"><details ontoggle="ElemCh('reg_400340FC');"><summary>0x400340FC<b style="margin: 20px;">UEP2_RX_DMA</b>//   DMA start address for Endpoint 2</summary>
<ul>
<li class="content" name="fld_400340FC.0" onclick="ElemClick('fld_400340FC.0');">
[0:31]<b style="margin: 20px;">CHAIN_RX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to receive data. FIFO mode:16~23 bits of the
</li>
</ul>
</details></li>
<li class="content" name="reg_40034110"><details ontoggle="ElemCh('reg_40034110');"><summary>0x40034110<b style="margin: 20px;">UEP3_RX_CFG</b>//   Endpoint 3 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034110.7" onclick="ElemClick('fld_40034110.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034110.6" onclick="ElemClick('fld_40034110.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of the
</li>
<li class="content" name="fld_40034110.5" onclick="ElemClick('fld_40034110.5');">
[5]<b style="margin: 20px;">RB_EP_RX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034110.4" onclick="ElemClick('fld_40034110.4');">
[4]<b style="margin: 20px;">RB_EP_RX_TOUT_MODE</b> (def=0x0)    //    This bit is 1, and when a continuous burst packet is received, PP=1 and not a short packet 
</li>
<li class="content" name="fld_40034110.3" onclick="ElemClick('fld_40034110.3');">
[3]<b style="margin: 20px;">RB_EP_RX_EOB_MODE</b> (def=0x0)    //    This bit is 1, and when a short packet or DP(PP=0) is received, clearing all CHAIN_EN will 
</li>
<li class="content" name="fld_40034110.2" onclick="ElemClick('fld_40034110.2');">
[2]<b style="margin: 20px;">RB_EP_RX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034110.1" onclick="ElemClick('fld_40034110.1');">
[1]<b style="margin: 20px;">RB_EP_RX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034110.0" onclick="ElemClick('fld_40034110.0');">
[0]<b style="margin: 20px;">RB_EP_RX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034111"><details ontoggle="ElemCh('reg_40034111');"><summary>0x40034111<b style="margin: 20px;">UEP3_RX_CR</b>//   Endpoint 3 control register</summary>
<ul>
<li class="content" name="fld_40034111.7" onclick="ElemClick('fld_40034111.7');">
[7]<b style="margin: 20px;">RB_EP_RX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034111.6" onclick="ElemClick('fld_40034111.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034111.5" onclick="ElemClick('fld_40034111.5');">
[5]<b style="margin: 20px;">RB_EP_RX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034111.0" onclick="ElemClick('fld_40034111.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034112"><details ontoggle="ElemCh('reg_40034112');"><summary>0x40034112<b style="margin: 20px;">UEP3_RX_SEQ</b>//   Endpoint 3 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034112.0" onclick="ElemClick('fld_40034112.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034113"><details ontoggle="ElemCh('reg_40034113');"><summary>0x40034113<b style="margin: 20px;">UEP3_RX_ST</b>//   Endpoint 3 status register</summary>
<ul>
<li class="content" name="fld_40034113.7" onclick="ElemClick('fld_40034113.7');">
[7]<b style="margin: 20px;">RB_EP_RX_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034113.6" onclick="ElemClick('fld_40034113.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034113.5" onclick="ElemClick('fld_40034113.5');">
[5]<b style="margin: 20px;">RB_EP_RX_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034113.4" onclick="ElemClick('fld_40034113.4');">
[4]<b style="margin: 20px;">RB_EP_RX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034113.0" onclick="ElemClick('fld_40034113.0');">
[0:3]<b style="margin: 20px;">RB_ER_RX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034114"><details ontoggle="ElemCh('reg_40034114');"><summary>0x40034114<b style="margin: 20px;">UEP3_RX_CHAIN_CR</b>//   Endpoint 3 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034114.6" onclick="ElemClick('fld_40034114.6');">
[6:7]<b style="margin: 20px;">RB_EP_RX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034114.4" onclick="ElemClick('fld_40034114.4');">
[4:5]<b style="margin: 20px;">RB_EP_RX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034114.2" onclick="ElemClick('fld_40034114.2');">
[2]<b style="margin: 20px;">RB_EP_RX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034114.0" onclick="ElemClick('fld_40034114.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034115"><details ontoggle="ElemCh('reg_40034115');"><summary>0x40034115<b style="margin: 20px;">UEP3_RX_CHAIN_ST</b>//   Endpoint 3 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034115.7" onclick="ElemClick('fld_40034115.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034115.6" onclick="ElemClick('fld_40034115.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034115.5" onclick="ElemClick('fld_40034115.5');">
[5]<b style="margin: 20px;">RB_EP_RX_LPF_FLAG</b> (def=0x0)    //    Only the synchronous downhaul endpoint is used to currently receive the LPF status in the DPH.
</li>
<li class="content" name="fld_40034115.3" onclick="ElemClick('fld_40034115.3');">
[3]<b style="margin: 20px;">RB_EP_RX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034115.2" onclick="ElemClick('fld_40034115.2');">
[2]<b style="margin: 20px;">RB_EP_RX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034115.0" onclick="ElemClick('fld_40034115.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034116"><details ontoggle="ElemCh('reg_40034116');"><summary>0x40034116<b style="margin: 20px;">UEP3_RX_CHAIN_LEN</b>//   Endpoint 3 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034116.0" onclick="ElemClick('fld_40034116.0');">
[0:10]<b style="margin: 20px;">RB_EP_RX_CHAIN_RX_LEN</b> (def=0x0)    //    The length of the currently completed CHAIN to the last packet.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034118"><details ontoggle="ElemCh('reg_40034118');"><summary>0x40034118<b style="margin: 20px;">UEP3_RX_CHAIN_MAX_NUMP</b>//   Number of NUMPs that Endpoint 3 can receive</summary>
<ul>
<li class="content" name="fld_40034118.0" onclick="ElemClick('fld_40034118.0');">
[0:7]<b style="margin: 20px;">RX_CHAIN_MAX_NUMP</b> (def=0x0)    //    The number of DPP packets that can be received by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034119"><details ontoggle="ElemCh('reg_40034119');"><summary>0x40034119<b style="margin: 20px;">UEP3_RX_CHAIN_NUMP</b>//   Number of NUMPs has been received by Endpoint 3</summary>
<ul>
<li class="content" name="fld_40034119.0" onclick="ElemClick('fld_40034119.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that has received
</li>
</ul>
</details></li>
<li class="content" name="reg_4003411A"><details ontoggle="ElemCh('reg_4003411A');"><summary>0x4003411A<b style="margin: 20px;">UEP3_RX_DMA_OFS</b>//   DMA offset length for Endpoint 3</summary>
<ul>
<li class="content" name="fld_4003411A.0" onclick="ElemClick('fld_4003411A.0');">
[0:15]<b style="margin: 20px;">CHAIN_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003411C"><details ontoggle="ElemCh('reg_4003411C');"><summary>0x4003411C<b style="margin: 20px;">UEP3_RX_DMA</b>//   DMA start address for Endpoint 3</summary>
<ul>
<li class="content" name="fld_4003411C.0" onclick="ElemClick('fld_4003411C.0');">
[0:31]<b style="margin: 20px;">CHAIN_RX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to receive data. FIFO mode:16~23 bits of the
</li>
</ul>
</details></li>
<li class="content" name="reg_40034130"><details ontoggle="ElemCh('reg_40034130');"><summary>0x40034130<b style="margin: 20px;">UEP4_RX_CFG</b>//   Endpoint 4 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034130.7" onclick="ElemClick('fld_40034130.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034130.6" onclick="ElemClick('fld_40034130.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of the
</li>
<li class="content" name="fld_40034130.5" onclick="ElemClick('fld_40034130.5');">
[5]<b style="margin: 20px;">RB_EP_RX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034130.4" onclick="ElemClick('fld_40034130.4');">
[4]<b style="margin: 20px;">RB_EP_RX_TOUT_MODE</b> (def=0x0)    //    This bit is 1, and when a continuous burst packet is received, PP=1 and not a short packet 
</li>
<li class="content" name="fld_40034130.3" onclick="ElemClick('fld_40034130.3');">
[3]<b style="margin: 20px;">RB_EP_RX_EOB_MODE</b> (def=0x0)    //    This bit is 1, and when a short packet or DP(PP=0) is received, clearing all CHAIN_EN will 
</li>
<li class="content" name="fld_40034130.2" onclick="ElemClick('fld_40034130.2');">
[2]<b style="margin: 20px;">RB_EP_RX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034130.1" onclick="ElemClick('fld_40034130.1');">
[1]<b style="margin: 20px;">RB_EP_RX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034130.0" onclick="ElemClick('fld_40034130.0');">
[0]<b style="margin: 20px;">RB_EP_RX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034131"><details ontoggle="ElemCh('reg_40034131');"><summary>0x40034131<b style="margin: 20px;">UEP4_RX_CR</b>//   Endpoint 4 control register</summary>
<ul>
<li class="content" name="fld_40034131.7" onclick="ElemClick('fld_40034131.7');">
[7]<b style="margin: 20px;">RB_EP_RX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034131.6" onclick="ElemClick('fld_40034131.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034131.5" onclick="ElemClick('fld_40034131.5');">
[5]<b style="margin: 20px;">RB_EP_RX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034131.0" onclick="ElemClick('fld_40034131.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034132"><details ontoggle="ElemCh('reg_40034132');"><summary>0x40034132<b style="margin: 20px;">UEP4_RX_SEQ</b>//   Endpoint 4 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034132.0" onclick="ElemClick('fld_40034132.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034133"><details ontoggle="ElemCh('reg_40034133');"><summary>0x40034133<b style="margin: 20px;">UEP4_RX_ST</b>//   Endpoint 4 status register</summary>
<ul>
<li class="content" name="fld_40034133.7" onclick="ElemClick('fld_40034133.7');">
[7]<b style="margin: 20px;">RB_EP_RX_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034133.6" onclick="ElemClick('fld_40034133.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034133.5" onclick="ElemClick('fld_40034133.5');">
[5]<b style="margin: 20px;">RB_EP_RX_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034133.4" onclick="ElemClick('fld_40034133.4');">
[4]<b style="margin: 20px;">RB_EP_RX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034133.0" onclick="ElemClick('fld_40034133.0');">
[0:3]<b style="margin: 20px;">RB_ER_RX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034134"><details ontoggle="ElemCh('reg_40034134');"><summary>0x40034134<b style="margin: 20px;">UEP4_RX_CHAIN_CR</b>//   Endpoint 4 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034134.6" onclick="ElemClick('fld_40034134.6');">
[6:7]<b style="margin: 20px;">RB_EP_RX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034134.4" onclick="ElemClick('fld_40034134.4');">
[4:5]<b style="margin: 20px;">RB_EP_RX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034134.2" onclick="ElemClick('fld_40034134.2');">
[2]<b style="margin: 20px;">RB_EP_RX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034134.0" onclick="ElemClick('fld_40034134.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034135"><details ontoggle="ElemCh('reg_40034135');"><summary>0x40034135<b style="margin: 20px;">UEP4_RX_CHAIN_ST</b>//   Endpoint 4 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034135.7" onclick="ElemClick('fld_40034135.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034135.6" onclick="ElemClick('fld_40034135.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034135.5" onclick="ElemClick('fld_40034135.5');">
[5]<b style="margin: 20px;">RB_EP_RX_LPF_FLAG</b> (def=0x0)    //    Only the synchronous downhaul endpoint is used to currently receive the LPF status in the DPH.
</li>
<li class="content" name="fld_40034135.3" onclick="ElemClick('fld_40034135.3');">
[3]<b style="margin: 20px;">RB_EP_RX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034135.2" onclick="ElemClick('fld_40034135.2');">
[2]<b style="margin: 20px;">RB_EP_RX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034135.0" onclick="ElemClick('fld_40034135.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034136"><details ontoggle="ElemCh('reg_40034136');"><summary>0x40034136<b style="margin: 20px;">UEP4_RX_CHAIN_LEN</b>//   Endpoint 4 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034136.0" onclick="ElemClick('fld_40034136.0');">
[0:10]<b style="margin: 20px;">RB_EP_RX_CHAIN_RX_LEN</b> (def=0x0)    //    The length of the currently completed CHAIN to the last packet.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034138"><details ontoggle="ElemCh('reg_40034138');"><summary>0x40034138<b style="margin: 20px;">UEP4_RX_CHAIN_MAX_NUMP</b>//   Number of NUMPs that Endpoint 4 can receive</summary>
<ul>
<li class="content" name="fld_40034138.0" onclick="ElemClick('fld_40034138.0');">
[0:7]<b style="margin: 20px;">RX_CHAIN_MAX_NUMP</b> (def=0x0)    //    The number of DPP packets that can be received by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034139"><details ontoggle="ElemCh('reg_40034139');"><summary>0x40034139<b style="margin: 20px;">UEP4_RX_CHAIN_NUMP</b>//   Number of NUMPs has been received by Endpoint 4</summary>
<ul>
<li class="content" name="fld_40034139.0" onclick="ElemClick('fld_40034139.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that has received
</li>
</ul>
</details></li>
<li class="content" name="reg_4003413A"><details ontoggle="ElemCh('reg_4003413A');"><summary>0x4003413A<b style="margin: 20px;">UEP4_RX_DMA_OFS</b>//   DMA offset length for Endpoint 4</summary>
<ul>
<li class="content" name="fld_4003413A.0" onclick="ElemClick('fld_4003413A.0');">
[0:15]<b style="margin: 20px;">CHAIN_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003413C"><details ontoggle="ElemCh('reg_4003413C');"><summary>0x4003413C<b style="margin: 20px;">UEP4_RX_DMA</b>//   DMA start address for Endpoint 4</summary>
<ul>
<li class="content" name="fld_4003413C.0" onclick="ElemClick('fld_4003413C.0');">
[0:31]<b style="margin: 20px;">CHAIN_RX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to receive data. FIFO mode:16~23 bits of the
</li>
</ul>
</details></li>
<li class="content" name="reg_40034150"><details ontoggle="ElemCh('reg_40034150');"><summary>0x40034150<b style="margin: 20px;">UEP5_RX_CFG</b>//   Endpoint 5 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034150.7" onclick="ElemClick('fld_40034150.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034150.6" onclick="ElemClick('fld_40034150.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of the
</li>
<li class="content" name="fld_40034150.5" onclick="ElemClick('fld_40034150.5');">
[5]<b style="margin: 20px;">RB_EP_RX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034150.4" onclick="ElemClick('fld_40034150.4');">
[4]<b style="margin: 20px;">RB_EP_RX_TOUT_MODE</b> (def=0x0)    //    This bit is 1, and when a continuous burst packet is received, PP=1 and not a short packet 
</li>
<li class="content" name="fld_40034150.3" onclick="ElemClick('fld_40034150.3');">
[3]<b style="margin: 20px;">RB_EP_RX_EOB_MODE</b> (def=0x0)    //    This bit is 1, and when a short packet or DP(PP=0) is received, clearing all CHAIN_EN will 
</li>
<li class="content" name="fld_40034150.2" onclick="ElemClick('fld_40034150.2');">
[2]<b style="margin: 20px;">RB_EP_RX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034150.1" onclick="ElemClick('fld_40034150.1');">
[1]<b style="margin: 20px;">RB_EP_RX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034150.0" onclick="ElemClick('fld_40034150.0');">
[0]<b style="margin: 20px;">RB_EP_RX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034151"><details ontoggle="ElemCh('reg_40034151');"><summary>0x40034151<b style="margin: 20px;">UEP5_RX_CR</b>//   Endpoint 5 control register</summary>
<ul>
<li class="content" name="fld_40034151.7" onclick="ElemClick('fld_40034151.7');">
[7]<b style="margin: 20px;">RB_EP_RX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034151.6" onclick="ElemClick('fld_40034151.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034151.5" onclick="ElemClick('fld_40034151.5');">
[5]<b style="margin: 20px;">RB_EP_RX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034151.0" onclick="ElemClick('fld_40034151.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034152"><details ontoggle="ElemCh('reg_40034152');"><summary>0x40034152<b style="margin: 20px;">UEP5_RX_SEQ</b>//   Endpoint 5 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034152.0" onclick="ElemClick('fld_40034152.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034153"><details ontoggle="ElemCh('reg_40034153');"><summary>0x40034153<b style="margin: 20px;">UEP5_RX_ST</b>//   Endpoint 5 status register</summary>
<ul>
<li class="content" name="fld_40034153.7" onclick="ElemClick('fld_40034153.7');">
[7]<b style="margin: 20px;">RB_EP_RX_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034153.6" onclick="ElemClick('fld_40034153.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034153.5" onclick="ElemClick('fld_40034153.5');">
[5]<b style="margin: 20px;">RB_EP_RX_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034153.4" onclick="ElemClick('fld_40034153.4');">
[4]<b style="margin: 20px;">RB_EP_RX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034153.0" onclick="ElemClick('fld_40034153.0');">
[0:3]<b style="margin: 20px;">RB_ER_RX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034154"><details ontoggle="ElemCh('reg_40034154');"><summary>0x40034154<b style="margin: 20px;">UEP5_RX_CHAIN_CR</b>//   Endpoint 5 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034154.6" onclick="ElemClick('fld_40034154.6');">
[6:7]<b style="margin: 20px;">RB_EP_RX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034154.4" onclick="ElemClick('fld_40034154.4');">
[4:5]<b style="margin: 20px;">RB_EP_RX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034154.2" onclick="ElemClick('fld_40034154.2');">
[2]<b style="margin: 20px;">RB_EP_RX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034154.0" onclick="ElemClick('fld_40034154.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034155"><details ontoggle="ElemCh('reg_40034155');"><summary>0x40034155<b style="margin: 20px;">UEP5_RX_CHAIN_ST</b>//   Endpoint 5 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034155.7" onclick="ElemClick('fld_40034155.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034155.6" onclick="ElemClick('fld_40034155.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034155.5" onclick="ElemClick('fld_40034155.5');">
[5]<b style="margin: 20px;">RB_EP_RX_LPF_FLAG</b> (def=0x0)    //    Only the synchronous downhaul endpoint is used to currently receive the LPF status in the DPH.
</li>
<li class="content" name="fld_40034155.3" onclick="ElemClick('fld_40034155.3');">
[3]<b style="margin: 20px;">RB_EP_RX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034155.2" onclick="ElemClick('fld_40034155.2');">
[2]<b style="margin: 20px;">RB_EP_RX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034155.0" onclick="ElemClick('fld_40034155.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034156"><details ontoggle="ElemCh('reg_40034156');"><summary>0x40034156<b style="margin: 20px;">UEP5_RX_CHAIN_LEN</b>//   Endpoint 5 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034156.0" onclick="ElemClick('fld_40034156.0');">
[0:10]<b style="margin: 20px;">RB_EP_RX_CHAIN_RX_LEN</b> (def=0x0)    //    The length of the currently completed CHAIN to the last packet.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034158"><details ontoggle="ElemCh('reg_40034158');"><summary>0x40034158<b style="margin: 20px;">UEP5_RX_CHAIN_MAX_NUMP</b>//   Number of NUMPs that Endpoint 5 can receive</summary>
<ul>
<li class="content" name="fld_40034158.0" onclick="ElemClick('fld_40034158.0');">
[0:7]<b style="margin: 20px;">RX_CHAIN_MAX_NUMP</b> (def=0x0)    //    The number of DPP packets that can be received by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034159"><details ontoggle="ElemCh('reg_40034159');"><summary>0x40034159<b style="margin: 20px;">UEP5_RX_CHAIN_NUMP</b>//   Number of NUMPs has been received by Endpoint 5</summary>
<ul>
<li class="content" name="fld_40034159.0" onclick="ElemClick('fld_40034159.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that has received
</li>
</ul>
</details></li>
<li class="content" name="reg_4003415A"><details ontoggle="ElemCh('reg_4003415A');"><summary>0x4003415A<b style="margin: 20px;">UEP5_RX_DMA_OFS</b>//   DMA offset length for Endpoint 5</summary>
<ul>
<li class="content" name="fld_4003415A.0" onclick="ElemClick('fld_4003415A.0');">
[0:15]<b style="margin: 20px;">CHAIN_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003415C"><details ontoggle="ElemCh('reg_4003415C');"><summary>0x4003415C<b style="margin: 20px;">UEP5_RX_DMA</b>//   DMA start address for Endpoint 5</summary>
<ul>
<li class="content" name="fld_4003415C.0" onclick="ElemClick('fld_4003415C.0');">
[0:31]<b style="margin: 20px;">CHAIN_RX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to receive data. FIFO mode:16~23 bits of the
</li>
</ul>
</details></li>
<li class="content" name="reg_40034170"><details ontoggle="ElemCh('reg_40034170');"><summary>0x40034170<b style="margin: 20px;">UEP6_RX_CFG</b>//   Endpoint 6 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034170.7" onclick="ElemClick('fld_40034170.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034170.6" onclick="ElemClick('fld_40034170.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of the
</li>
<li class="content" name="fld_40034170.5" onclick="ElemClick('fld_40034170.5');">
[5]<b style="margin: 20px;">RB_EP_RX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034170.4" onclick="ElemClick('fld_40034170.4');">
[4]<b style="margin: 20px;">RB_EP_RX_TOUT_MODE</b> (def=0x0)    //    This bit is 1, and when a continuous burst packet is received, PP=1 and not a short packet 
</li>
<li class="content" name="fld_40034170.3" onclick="ElemClick('fld_40034170.3');">
[3]<b style="margin: 20px;">RB_EP_RX_EOB_MODE</b> (def=0x0)    //    This bit is 1, and when a short packet or DP(PP=0) is received, clearing all CHAIN_EN will 
</li>
<li class="content" name="fld_40034170.2" onclick="ElemClick('fld_40034170.2');">
[2]<b style="margin: 20px;">RB_EP_RX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034170.1" onclick="ElemClick('fld_40034170.1');">
[1]<b style="margin: 20px;">RB_EP_RX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034170.0" onclick="ElemClick('fld_40034170.0');">
[0]<b style="margin: 20px;">RB_EP_RX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034171"><details ontoggle="ElemCh('reg_40034171');"><summary>0x40034171<b style="margin: 20px;">UEP6_RX_CR</b>//   Endpoint 6 control register</summary>
<ul>
<li class="content" name="fld_40034171.7" onclick="ElemClick('fld_40034171.7');">
[7]<b style="margin: 20px;">RB_EP_RX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034171.6" onclick="ElemClick('fld_40034171.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034171.5" onclick="ElemClick('fld_40034171.5');">
[5]<b style="margin: 20px;">RB_EP_RX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034171.0" onclick="ElemClick('fld_40034171.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034172"><details ontoggle="ElemCh('reg_40034172');"><summary>0x40034172<b style="margin: 20px;">UEP6_RX_SEQ</b>//   Endpoint 6 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034172.0" onclick="ElemClick('fld_40034172.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034173"><details ontoggle="ElemCh('reg_40034173');"><summary>0x40034173<b style="margin: 20px;">UEP6_RX_ST</b>//   Endpoint 6 status register</summary>
<ul>
<li class="content" name="fld_40034173.7" onclick="ElemClick('fld_40034173.7');">
[7]<b style="margin: 20px;">RB_EP_RX_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034173.6" onclick="ElemClick('fld_40034173.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034173.5" onclick="ElemClick('fld_40034173.5');">
[5]<b style="margin: 20px;">RB_EP_RX_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034173.4" onclick="ElemClick('fld_40034173.4');">
[4]<b style="margin: 20px;">RB_EP_RX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034173.0" onclick="ElemClick('fld_40034173.0');">
[0:3]<b style="margin: 20px;">RB_ER_RX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034174"><details ontoggle="ElemCh('reg_40034174');"><summary>0x40034174<b style="margin: 20px;">UEP6_RX_CHAIN_CR</b>//   Endpoint 6 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034174.6" onclick="ElemClick('fld_40034174.6');">
[6:7]<b style="margin: 20px;">RB_EP_RX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034174.4" onclick="ElemClick('fld_40034174.4');">
[4:5]<b style="margin: 20px;">RB_EP_RX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034174.2" onclick="ElemClick('fld_40034174.2');">
[2]<b style="margin: 20px;">RB_EP_RX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034174.0" onclick="ElemClick('fld_40034174.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034175"><details ontoggle="ElemCh('reg_40034175');"><summary>0x40034175<b style="margin: 20px;">UEP6_RX_CHAIN_ST</b>//   Endpoint 6 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034175.7" onclick="ElemClick('fld_40034175.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034175.6" onclick="ElemClick('fld_40034175.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034175.5" onclick="ElemClick('fld_40034175.5');">
[5]<b style="margin: 20px;">RB_EP_RX_LPF_FLAG</b> (def=0x0)    //    Only the synchronous downhaul endpoint is used to currently receive the LPF status in the DPH.
</li>
<li class="content" name="fld_40034175.3" onclick="ElemClick('fld_40034175.3');">
[3]<b style="margin: 20px;">RB_EP_RX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034175.2" onclick="ElemClick('fld_40034175.2');">
[2]<b style="margin: 20px;">RB_EP_RX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034175.0" onclick="ElemClick('fld_40034175.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034176"><details ontoggle="ElemCh('reg_40034176');"><summary>0x40034176<b style="margin: 20px;">UEP6_RX_CHAIN_LEN</b>//   Endpoint 6 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034176.0" onclick="ElemClick('fld_40034176.0');">
[0:10]<b style="margin: 20px;">RB_EP_RX_CHAIN_RX_LEN</b> (def=0x0)    //    The length of the currently completed CHAIN to the last packet.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034178"><details ontoggle="ElemCh('reg_40034178');"><summary>0x40034178<b style="margin: 20px;">UEP6_RX_CHAIN_MAX_NUMP</b>//   Number of NUMPs that Endpoint 6 can receive</summary>
<ul>
<li class="content" name="fld_40034178.0" onclick="ElemClick('fld_40034178.0');">
[0:7]<b style="margin: 20px;">RX_CHAIN_MAX_NUMP</b> (def=0x0)    //    The number of DPP packets that can be received by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034179"><details ontoggle="ElemCh('reg_40034179');"><summary>0x40034179<b style="margin: 20px;">UEP6_RX_CHAIN_NUMP</b>//   Number of NUMPs has been received by Endpoint 6</summary>
<ul>
<li class="content" name="fld_40034179.0" onclick="ElemClick('fld_40034179.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that has received
</li>
</ul>
</details></li>
<li class="content" name="reg_4003417A"><details ontoggle="ElemCh('reg_4003417A');"><summary>0x4003417A<b style="margin: 20px;">UEP6_RX_DMA_OFS</b>//   DMA offset length for Endpoint 6</summary>
<ul>
<li class="content" name="fld_4003417A.0" onclick="ElemClick('fld_4003417A.0');">
[0:15]<b style="margin: 20px;">CHAIN_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003417C"><details ontoggle="ElemCh('reg_4003417C');"><summary>0x4003417C<b style="margin: 20px;">UEP6_RX_DMA</b>//   DMA start address for Endpoint 6</summary>
<ul>
<li class="content" name="fld_4003417C.0" onclick="ElemClick('fld_4003417C.0');">
[0:31]<b style="margin: 20px;">CHAIN_RX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to receive data. FIFO mode:16~23 bits of the
</li>
</ul>
</details></li>
<li class="content" name="reg_40034190"><details ontoggle="ElemCh('reg_40034190');"><summary>0x40034190<b style="margin: 20px;">UEP7_RX_CFG</b>//   Endpoint 7 Configuration Register</summary>
<ul>
<li class="content" name="fld_40034190.7" onclick="ElemClick('fld_40034190.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_AUTO</b> (def=0x1)    //    CHAIN automatically switches modes, and this mode is recommended
</li>
<li class="content" name="fld_40034190.6" onclick="ElemClick('fld_40034190.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FIFO_MODE</b> (def=0x0)    //    If the bit is 1, the current endpoint uses FIFO mode, and the start and end addresses of the
</li>
<li class="content" name="fld_40034190.5" onclick="ElemClick('fld_40034190.5');">
[5]<b style="margin: 20px;">RB_EP_RX_FIFO_CFG</b> (def=0x0)    //    Access offset address 0xC~0xF, and the operation object
</li>
<li class="content" name="fld_40034190.4" onclick="ElemClick('fld_40034190.4');">
[4]<b style="margin: 20px;">RB_EP_RX_TOUT_MODE</b> (def=0x0)    //    This bit is 1, and when a continuous burst packet is received, PP=1 and not a short packet 
</li>
<li class="content" name="fld_40034190.3" onclick="ElemClick('fld_40034190.3');">
[3]<b style="margin: 20px;">RB_EP_RX_EOB_MODE</b> (def=0x0)    //    This bit is 1, and when a short packet or DP(PP=0) is received, clearing all CHAIN_EN will 
</li>
<li class="content" name="fld_40034190.2" onclick="ElemClick('fld_40034190.2');">
[2]<b style="margin: 20px;">RB_EP_RX_ERDY_AUTO</b> (def=0x1)    //    ERDY automatic mode, the hardware will send ERDY, no software control required; It is recomm
</li>
<li class="content" name="fld_40034190.1" onclick="ElemClick('fld_40034190.1');">
[1]<b style="margin: 20px;">RB_EP_RX_SEQ_AUTO</b> (def=0x1)    //    1: It is forbidden to write R16_EPn_ST->EP_SEQ_NUM software; 0: allows the software to wr
</li>
<li class="content" name="fld_40034190.0" onclick="ElemClick('fld_40034190.0');">
[0]<b style="margin: 20px;">RB_EP_RX_ISO_MODE</b> (def=0x0)    //    A value of 1 indicates that the current endpoint is a synchronous endpoint
</li>
</ul>
</details></li>
<li class="content" name="reg_40034191"><details ontoggle="ElemCh('reg_40034191');"><summary>0x40034191<b style="margin: 20px;">UEP7_RX_CR</b>//   Endpoint 7 control register</summary>
<ul>
<li class="content" name="fld_40034191.7" onclick="ElemClick('fld_40034191.7');">
[7]<b style="margin: 20px;">RB_EP_RX_HALT</b> (def=0x0)    //    Endpoint Stop, High Validity, Endpoint Stop Answering STALL to DPH.
</li>
<li class="content" name="fld_40034191.6" onclick="ElemClick('fld_40034191.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CLR</b> (def=0x0)    //    Write 1 clears all configuration values and status of the endpoint, except for UEP_CFG.
</li>
<li class="content" name="fld_40034191.5" onclick="ElemClick('fld_40034191.5');">
[5]<b style="margin: 20px;">RB_EP_RX_CHAIN_CLR</b> (def=0x0)    //    Write 1 clears all CHAIN configuration values and statuses
</li>
<li class="content" name="fld_40034191.0" onclick="ElemClick('fld_40034191.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_ERDY_NUMP</b> (def=0x10)    //    The nump field of ERDY-TP is sent by the hardware, and the value is generally set to the nu
</li>
</ul>
</details></li>
<li class="content" name="reg_40034192"><details ontoggle="ElemCh('reg_40034192');"><summary>0x40034192<b style="margin: 20px;">UEP7_RX_SEQ</b>//   Endpoint 7 Serial Number Register</summary>
<ul>
<li class="content" name="fld_40034192.0" onclick="ElemClick('fld_40034192.0');">
[0:4]<b style="margin: 20px;">RB_EP_RX_SEQ_NUM</b> (def=0x0)    //    The current serial number of the endpoint, writable in non-SEQ_AUTO mode, read-only i
</li>
</ul>
</details></li>
<li class="content" name="reg_40034193"><details ontoggle="ElemCh('reg_40034193');"><summary>0x40034193<b style="margin: 20px;">UEP7_RX_ST</b>//   Endpoint 7 status register</summary>
<ul>
<li class="content" name="fld_40034193.7" onclick="ElemClick('fld_40034193.7');">
[7]<b style="margin: 20px;">RB_EP_RX_INT_FLAG</b> (def=0x0)    //    The current break flag for the endpoint, the bit is read-only, and all CHAIN_IF are 0 if the
</li>
<li class="content" name="fld_40034193.6" onclick="ElemClick('fld_40034193.6');">
[6]<b style="margin: 20px;">RB_EP_RX_FC_ST</b> (def=0x0)    //    The endpoint is in the current throttling state, and write 1 is cleared to zero.
</li>
<li class="content" name="fld_40034193.5" onclick="ElemClick('fld_40034193.5');">
[5]<b style="margin: 20px;">RB_EP_RX_ERDY_REQ</b> (def=0x0)    //    Indicates that the ERDY is currently being sent; Writing 1 to that bit will send ERDY, which
</li>
<li class="content" name="fld_40034193.4" onclick="ElemClick('fld_40034193.4');">
[4]<b style="margin: 20px;">RB_EP_RX_CHAIN_RES</b> (def=0x0)    //    CHAIN response state, corresponding to 4 separate CHAINS
</li>
<li class="content" name="fld_40034193.0" onclick="ElemClick('fld_40034193.0');">
[0:3]<b style="margin: 20px;">RB_ER_RX_CHAIN_EN</b> (def=0x0)    //    The CHAIN enabled state, which corresponds to 4 independent CHAINS.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034194"><details ontoggle="ElemCh('reg_40034194');"><summary>0x40034194<b style="margin: 20px;">UEP7_RX_CHAIN_CR</b>//   Endpoint 7 CHAIN control register</summary>
<ul>
<li class="content" name="fld_40034194.6" onclick="ElemClick('fld_40034194.6');">
[6:7]<b style="margin: 20px;">RB_EP_RX_CUR_USE</b> (def=0x0)    //    The CHAIN serial number currently in use
</li>
<li class="content" name="fld_40034194.4" onclick="ElemClick('fld_40034194.4');">
[4:5]<b style="margin: 20px;">RB_EP_RX_CUR_CFG</b> (def=0x0)    //    The chain serial number of the current configuration.
</li>
<li class="content" name="fld_40034194.2" onclick="ElemClick('fld_40034194.2');">
[2]<b style="margin: 20px;">RB_EP_RX_FORCE_RET</b> (def=0x0)    //    This bit effectively forces the return of the selected CHAIN state machine configuration
</li>
<li class="content" name="fld_40034194.0" onclick="ElemClick('fld_40034194.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_RET_SEL</b> (def=0x0)    //    When the FORCE_RET is valid, this bit indicates the returned CHAIN status and configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40034195"><details ontoggle="ElemCh('reg_40034195');"><summary>0x40034195<b style="margin: 20px;">UEP7_RX_CHAIN_ST</b>//   Endpoint 7 CHAIN state register</summary>
<ul>
<li class="content" name="fld_40034195.7" onclick="ElemClick('fld_40034195.7');">
[7]<b style="margin: 20px;">RB_EP_RX_CHAIN_EN</b> (def=0x0)    //    The currently used CHAIN enables the automatic hardware setting of 1 after the UEP_CHAIN_NUMP regis
</li>
<li class="content" name="fld_40034195.6" onclick="ElemClick('fld_40034195.6');">
[6]<b style="margin: 20px;">RB_EP_RX_CHAIN_IF</b> (def=0x0)    //    This bit is only written, and 1 is written to release the current CHAIN_IF
</li>
<li class="content" name="fld_40034195.5" onclick="ElemClick('fld_40034195.5');">
[5]<b style="margin: 20px;">RB_EP_RX_LPF_FLAG</b> (def=0x0)    //    Only the synchronous downhaul endpoint is used to currently receive the LPF status in the DPH.
</li>
<li class="content" name="fld_40034195.3" onclick="ElemClick('fld_40034195.3');">
[3]<b style="margin: 20px;">RB_EP_RX_NUMP_EMPTY</b> (def=0x0)    //    IF THE NUMP IN THE CHAIN IS 0, THE POSITION IS 1
</li>
<li class="content" name="fld_40034195.2" onclick="ElemClick('fld_40034195.2');">
[2]<b style="margin: 20px;">RB_EP_RX_DPH_PP</b> (def=0x0)    //    The status of the PP bits in the currently received DPH
</li>
<li class="content" name="fld_40034195.0" onclick="ElemClick('fld_40034195.0');">
[0:1]<b style="margin: 20px;">RB_EP_RX_CHAIN_NO</b> (def=0x0)    //    The serial number of the CHAIN that is currently interrupting
</li>
</ul>
</details></li>
<li class="content" name="reg_40034196"><details ontoggle="ElemCh('reg_40034196');"><summary>0x40034196<b style="margin: 20px;">UEP7_RX_CHAIN_LEN</b>//   Endpoint 7 CHAIN sends the last packet length</summary>
<ul>
<li class="content" name="fld_40034196.0" onclick="ElemClick('fld_40034196.0');">
[0:10]<b style="margin: 20px;">RB_EP_RX_CHAIN_RX_LEN</b> (def=0x0)    //    The length of the currently completed CHAIN to the last packet.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034198"><details ontoggle="ElemCh('reg_40034198');"><summary>0x40034198<b style="margin: 20px;">UEP7_RX_CHAIN_MAX_NUMP</b>//   Number of NUMPs that Endpoint 7 can receive</summary>
<ul>
<li class="content" name="fld_40034198.0" onclick="ElemClick('fld_40034198.0');">
[0:7]<b style="margin: 20px;">RX_CHAIN_MAX_NUMP</b> (def=0x0)    //    The number of DPP packets that can be received by the CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_40034199"><details ontoggle="ElemCh('reg_40034199');"><summary>0x40034199<b style="margin: 20px;">UEP7_RX_CHAIN_NUMP</b>//   Number of NUMPs has been received by Endpoint 7</summary>
<ul>
<li class="content" name="fld_40034199.0" onclick="ElemClick('fld_40034199.0');">
[0:7]<b style="margin: 20px;">TX_CHAIN_NUMP</b> (def=0x0)    //    The number of DPP packets that has received
</li>
</ul>
</details></li>
<li class="content" name="reg_4003419A"><details ontoggle="ElemCh('reg_4003419A');"><summary>0x4003419A<b style="margin: 20px;">UEP7_RX_DMA_OFS</b>//   DMA offset length for Endpoint 7</summary>
<ul>
<li class="content" name="fld_4003419A.0" onclick="ElemClick('fld_4003419A.0');">
[0:15]<b style="margin: 20px;">CHAIN_DMA_OFS</b> (def=0x0)    //    The offset address of the DPP in that CHAIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4003419C"><details ontoggle="ElemCh('reg_4003419C');"><summary>0x4003419C<b style="margin: 20px;">UEP7_RX_DMA</b>//   DMA start address for Endpoint 7</summary>
<ul>
<li class="content" name="fld_4003419C.0" onclick="ElemClick('fld_4003419C.0');">
[0:31]<b style="margin: 20px;">CHAIN_RX_DMA</b> (def=0x0)    //    Normal mode:The DMA start address of the CHAIN to receive data. FIFO mode:16~23 bits of the
</li>
</ul>
</details></li>
<li class="content" name="reg_40034084"><details ontoggle="ElemCh('reg_40034084');"><summary>0x40034084<b style="margin: 20px;">UH_TX_CTRL</b>//   Host Transmit Control Registers</summary>
<ul>
<li class="content" name="fld_40034084.31" onclick="ElemClick('fld_40034084.31');">
[31]<b style="margin: 20px;">RB_UH_TX_ACT</b> (def=0x0)    //    The IN transaction completes the interrupt flag, the software writes 0 to zero, and the hardware se
</li>
<li class="content" name="fld_40034084.30" onclick="ElemClick('fld_40034084.30');">
[30]<b style="margin: 20px;">RB_UH_TX_ISO</b> (def=0x0)    //    The host prepares to send ISO packets. 
</li>
<li class="content" name="fld_40034084.29" onclick="ElemClick('fld_40034084.29');">
[29]<b style="margin: 20px;">RB_UH_TX_SETUP</b> (def=0x0)    //    Indicates that the packet sent by the host is a Setup packet, and the setup flag is set.
</li>
<li class="content" name="fld_40034084.28" onclick="ElemClick('fld_40034084.28');">
[28]<b style="margin: 20px;">RB_UH_TX_STATUS</b> (def=0x0)    //    Indicates that the packet sent by the host is STATUS TP.
</li>
<li class="content" name="fld_40034084.23" onclick="ElemClick('fld_40034084.23');">
[23]<b style="margin: 20px;">RB_UH_TX_LPF</b> (def=0x0)    //    For burst transmissions, this bit simply represents the LPF/EOB of the last packet, and the
</li>
<li class="content" name="fld_40034084.21" onclick="ElemClick('fld_40034084.21');">
[21:22]<b style="margin: 20px;">RB_UH_TX_RES</b> (def=0x0)    //    Response to DPH+DPP
</li>
<li class="content" name="fld_40034084.16" onclick="ElemClick('fld_40034084.16');">
[16:20]<b style="margin: 20px;">RB_UH_TX_SEQ</b> (def=0x0)    //    The SEQ _NUM for which the endpoint receives the packet, the hardware automatically adds 1, except 
</li>
<li class="content" name="fld_40034084.12" onclick="ElemClick('fld_40034084.12');">
[12:15]<b style="margin: 20px;">RB_UH_TX_EP</b> (def=0x0)    //    Indicates the destination of the packet sent in host mode (the target endpoint number of the device
</li>
<li class="content" name="fld_40034084.0" onclick="ElemClick('fld_40034084.0');">
[0:10]<b style="margin: 20px;">RB_UH_TX_LEN</b> (def=0x0)    //    The endpoint receives the length register, which for burst transmissions indicates the pack
</li>
</ul>
</details></li>
<li class="content" name="reg_40034088"><details ontoggle="ElemCh('reg_40034088');"><summary>0x40034088<b style="margin: 20px;">UH_RX_CTRL</b>//   Host receives control registers</summary>
<ul>
<li class="content" name="fld_40034088.31" onclick="ElemClick('fld_40034088.31');">
[31]<b style="margin: 20px;">RB_UH_RX_ACT</b> (def=0x0)    //    The OUT transaction completes the interrupt flag, the software writes 0 to zero, and the hardware s
</li>
<li class="content" name="fld_40034088.30" onclick="ElemClick('fld_40034088.30');">
[30]<b style="margin: 20px;">RB_UH_RX_ISO</b> (def=0x0)    //    Received Packets (DPP) are transmitted synchronously
</li>
<li class="content" name="fld_40034088.24" onclick="ElemClick('fld_40034088.24');">
[24:28]<b style="margin: 20px;">RB_UH_RX_NUMP</b> (def=0x0)    //    The number of packets (DPP) that the endpoint is capable of receiving (burst transmission)
</li>
<li class="content" name="fld_40034088.21" onclick="ElemClick('fld_40034088.21');">
[21:22]<b style="margin: 20px;">RB_UH_RX_RES</b> (def=0x0)    //    Response to DPH+DPP or STATUS-TP
</li>
<li class="content" name="fld_40034088.16" onclick="ElemClick('fld_40034088.16');">
[16:20]<b style="margin: 20px;">RB_UH_RX_SEQ</b> (def=0x0)    //    The SEQ _NUM that the endpoint expects to receive, the hardware automatically adds 1, except for en
</li>
<li class="content" name="fld_40034088.12" onclick="ElemClick('fld_40034088.12');">
[12:15]<b style="margin: 20px;">RB_UH_RX_EP</b> (def=0x0)    //    Indicates the source (device endpoint number) from which the packet was received in host mode
</li>
<li class="content" name="fld_40034088.0" onclick="ElemClick('fld_40034088.0');">
[0:10]<b style="margin: 20px;">RB_UH_RX_LEN</b> (def=0x0)    //    The endpoint receives the length register, which for burst transmissions indicates the packe
</li>
</ul>
</details></li>
<li class="content" name="reg_40034094"><details ontoggle="ElemCh('reg_40034094');"><summary>0x40034094<b style="margin: 20px;">UH_TX_DMA_OFS</b>//   Host Transmit Address Offset Register</summary>
<ul>
<li class="content" name="fld_40034094.0" onclick="ElemClick('fld_40034094.0');">
[0:31]<b style="margin: 20px;">RB_UH_TX_DMA_OFS</b> (def=0x400)    //    After the host sends the DMA, the size of the DMA address offset
</li>
</ul>
</details></li>
<li class="content" name="reg_40034098"><details ontoggle="ElemCh('reg_40034098');"><summary>0x40034098<b style="margin: 20px;">UH_RX_DMA_OFS</b>//   Host Receive Address Offset Register</summary>
<ul>
<li class="content" name="fld_40034098.0" onclick="ElemClick('fld_40034098.0');">
[0:31]<b style="margin: 20px;">RB_UH_RX_DMA_OFS</b> (def=0x400)    //    After the host receives it, the DMA's address is offset by a large amount.
</li>
</ul>
</details></li>
<li class="content" name="reg_4003409E"><details ontoggle="ElemCh('reg_4003409E');"><summary>0x4003409E<b style="margin: 20px;">HOST_RX_NUMP</b>//   The host receives the NUMP register</summary>
<ul>
<li class="content" name="fld_4003409E.8" onclick="ElemClick('fld_4003409E.8');">
[8:15]<b style="margin: 20px;">RB_UH_RX_DPP_NUM</b> (def=0x0)    //    The number of DPPs that have been accepted by the host.
</li>
<li class="content" name="fld_4003409E.0" onclick="ElemClick('fld_4003409E.0');">
[0:7]<b style="margin: 20px;">RB_UH_RX_NUMP</b> (def=0x0)    //    The number of packets that the host expects to receive, if it is a synchronous transmission
</li>
</ul>
</details></li>
<li class="content" name="reg_400340A0"><details ontoggle="ElemCh('reg_400340A0');"><summary>0x400340A0<b style="margin: 20px;">HOST_STATUS</b>//   Host Status Registers</summary>
<ul>
<li class="content" name="fld_400340A0.18" onclick="ElemClick('fld_400340A0.18');">
[18:19]<b style="margin: 20px;">RB_UH_ITP_PRESAGE</b> (def=0x0)    //    In host mode, this bit indicates the time when the ITP packet was sent
</li>
<li class="content" name="fld_400340A0.17" onclick="ElemClick('fld_400340A0.17');">
[17]<b style="margin: 20px;">RB_UH_RX_ISO_PKT_ERR</b> (def=0x0)    //    A CRC error was received for the packet (DPP) during synchronous transmission
</li>
<li class="content" name="fld_400340A0.16" onclick="ElemClick('fld_400340A0.16');">
[16]<b style="margin: 20px;">RB_UH_RX_EOB_LPF</b> (def=0x0)    //    This bit represents the EOB/LPF status in the received packet
</li>
<li class="content" name="fld_400340A0.15" onclick="ElemClick('fld_400340A0.15');">
[15]<b style="margin: 20px;">RB_UH_RX_ERDY_DIR</b> (def=0x0)    //    ERDY is received from the device, and the segment represents the direction of the endpoint
</li>
<li class="content" name="fld_400340A0.8" onclick="ElemClick('fld_400340A0.8');">
[8:12]<b style="margin: 20px;">RB_UH_RX_ERDY_NUMP</b> (def=0x1)    //    ERDY received from the device, which indicates the number of packets that can be sent/recei
</li>
<li class="content" name="fld_400340A0.4" onclick="ElemClick('fld_400340A0.4');">
[4:7]<b style="margin: 20px;">RB_UH_RX_ERDY_EP</b> (def=0x0)    //    ERDY is received from the device, and the segment represents the endpoint number of the device ERDY
</li>
</ul>
</details></li>
<li class="content" name="reg_400340A4"><details ontoggle="ElemCh('reg_400340A4');"><summary>0x400340A4<b style="margin: 20px;">HOST_TX_FC_STATUS</b>//   The host endpoint sends flow control register</summary>
<ul>
<li class="content" name="fld_400340A4.1" onclick="ElemClick('fld_400340A4.1');">
[1:15]<b style="margin: 20px;">EPx_TX_FC</b> (def=0x0)    //    The flow control status of the host to send endpoints 1-15.
</li>
</ul>
</details></li>
<li class="content" name="reg_400340A6"><details ontoggle="ElemCh('reg_400340A6');"><summary>0x400340A6<b style="margin: 20px;">HOST_RX_FC_STATUS</b>//   The host endpoint receives the flow control register</summary>
<ul>
<li class="content" name="fld_400340A6.1" onclick="ElemClick('fld_400340A6.1');">
[1:15]<b style="margin: 20px;">EPx_RX_FC</b> (def=0x0)    //    The flow control status of the host to receiving endpoints 1-15
</li>
</ul>
</details></li>
<li class="content" name="reg_400340A8"><details ontoggle="ElemCh('reg_400340A8');"><summary>0x400340A8<b style="margin: 20px;">TP_RX_DATA0</b>//   DEV_NOTIF-TP Data 0 Register</summary>
<ul>
<li class="content" name="fld_400340A8.0" onclick="ElemClick('fld_400340A8.0');">
[0:31]<b style="margin: 20px;">USB3_NOTIF_DATA0</b> (def=0x0)    //    After the DEV_NOTIF-TP is received, the HP data is stored in this register
</li>
</ul>
</details></li>
<li class="content" name="reg_400340AC"><details ontoggle="ElemCh('reg_400340AC');"><summary>0x400340AC<b style="margin: 20px;">TP_RX_DATA1</b>//   DEV_NOTIF-TP Data 1 Register</summary>
<ul>
<li class="content" name="fld_400340AC.0" onclick="ElemClick('fld_400340AC.0');">
[0:31]<b style="margin: 20px;">USB3_NOTIF_DATA1</b> (def=0x0)    //    After the DEV_NOTIF-TP is received, the HP data is stored in this register
</li>
</ul>
</details></li>
<li class="content" name="reg_400340B0"><details ontoggle="ElemCh('reg_400340B0');"><summary>0x400340B0<b style="margin: 20px;">TP_RX_DATA2</b>//   DEV_NOTIF-TP Data 2 Register</summary>
<ul>
<li class="content" name="fld_400340B0.0" onclick="ElemClick('fld_400340B0.0');">
[0:31]<b style="margin: 20px;">USB3_NOTIF_DATA2</b> (def=0x0)    //    After the DEV_NOTIF-TP is received, the HP data is stored in this register
</li>
</ul>
</details></li>
<li class="content" name="reg_40034000"><details ontoggle="ElemCh('reg_40034000');"><summary>0x40034000<b style="margin: 20px;">LINK_CFG</b>//   LINK Configuration Register</summary>
<ul>
<li class="content" name="fld_40034000.31" onclick="ElemClick('fld_40034000.31');">
[31]<b style="margin: 20px;">RB_LINK_RESET</b> (def=0x1)    //    LINK reset, including the reset state machine and all interrupt flags, is highly effective
</li>
<li class="content" name="fld_40034000.21" onclick="ElemClick('fld_40034000.21');">
[21]<b style="margin: 20px;">RB_LINK_TOUT_MODE</b> (def=0x0)    //    SPEC configure
</li>
<li class="content" name="fld_40034000.20" onclick="ElemClick('fld_40034000.20');">
[20]<b style="margin: 20px;">RB_LINK_U1_PING_EN</b> (def=0x0)    //    Send PING_FPFS under U1 to enable
</li>
<li class="content" name="fld_40034000.17" onclick="ElemClick('fld_40034000.17');">
[17]<b style="margin: 20px;">RB_LINK_U2_ALLOW</b> (def=0x0)    //    High validity, after receiving the LGO_U2, the response LXU allows to enter the U2 state, ot
</li>
<li class="content" name="fld_40034000.16" onclick="ElemClick('fld_40034000.16');">
[16]<b style="margin: 20px;">RB_LINK_U1_ALLOW</b> (def=0x0)    //    High validity, after receiving the LGO_U1, the response LAU allows to enter the U1 state, o
</li>
<li class="content" name="fld_40034000.15" onclick="ElemClick('fld_40034000.15');">
[15]<b style="margin: 20px;">RB_LINK_LTSSM_MODE</b> (def=0x0)    //    The link state machine enters DISABLE mode
</li>
<li class="content" name="fld_40034000.14" onclick="ElemClick('fld_40034000.14');">
[14]<b style="margin: 20px;">RB_LINK_LOOKBACK_ACT</b> (def=0x0)    //    It is used in LOOPBACK mode for the LOOPBACK master to control the pattern transmission (the LOOPBA
</li>
<li class="content" name="fld_40034000.13" onclick="ElemClick('fld_40034000.13');">
[13]<b style="margin: 20px;">RB_LINK_LOOPBACK_EN</b> (def=0x0)    //    The LOOPBACK enable bit is allowed, which is highly active, and can be used with the LOOKBACK enabl
</li>
<li class="content" name="fld_40034000.12" onclick="ElemClick('fld_40034000.12');">
[12]<b style="margin: 20px;">RB_LINK_U2_DET_EN</b> (def=0x0)    //    Detection mode of connected devices in U2 state
</li>
<li class="content" name="fld_40034000.10" onclick="ElemClick('fld_40034000.10');">
[10:11]<b style="margin: 20px;">RB_LINK_CP78_SEL</b> (def=0x0)    //    In Compliance Pattern 7/8, send a length of consecutive 0 or consecutive 1
</li>
<li class="content" name="fld_40034000.8" onclick="ElemClick('fld_40034000.8');">
[8:9]<b style="margin: 20px;">RB_LINK_TX_DEEMPH</b> (def=0x1)    //    Transmitter de-emphasis control
</li>
<li class="content" name="fld_40034000.7" onclick="ElemClick('fld_40034000.7');">
[7]<b style="margin: 20px;">RB_LINK_TX_SWING</b> (def=0x0)    //    The transmitter signal swing control, low swing power consumption, but affect the transmission dist
</li>
<li class="content" name="fld_40034000.6" onclick="ElemClick('fld_40034000.6');">
[6]<b style="margin: 20px;">RB_LINK_RX_EQ_EN</b> (def=0x0)    //    Receiver equalization enable control, optional protocol specifications
</li>
<li class="content" name="fld_40034000.5" onclick="ElemClick('fld_40034000.5');">
[5]<b style="margin: 20px;">RB_LINK_LFPS_RX_PD</b> (def=0x1)    //    LFPS receive control, this bit is 1 to disable LFPS reception
</li>
<li class="content" name="fld_40034000.4" onclick="ElemClick('fld_40034000.4');">
[4]<b style="margin: 20px;">RB_LINK_COMPLIANCE_EN</b> (def=0x0)    //    POLLING_LFPS timeout is in COMPLIANCE mode
</li>
<li class="content" name="fld_40034000.3" onclick="ElemClick('fld_40034000.3');">
[3]<b style="margin: 20px;">RB_LINK_PHY_RESET</b> (def=0x1)    //    The PIPE interface is reset
</li>
<li class="content" name="fld_40034000.2" onclick="ElemClick('fld_40034000.2');">
[2]<b style="margin: 20px;">RB_LINK_SS_PLR_SWAP</b> (def=0x0)    //    Exchange SSTX and SSRX polarities as follows
</li>
<li class="content" name="fld_40034000.1" onclick="ElemClick('fld_40034000.1');">
[1]<b style="margin: 20px;">RB_LINK_RX_TERM_EN</b> (def=0x0)    //    Receiver Termination Resistance Control
</li>
<li class="content" name="fld_40034000.0" onclick="ElemClick('fld_40034000.0');">
[0]<b style="margin: 20px;">RB_LINK_DOWN_MODE</b> (def=0x0)    //    Peripheral Type
</li>
</ul>
</details></li>
<li class="content" name="reg_40034004"><details ontoggle="ElemCh('reg_40034004');"><summary>0x40034004<b style="margin: 20px;">LINK_CTRL</b>//   LINK control registers</summary>
<ul>
<li class="content" name="fld_40034004.24" onclick="ElemClick('fld_40034004.24');">
[24:31]<b style="margin: 20px;">LINK_RX_TS_CFG</b> (def=0x0)    //    Received Link Control
</li>
<li class="content" name="fld_40034004.16" onclick="ElemClick('fld_40034004.16');">
[16:23]<b style="margin: 20px;">LINK_TX_TS_CFG</b> (def=0x0)    //    Send the link configuration of the TS1/TS2 training sequence
</li>
<li class="content" name="fld_40034004.15" onclick="ElemClick('fld_40034004.15');">
[15]<b style="margin: 20px;">LINK_TX_LGO_U3</b> (def=0x0)    //    After the bit is valid, the LGO_U3 is transmitted, and the hardware is automatically cleared
</li>
<li class="content" name="fld_40034004.14" onclick="ElemClick('fld_40034004.14');">
[14]<b style="margin: 20px;">LINK_TX_LGO_U2</b> (def=0x0)    //    After the bit is valid, the LGO_U2 is sent, the high is active, and the hardware is automatically c
</li>
<li class="content" name="fld_40034004.13" onclick="ElemClick('fld_40034004.13');">
[13]<b style="margin: 20px;">LINK_TX_LGO_U1</b> (def=0x0)    //    After the bit is valid, the LGO_U1 is sent, the high is active, and the hardware is automatically c
</li>
<li class="content" name="fld_40034004.12" onclick="ElemClick('fld_40034004.12');">
[12]<b style="margin: 20px;">LINK_POLLING_EN</b> (def=0x0)    //    If the TERM is detected by the SS.RX_DETECT, a POLLING handshake will be performed after th
</li>
<li class="content" name="fld_40034004.11" onclick="ElemClick('fld_40034004.11');">
[11]<b style="margin: 20px;">LINK_REG_ROUT_EN</b> (def=0x0)    //    Enable the routing function of the HUB, which is highly effective, with registers and no interfaces
</li>
<li class="content" name="fld_40034004.10" onclick="ElemClick('fld_40034004.10');">
[10]<b style="margin: 20px;">LINK_LUP_LDN_EN</b> (def=0x0)    //    In the U0 state, if there is no data, whether to send LUP and LDN packets every 10us
</li>
<li class="content" name="fld_40034004.9" onclick="ElemClick('fld_40034004.9');">
[9]<b style="margin: 20px;">LINK_TX_UX_EXIT</b> (def=0x0)    //    High validity, hardware automatic zeroing
</li>
<li class="content" name="fld_40034004.8" onclick="ElemClick('fld_40034004.8');">
[8]<b style="margin: 20px;">LINK_TX_WARM_RST</b> (def=0x0)    //    High validity, cleared by software. A valid bit will send a warm-reset
</li>
<li class="content" name="fld_40034004.7" onclick="ElemClick('fld_40034004.7');">
[7]<b style="margin: 20px;">LINK_GO_RX_DET</b> (def=0x0)    //    Before setting this bit, the PD_MODE should be set to P2 mode, and the LINK should be set t
</li>
<li class="content" name="fld_40034004.6" onclick="ElemClick('fld_40034004.6');">
[6]<b style="margin: 20px;">LINK_GO_RECOVERY</b> (def=0x0)    //    SET THE LINK TO ENTER SS.RECOVERY, WHICH IS HIGHLY EFFECTIVE, AND THE HARDWARE IS AUTOMATIC
</li>
<li class="content" name="fld_40034004.5" onclick="ElemClick('fld_40034004.5');">
[5]<b style="margin: 20px;">LINK_GO_INACTIVE</b> (def=0x0)    //    SET THE LINK TO ENTER SS.INACTIVE, WHICH IS HIGHLY VALID, AND THE HARDWARE IS AUTOMATICALLY
</li>
<li class="content" name="fld_40034004.4" onclick="ElemClick('fld_40034004.4');">
[4]<b style="margin: 20px;">LINK_GO_DISABLED</b> (def=0x1)    //    SET LINK TO ENTER SS.DISABLED, WHICH IS HIGHLY VALID, AND REQUIRES SOFTWARE TO CLEAR
</li>
<li class="content" name="fld_40034004.0" onclick="ElemClick('fld_40034004.0');">
[0:1]<b style="margin: 20px;">LINK_PD_MODE</b> (def=0x3)    //    Configure the current power mode of the PHY, corresponding to PO/P1/P2/P3 in the PIPE
</li>
</ul>
</details></li>
<li class="content" name="reg_40034008"><details ontoggle="ElemCh('reg_40034008');"><summary>0x40034008<b style="margin: 20px;">LINK_INT_CTRL</b>//   LINK interrupt enable register</summary>
<ul>
<li class="content" name="fld_40034008.31" onclick="ElemClick('fld_40034008.31');">
[31]<b style="margin: 20px;">LINK_IE_STATE_CHG</b> (def=0x0)    //    Link State Machine Change Flag Interrupt Enabled
</li>
<li class="content" name="fld_40034008.30" onclick="ElemClick('fld_40034008.30');">
[30]<b style="margin: 20px;">LINK_IE_U1_TOUT</b> (def=0x0)    //    U1 Timeout Interrupt Enabled
</li>
<li class="content" name="fld_40034008.29" onclick="ElemClick('fld_40034008.29');">
[29]<b style="margin: 20px;">LINK_IE_U2_TOUT</b> (def=0x0)    //    U2 Timeout Interrupt Enabled
</li>
<li class="content" name="fld_40034008.28" onclick="ElemClick('fld_40034008.28');">
[28]<b style="margin: 20px;">LINK_IE_UX_FAIL</b> (def=0x0)    //    UX Conversion Failure Interrupt Enabled
</li>
<li class="content" name="fld_40034008.27" onclick="ElemClick('fld_40034008.27');">
[27]<b style="margin: 20px;">LINK_IE_TX_WARMRST</b> (def=0x0)    //    Send warm_reset end interrupt enabled
</li>
<li class="content" name="fld_40034008.26" onclick="ElemClick('fld_40034008.26');">
[26]<b style="margin: 20px;">LINK_IE_UX_EXIT_FAIL</b> (def=0x0)    //    Exit UX failed to interrupt enabled
</li>
<li class="content" name="fld_40034008.23" onclick="ElemClick('fld_40034008.23');">
[23]<b style="margin: 20px;">LINK_IE_RX_LMP_TOUT</b> (def=0x0)    //    Receive LMP Timeout Interrupt Enabled
</li>
<li class="content" name="fld_40034008.22" onclick="ElemClick('fld_40034008.22');">
[22]<b style="margin: 20px;">LINK_IE_TX_LMP</b> (def=0x0)    //    If you successfully enter U0, you can send an HP packet to interrupt enable
</li>
<li class="content" name="fld_40034008.21" onclick="ElemClick('fld_40034008.21');">
[21]<b style="margin: 20px;">LINK_IE_RX_LMP</b> (def=0x0)    //    Received Link Command Flag Interrupt Enabled
</li>
<li class="content" name="fld_40034008.20" onclick="ElemClick('fld_40034008.20');">
[20]<b style="margin: 20px;">LINK_IE_RX_DET</b> (def=0x0)    //    The link enters the Rx.Detect state and is interrupted
</li>
<li class="content" name="fld_40034008.19" onclick="ElemClick('fld_40034008.19');">
[19]<b style="margin: 20px;">LINK_IE_LOOPBACK</b> (def=0x0)    //    The link goes into loopback mode for testing and error isolation interrupt enablement
</li>
<li class="content" name="fld_40034008.18" onclick="ElemClick('fld_40034008.18');">
[18]<b style="margin: 20px;">LINK_IE_COMPLIANCE</b> (def=0x0)    //    The link enters the compliance test, and the interrupt is enabled by the compatibility test
</li>
<li class="content" name="fld_40034008.17" onclick="ElemClick('fld_40034008.17');">
[17]<b style="margin: 20px;">LINK_IE_HPBUF_FULL</b> (def=0x0)    //    BUF sends FIFO full interrupt enable
</li>
<li class="content" name="fld_40034008.16" onclick="ElemClick('fld_40034008.16');">
[16]<b style="margin: 20px;">LINK_IE_HPBUF_EMPTY</b> (def=0x0)    //    BUF sends FIFO null interrupt enable
</li>
<li class="content" name="fld_40034008.15" onclick="ElemClick('fld_40034008.15');">
[15]<b style="margin: 20px;">LINK_IE_HOT_RST</b> (def=0x0)    //    hot reset, which uses the reset interrupt enable of the TS1/TS2 ordered set
</li>
<li class="content" name="fld_40034008.14" onclick="ElemClick('fld_40034008.14');">
[14]<b style="margin: 20px;">LINK_IE_U3_WAKEUP</b> (def=0x0)    //    In the U3 state, the Low Frequency Periodic Signal (LFPS) is received to wake up interrupt enabled
</li>
<li class="content" name="fld_40034008.13" onclick="ElemClick('fld_40034008.13');">
[13]<b style="margin: 20px;">LINK_IE_WARM_RST</b> (def=0x0)    //    Warm reset (not connected) interrupt enabled with LPFS
</li>
<li class="content" name="fld_40034008.12" onclick="ElemClick('fld_40034008.12');">
[12]<b style="margin: 20px;">LINK_IE_UX_EXIT</b> (def=0x0)    //    Request to exit UX is received Interrupt Enable
</li>
<li class="content" name="fld_40034008.11" onclick="ElemClick('fld_40034008.11');">
[11]<b style="margin: 20px;">LINK_IE_TXEQ</b> (def=0x0)    //    LINK enters the POLLING_RXEQ for receiver equalization training interrupt enable
</li>
<li class="content" name="fld_40034008.10" onclick="ElemClick('fld_40034008.10');">
[10]<b style="margin: 20px;">LINK_IE_TERM_PRES</b> (def=0x0)    //    LINK enters the RX_DETECT to detect the impedance of the remote receiver trace segment and detect t
</li>
<li class="content" name="fld_40034008.9" onclick="ElemClick('fld_40034008.9');">
[9]<b style="margin: 20px;">LINK_IE_UX_REJ</b> (def=0x0)    //    Transmit LGO_ Ux, receive LXU interrupt enabled that refuses to enter the Ux
</li>
<li class="content" name="fld_40034008.8" onclick="ElemClick('fld_40034008.8');">
[8]<b style="margin: 20px;">LINK_IE_U3_WK_TOUT</b> (def=0x0)    //    Interrupt the U3 command when requesting to exit U3 command timeout
</li>
<li class="content" name="fld_40034008.7" onclick="ElemClick('fld_40034008.7');">
[7]<b style="margin: 20px;">LINK_IE_GO_U0</b> (def=0x0)    //    LINK is interrupted at U0 to enable the following
</li>
<li class="content" name="fld_40034008.6" onclick="ElemClick('fld_40034008.6');">
[6]<b style="margin: 20px;">LINK_IE_GO_U1</b> (def=0x0)    //    LINK is interrupted at U1 to enable the following
</li>
<li class="content" name="fld_40034008.5" onclick="ElemClick('fld_40034008.5');">
[5]<b style="margin: 20px;">LINK_IE_GO_U2</b> (def=0x0)    //    LINK is interrupted at U2 and enabled
</li>
<li class="content" name="fld_40034008.4" onclick="ElemClick('fld_40034008.4');">
[4]<b style="margin: 20px;">LINK_IE_GO_U3</b> (def=0x0)    //    LINK is enabled when the U3 interrupt is enabled
</li>
<li class="content" name="fld_40034008.3" onclick="ElemClick('fld_40034008.3');">
[3]<b style="margin: 20px;">LINK_IE_DISABLE</b> (def=0x0)    //    LINK is disabled, interrupt enabled
</li>
<li class="content" name="fld_40034008.2" onclick="ElemClick('fld_40034008.2');">
[2]<b style="margin: 20px;">LINK_IE_INACTIVE</b> (def=0x0)    //    LINK is enabled on INACTIVE interrupt
</li>
<li class="content" name="fld_40034008.1" onclick="ElemClick('fld_40034008.1');">
[1]<b style="margin: 20px;">LINK_IE_RECOVERY</b> (def=0x0)    //    DUE TO ERROR LINK IN RECOVERY INTERRUPTED ENABLED
</li>
<li class="content" name="fld_40034008.0" onclick="ElemClick('fld_40034008.0');">
[0]<b style="margin: 20px;">LINK_IE_READY</b> (def=0x0)    //    LINK is initialized, including two ports before (Header Sequence Number Advertisement) and 
</li>
</ul>
</details></li>
<li class="content" name="reg_4003400C"><details ontoggle="ElemCh('reg_4003400C');"><summary>0x4003400C<b style="margin: 20px;">LINK_INT_FLAG</b>//   LINK Interrupt Flag Register</summary>
<ul>
<li class="content" name="fld_4003400C.31" onclick="ElemClick('fld_4003400C.31');">
[31]<b style="margin: 20px;">LINK_IF_STATE_CHG</b> (def=0x0)    //    link_reset reset to 0
</li>
<li class="content" name="fld_4003400C.30" onclick="ElemClick('fld_4003400C.30');">
[30]<b style="margin: 20px;">LINK_IF_U1_TOUT</b> (def=0x0)    //    U1 timeout interrupted
</li>
<li class="content" name="fld_4003400C.29" onclick="ElemClick('fld_4003400C.29');">
[29]<b style="margin: 20px;">LINK_IF_U2_TOUT</b> (def=0x0)    //    U2 timeout interrupted
</li>
<li class="content" name="fld_4003400C.28" onclick="ElemClick('fld_4003400C.28');">
[28]<b style="margin: 20px;">LINK_IF_UX_FAIL</b> (def=0x0)    //    Enter the Ux failed to interrupt
</li>
<li class="content" name="fld_4003400C.27" onclick="ElemClick('fld_4003400C.27');">
[27]<b style="margin: 20px;">LINK_IF_TX_WARMRST</b> (def=0x0)    //    send warm_reset to end interrupt
</li>
<li class="content" name="fld_4003400C.26" onclick="ElemClick('fld_4003400C.26');">
[26]<b style="margin: 20px;">LINK_IF_UX_EXIT_FAIL</b> (def=0x0)    //    Exit UX fails to interrupt
</li>
<li class="content" name="fld_4003400C.23" onclick="ElemClick('fld_4003400C.23');">
[23]<b style="margin: 20px;">LINK_IF_RX_LMP_TOUT</b> (def=0x0)    //    After the LINK initialization is complete, the Port Capabilities/Configuration LMPs timeout
</li>
<li class="content" name="fld_4003400C.22" onclick="ElemClick('fld_4003400C.22');">
[22]<b style="margin: 20px;">LINK_IF_TX_LMP</b> (def=0x0)    //    After the LINK initialization is completed, the software is configured to send Port Capabil
</li>
<li class="content" name="fld_4003400C.21" onclick="ElemClick('fld_4003400C.21');">
[21]<b style="margin: 20px;">LINK_IF_RX_LMP</b> (def=0x0)    //    Receive LMP Interrupt Flag
</li>
<li class="content" name="fld_4003400C.20" onclick="ElemClick('fld_4003400C.20');">
[20]<b style="margin: 20px;">LINK_IF_RX_DET</b> (def=0x0)    //    After entering the RX_DETECT state interrupt flag, this position 1, the software sets the PW
</li>
<li class="content" name="fld_4003400C.19" onclick="ElemClick('fld_4003400C.19');">
[19]<b style="margin: 20px;">LINK_IF_LOOPBACK</b> (def=0x0)    //    LINK enters the LOOPBACK state and the LINK is interrupted.
</li>
<li class="content" name="fld_4003400C.18" onclick="ElemClick('fld_4003400C.18');">
[18]<b style="margin: 20px;">LINK_IF_COMPLIANCE</b> (def=0x0)    //    LINK enters the COMPLIANCE state with an outage flag.
</li>
<li class="content" name="fld_4003400C.17" onclick="ElemClick('fld_4003400C.17');">
[17]<b style="margin: 20px;">LINK_IF_HPBUF_FULL</b> (def=0x0)    //    Header Packet buffer full interrupt flag.
</li>
<li class="content" name="fld_4003400C.16" onclick="ElemClick('fld_4003400C.16');">
[16]<b style="margin: 20px;">LINK_IF_HPBUF_EMPTY</b> (def=0x0)    //    he device receives the HOT RESET interrupt flag
</li>
<li class="content" name="fld_4003400C.15" onclick="ElemClick('fld_4003400C.15');">
[15]<b style="margin: 20px;">LINK_IF_HOT_RST</b> (def=0x0)    //    The device receives the HOT RESET interrupt flag
</li>
<li class="content" name="fld_4003400C.14" onclick="ElemClick('fld_4003400C.14');">
[14]<b style="margin: 20px;">LINK_IF_WAKEUP</b> (def=0x0)    //    The power supply is in P3 mode and the LFPS signal interrupt flag is detected.
</li>
<li class="content" name="fld_4003400C.13" onclick="ElemClick('fld_4003400C.13');">
[13]<b style="margin: 20px;">LINK_IF_WARM_RST</b> (def=0x0)    //    The WARM RESET status change (active-> inactive, or invalid->active) interrupt flag receive
</li>
<li class="content" name="fld_4003400C.12" onclick="ElemClick('fld_4003400C.12');">
[12]<b style="margin: 20px;">LINK_IF_UX_EXIT</b> (def=0x0)    //    LINK receives the LFPS ready to exit U1/U2/U3 request interrupt flag
</li>
<li class="content" name="fld_4003400C.11" onclick="ElemClick('fld_4003400C.11');">
[11]<b style="margin: 20px;">LINK_IF_TXEQ</b> (def=0x0)    //    LINK enters TXEQ state interrupt flag: INDICATE THAT THE POLLING HANDSHAKE IS COMPLETE, 
</li>
<li class="content" name="fld_4003400C.10" onclick="ElemClick('fld_4003400C.10');">
[10]<b style="margin: 20px;">LINK_IF_TERM_PRES</b> (def=0x0)    //    The TERM disconnected or disconnected flag was detected
</li>
<li class="content" name="fld_4003400C.9" onclick="ElemClick('fld_4003400C.9');">
[9]<b style="margin: 20px;">LINK_IF_UX_REJ</b> (def=0x0)    //    LINK refuses to enter the low-power mode (U1/U2) interrupt flag. 
</li>
<li class="content" name="fld_4003400C.8" onclick="ElemClick('fld_4003400C.8');">
[8]<b style="margin: 20px;">LINK_IF_U3_WK_TOUT</b> (def=0x0)    //    Wake up from U3 to timeout interrupt flag (10ms). 
</li>
<li class="content" name="fld_4003400C.7" onclick="ElemClick('fld_4003400C.7');">
[7]<b style="margin: 20px;">LINK_IF_GO_U0</b> (def=0x0)    //    LINK enters the U0 state interrupt flag.
</li>
<li class="content" name="fld_4003400C.6" onclick="ElemClick('fld_4003400C.6');">
[6]<b style="margin: 20px;">LINK_IF_GO_U1</b> (def=0x0)    //    LINK enters the U1 state interrupt flag.
</li>
<li class="content" name="fld_4003400C.5" onclick="ElemClick('fld_4003400C.5');">
[5]<b style="margin: 20px;">LINK_IF_GO_U2</b> (def=0x0)    //    LINK enters the U2 state interrupt flag.
</li>
<li class="content" name="fld_4003400C.4" onclick="ElemClick('fld_4003400C.4');">
[4]<b style="margin: 20px;">LINK_IF_GO_U3</b> (def=0x0)    //    LINK enters the U3 state interrupt flag.
</li>
<li class="content" name="fld_4003400C.3" onclick="ElemClick('fld_4003400C.3');">
[3]<b style="margin: 20px;">LINK_IF_DISABLE</b> (def=0x0)    //    LINK INTO SS.DISABLE STATE INTERRUPT FLAG
</li>
<li class="content" name="fld_4003400C.2" onclick="ElemClick('fld_4003400C.2');">
[2]<b style="margin: 20px;">LINK_IF_INACTIVE</b> (def=0x0)    //    LINK ENTERS THE SS.ACTIVE STATE INTERRUPT FLAG
</li>
<li class="content" name="fld_4003400C.1" onclick="ElemClick('fld_4003400C.1');">
[1]<b style="margin: 20px;">LINK_IF_RECOVERY</b> (def=0x0)    //    LINK INTO THE SS.RECOVERY STATE INTERRUPT FLAG
</li>
<li class="content" name="fld_4003400C.0" onclick="ElemClick('fld_4003400C.0');">
[0]<b style="margin: 20px;">LINK_IF_READY</b> (def=0x0)    //    LINK enters the U0 state and completes LINK initialization of the interrupt flag.
</li>
</ul>
</details></li>
<li class="content" name="reg_40034010"><details ontoggle="ElemCh('reg_40034010');"><summary>0x40034010<b style="margin: 20px;">LINK_STATUS</b>//   LINK Status Register</summary>
<ul>
<li class="content" name="fld_40034010.31" onclick="ElemClick('fld_40034010.31');">
[31]<b style="margin: 20px;">LINK_HPBUF_EMPTY</b> (def=0x0)    //    The HP buffer is empty.
</li>
<li class="content" name="fld_40034010.30" onclick="ElemClick('fld_40034010.30');">
[30]<b style="margin: 20px;">LINK_HPBUF_FULL</b> (def=0x0)    //    The HP buffer is full.
</li>
<li class="content" name="fld_40034010.29" onclick="ElemClick('fld_40034010.29');">
[29]<b style="margin: 20px;">LINK_HPBUF_IDLE</b> (def=0x0)    //    BUF sends the status of the FIFO IDLE
</li>
<li class="content" name="fld_40034010.22" onclick="ElemClick('fld_40034010.22');">
[22]<b style="margin: 20px;">LINK_U3_SLEEP_ALLOW</b> (def=0x0)    //    The link is in the U3 state and sleep is allowed
</li>
<li class="content" name="fld_40034010.21" onclick="ElemClick('fld_40034010.21');">
[21]<b style="margin: 20px;">LINK_U2_SLEEP_ALLOW</b> (def=0x0)    //    The link is in the U2 state and sleep is allowed. 
</li>
<li class="content" name="fld_40034010.20" onclick="ElemClick('fld_40034010.20');">
[20]<b style="margin: 20px;">LINK_RXDET_SLEEP_ALLOW</b> (def=0x0)    //    The link is in the RXDET state, allowing sleep. 
</li>
<li class="content" name="fld_40034010.19" onclick="ElemClick('fld_40034010.19');">
[19]<b style="margin: 20px;">LINK_WAKUP</b> (def=0x0)    //    A link wake-up signal is received.
</li>
<li class="content" name="fld_40034010.18" onclick="ElemClick('fld_40034010.18');">
[18]<b style="margin: 20px;">LINK_RX_LFPS</b> (def=0x0)    //    The link receives an LFPS signal.
</li>
<li class="content" name="fld_40034010.17" onclick="ElemClick('fld_40034010.17');">
[17]<b style="margin: 20px;">LINK_RX_DETECT</b> (def=0x0)    //    The link is at P2 and is in rx_detect. 
</li>
<li class="content" name="fld_40034010.16" onclick="ElemClick('fld_40034010.16');">
[16]<b style="margin: 20px;">LINK_RX_UX_EXIT_REQ</b> (def=0x0)    //    Received a request to exit Ux
</li>
<li class="content" name="fld_40034010.8" onclick="ElemClick('fld_40034010.8');">
[8:11]<b style="margin: 20px;">LINK_STATE</b> (def=0x0)    //    Link Status
</li>
<li class="content" name="fld_40034010.6" onclick="ElemClick('fld_40034010.6');">
[6]<b style="margin: 20px;">LINK_TXEQ</b> (def=0x0)    //    The link is in POLLING_RXEQ.
</li>
<li class="content" name="fld_40034010.4" onclick="ElemClick('fld_40034010.4');">
[4:5]<b style="margin: 20px;">LINK_PD_MODE_MASK</b> (def=0x0)    //    Link Power Status
</li>
<li class="content" name="fld_40034010.3" onclick="ElemClick('fld_40034010.3');">
[3]<b style="margin: 20px;">LINK_READY</b> (def=0x0)    //    When the LINK enters the U0 state, the position 1 exits the U0 state after the initialization 
</li>
<li class="content" name="fld_40034010.2" onclick="ElemClick('fld_40034010.2');">
[2]<b style="margin: 20px;">LINK_BUSY</b> (def=0x0)    //    When the LINK is busy, the bit is 1 when the switchover is PD_MODE, and the hardware will au
</li>
<li class="content" name="fld_40034010.1" onclick="ElemClick('fld_40034010.1');">
[1]<b style="margin: 20px;">LINK_RX_WARM_RST</b> (def=0x0)    //    A valid warm-reset signal is received from the host (the hardware automatically pulls up af
</li>
<li class="content" name="fld_40034010.0" onclick="ElemClick('fld_40034010.0');">
[0]<b style="margin: 20px;">LINK_RX_TERM_PRES</b> (def=0x0)    //    After RX_DETECT, if a receive termination resistor is present, the bit is 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40034017"><details ontoggle="ElemCh('reg_40034017');"><summary>0x40034017<b style="margin: 20px;">LINK_ITP_PRE</b>//   LINK ITP Timeout Mode Register</summary>
<ul>
<li class="content" name="fld_40034017.0" onclick="ElemClick('fld_40034017.0');">
[0:7]<b style="margin: 20px;">ITP_PRE</b> (def=0x80)    //    ITP Timeout Mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4003401D"><details ontoggle="ElemCh('reg_4003401D');"><summary>0x4003401D<b style="margin: 20px;">LINK_U2_INACT_TIMER</b>//   LINK U2 Inactivity Timeout Counter Threshold Register</summary>
<ul>
<li class="content" name="fld_4003401D.0" onclick="ElemClick('fld_4003401D.0');">
[0:7]<b style="margin: 20px;">U2_INACTIVE_TIMER</b> (def=0x0)    //    The value of the inactivity timeout counter threshold for U2
</li>
</ul>
</details></li>
<li class="content" name="reg_40034028"><details ontoggle="ElemCh('reg_40034028');"><summary>0x40034028<b style="margin: 20px;">LINK_U1_WKUP_FILTER</b>//   U1 wakes up the LFPS Duration Register</summary>
<ul>
<li class="content" name="fld_40034028.0" onclick="ElemClick('fld_40034028.0');">
[0:7]<b style="margin: 20px;">U1_WKUP_FILTER</b> (def=0x4A)    //    The duration of the LFPS received by U1 when exiting. When the receiving LFPS reaches this 
</li>
</ul>
</details></li>
<li class="content" name="reg_4003402C"><details ontoggle="ElemCh('reg_4003402C');"><summary>0x4003402C<b style="margin: 20px;">LINK_U2_WKUP_FILTER</b>//   U2 wakes up the LFPS Duration Register</summary>
<ul>
<li class="content" name="fld_4003402C.0" onclick="ElemClick('fld_4003402C.0');">
[0:7]<b style="margin: 20px;">U2_WKUP_FILTER</b> (def=0x2)    //    When the receiving LFPS reaches this time, the sending LFPS_last is pulled up and the handshake is 
</li>
</ul>
</details></li>
<li class="content" name="reg_40034030"><details ontoggle="ElemCh('reg_40034030');"><summary>0x40034030<b style="margin: 20px;">LINK_U3_WKUP_FILTER</b>//   U3 wakes up the LFPS validity duration register</summary>
<ul>
<li class="content" name="fld_40034030.0" onclick="ElemClick('fld_40034030.0');">
[0:7]<b style="margin: 20px;">U3_WKUP_FILTER</b> (def=0x64)    //    When the receiving LFPS reaches this time, the LFPS_last is raised, and the handshake is successful
</li>
</ul>
</details></li>
<li class="content" name="reg_40034040"><details ontoggle="ElemCh('reg_40034040');"><summary>0x40034040<b style="margin: 20px;">LINK_ISO_DLY</b>//   LINK Synchronous Delay Register</summary>
<ul>
<li class="content" name="fld_40034040.0" onclick="ElemClick('fld_40034040.0');">
[0:15]<b style="margin: 20px;">LINK_ISOCH_DLY</b> (def=0x28)    //    The delay time for the serial bitstream to parse to the parallel data is 40ns by default, a
</li>
</ul>
</details></li>
<li class="content" name="reg_40034050"><details ontoggle="ElemCh('reg_40034050');"><summary>0x40034050<b style="margin: 20px;">LINK_LPM_CR</b>//   Link Power Management Registers</summary>
<ul>
<li class="content" name="fld_40034050.15" onclick="ElemClick('fld_40034050.15');">
[15]<b style="margin: 20px;">PHY_TX_CHSEL</b> (def=0x0)    //    Select the PHY layer transmission channel type of the downstream port of the HUB
</li>
<li class="content" name="fld_40034050.14" onclick="ElemClick('fld_40034050.14');">
[14]<b style="margin: 20px;">PHY_RX_CHSEL</b> (def=0x0)    //    Select the receiving channel type of the PHY layer of the downstream port of the HUB
</li>
<li class="content" name="fld_40034050.13" onclick="ElemClick('fld_40034050.13');">
[13]<b style="margin: 20px;">PHY_CHSEL_AUTO</b> (def=0x0)    //    Automatic selection of the PHY layer transceiver channel type
</li>
<li class="content" name="fld_40034050.12" onclick="ElemClick('fld_40034050.12');">
[12]<b style="margin: 20px;">LPM_RXDET_EN</b> (def=0x0)    //    When the lpm count reaches the expected value RXDET_EXP it is confirmed that a device is con
</li>
<li class="content" name="fld_40034050.11" onclick="ElemClick('fld_40034050.11');">
[11]<b style="margin: 20px;">LPM_TERM_PRESENT</b> (def=0x0)    //    The PHY layer detects a device connection. 
</li>
<li class="content" name="fld_40034050.10" onclick="ElemClick('fld_40034050.10');">
[10]<b style="margin: 20px;">LPM_TERM_CHG</b> (def=0x0)    //    The connected device changes, plugs in the device or unplugs the device. 
</li>
<li class="content" name="fld_40034050.9" onclick="ElemClick('fld_40034050.9');">
[9]<b style="margin: 20px;">LPM_EN</b> (def=0x0)    //    LPM Enable
</li>
<li class="content" name="fld_40034050.8" onclick="ElemClick('fld_40034050.8');">
[8]<b style="margin: 20px;">LPM_RST</b> (def=0x1)    //    Reset signal for LPM related register
</li>
<li class="content" name="fld_40034050.0" onclick="ElemClick('fld_40034050.0');">
[0:7]<b style="margin: 20px;">RXDET_EXP</b> (def=0x80)    //    Detects external device counter registers. 
</li>
</ul>
</details></li>
<li class="content" name="reg_40034054"><details ontoggle="ElemCh('reg_40034054');"><summary>0x40034054<b style="margin: 20px;">LINK_LMP_PORT_CAP</b>//   PORT_CAP Registers</summary>
<ul>
<li class="content" name="fld_40034054.31" onclick="ElemClick('fld_40034054.31');">
[31]<b style="margin: 20px;">LINK_LMP_RX_CAP_VLD</b> (def=0x0)    //    A valid PORT_CAP-LMP is received, and the protocol stipulates that the two LINK parties exc
</li>
<li class="content" name="fld_40034054.30" onclick="ElemClick('fld_40034054.30');">
[30]<b style="margin: 20px;">LINK_LMP_TX_CAP_VLD</b> (def=0x0)    //    PORT Capability configuration completion flag 
</li>
<li class="content" name="fld_40034054.24" onclick="ElemClick('fld_40034054.24');">
[24:29]<b style="margin: 20px;">LINK_SPEED</b> (def=0x0)    //    [24] Position 1, indicating that the supported device supports USB3.2 Gen1 (5Gbps). 
</li>
<li class="content" name="fld_40034054.0" onclick="ElemClick('fld_40034054.0');">
[0:23]<b style="margin: 20px;">LINK_REG_PORT_CAP</b> (def=0x0)    //    link port configure
</li>
</ul>
</details></li>
<li class="content" name="reg_40034058"><details ontoggle="ElemCh('reg_40034058');"><summary>0x40034058<b style="margin: 20px;">LINK_LMP_RX_DATA0</b>//   LMP receives data 0 register</summary>
<ul>
<li class="content" name="fld_40034058.0" onclick="ElemClick('fld_40034058.0');">
[0:31]<b style="margin: 20px;">LINK_LMP_RX_DATA0</b> (def=0x0)    //    Once the LMP is received, the HP data is stored in this register [31:0]
</li>
</ul>
</details></li>
<li class="content" name="reg_4003405C"><details ontoggle="ElemCh('reg_4003405C');"><summary>0x4003405C<b style="margin: 20px;">LINK_LMP_RX_DATA1</b>//   LMP receives data 1 register</summary>
<ul>
<li class="content" name="fld_4003405C.0" onclick="ElemClick('fld_4003405C.0');">
[0:31]<b style="margin: 20px;">LINK_LMP_RX_DATA1</b> (def=0x0)    //    Once the LMP is received, the HP data is stored in this register [63:32]
</li>
</ul>
</details></li>
<li class="content" name="reg_40034060"><details ontoggle="ElemCh('reg_40034060');"><summary>0x40034060<b style="margin: 20px;">LINK_LMP_RX_DATA2</b>//   LMP receives data 2 register</summary>
<ul>
<li class="content" name="fld_40034060.0" onclick="ElemClick('fld_40034060.0');">
[0:31]<b style="margin: 20px;">LINK_LMP_RX_DATA1</b> (def=0x0)    //    Once the LMP is received, the HP data is stored in this register [95:64]
</li>
</ul>
</details></li>
<li class="content" name="reg_40034064"><details ontoggle="ElemCh('reg_40034064');"><summary>0x40034064<b style="margin: 20px;">LINK_LMP_TX_DATA0</b>//   USB Custom HP Data 0 Register</summary>
<ul>
<li class="content" name="fld_40034064.0" onclick="ElemClick('fld_40034064.0');">
[0:31]<b style="margin: 20px;">LINK_LMP_TX_DATA0</b> (def=0x0)    //    The data of the user-defined HP is sent [31:0]
</li>
</ul>
</details></li>
<li class="content" name="reg_40034068"><details ontoggle="ElemCh('reg_40034068');"><summary>0x40034068<b style="margin: 20px;">LINK_LMP_TX_DATA1</b>//   USB Custom HP Data 1 Register</summary>
<ul>
<li class="content" name="fld_40034068.0" onclick="ElemClick('fld_40034068.0');">
[0:31]<b style="margin: 20px;">LINK_LMP_TX_DATA1</b> (def=0x0)    //    The data of the user-defined HP is sent [63:32]
</li>
</ul>
</details></li>
<li class="content" name="reg_4003406C"><details ontoggle="ElemCh('reg_4003406C');"><summary>0x4003406C<b style="margin: 20px;">LINK_LMP_TX_DATA2</b>//   USB Custom HP Data 2 Register</summary>
<ul>
<li class="content" name="fld_4003406C.0" onclick="ElemClick('fld_4003406C.0');">
[0:31]<b style="margin: 20px;">LINK_LMP_TX_DATA2</b> (def=0x0)    //    The data of the user-defined HP is sent [95:64]
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40034000.62" onclick="ElemClick('isr_40034000.62');">[62]  <b>USBSS</b>    //    USBSS global interrupt</li>
<li class="content" name="isr_40034000.63" onclick="ElemClick('isr_40034000.63');">[63]  <b>USBSS_LINK</b>    //    USBSS LINK interrupt</li>
<li class="content" name="isr_40034000.65" onclick="ElemClick('isr_40034000.65');">[65]  <b>USBSSWakeUP</b>    //    USBSS wake-up interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40025C00"><details ontoggle="ElemCh('per_40025C00');"><summary>0x40025C00<b style="margin: 20px;">PIOC</b>// Programmable protocol I/O microcontroller</summary>
<ul>
<li class="content" name="reg_40025C00"><details ontoggle="ElemCh('reg_40025C00');"><summary>0x40025C00<b style="margin: 20px;">SFR_INDIR_PORT</b>//   Indirectly addressed data read/write ports</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C01"><details ontoggle="ElemCh('reg_40025C01');"><summary>0x40025C01<b style="margin: 20px;">RSFR_INDIR_PORT2</b>//   Indirectly addresses the data read/write port of 2</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C02"><details ontoggle="ElemCh('reg_40025C02');"><summary>0x40025C02<b style="margin: 20px;">SFR_PRG_COUNT</b>//   Program counters for the low bytes of the PC</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C03"><details ontoggle="ElemCh('reg_40025C03');"><summary>0x40025C03<b style="margin: 20px;">SFR_STATUS_REG</b>//   Status registers</summary>
<ul>
<li class="content" name="fld_40025C03.5" onclick="ElemClick('fld_40025C03.5');">
[5]<b style="margin: 20px;">SB_STACK_USED</b> (def=0x0)    //    Current stack usage flags
</li>
<li class="content" name="fld_40025C03.4" onclick="ElemClick('fld_40025C03.4');">
[4]<b style="margin: 20px;">SB_EN_TOUT_RST</b> (def=0x0)    //    Timer Timeout Reset Enabled
</li>
<li class="content" name="fld_40025C03.3" onclick="ElemClick('fld_40025C03.3');">
[3]<b style="margin: 20px;">SB_GP_BIT_Y</b> (def=0x0)    //    a generic bit variable Y, defined and used by the application
</li>
<li class="content" name="fld_40025C03.2" onclick="ElemClick('fld_40025C03.2');">
[2]<b style="margin: 20px;">SB_FLAG_Z</b> (def=0x0)    //    ALU zero flag, whether the result is 00H
</li>
<li class="content" name="fld_40025C03.1" onclick="ElemClick('fld_40025C03.1');">
[1]<b style="margin: 20px;">SB_GP_BIT_X</b> (def=0x0)    //    A generic bit variable X, defined and used by the application
</li>
<li class="content" name="fld_40025C03.0" onclick="ElemClick('fld_40025C03.0');">
[0]<b style="margin: 20px;">SB_FLAG_C</b> (def=0x0)    //    ALU carry flag, whether the result is carried or produced by displacement
</li>
</ul>
</details></li>
<li class="content" name="reg_40025C04"><details ontoggle="ElemCh('reg_40025C04');"><summary>0x40025C04<b style="margin: 20px;">SFR_INDIR_ADDR</b>//   Indirectly addressed address registers</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C05"><details ontoggle="ElemCh('reg_40025C05');"><summary>0x40025C05<b style="margin: 20px;">SFR_TMR0_COUNT</b>//   The counter register of timer 0</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C06"><details ontoggle="ElemCh('reg_40025C06');"><summary>0x40025C06<b style="margin: 20px;">SFR_TIMER_CTRL</b>//   The control register of the timer</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C07"><details ontoggle="ElemCh('reg_40025C07');"><summary>0x40025C07<b style="margin: 20px;">SFR_TMR0_INIT</b>//   The initial register of timer 0</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C08"><details ontoggle="ElemCh('reg_40025C08');"><summary>0x40025C08<b style="margin: 20px;">SFR_BIT_CYCLE</b>//   Periodic registers for coded bits</summary>
<ul>
<li class="content" name="fld_40025C08.7" onclick="ElemClick('fld_40025C08.7');">
[7]<b style="margin: 20px;">SB_BIT_TX_O0</b> (def=0x0)    //    The raw bit data of the encoded bit to be sent, which is a double-buffered structure
</li>
<li class="content" name="fld_40025C08.0" onclick="ElemClick('fld_40025C08.0');">
[0:6]<b style="margin: 20px;">SB_BIT_CYCLE</b> (def=0x0)    //    Sets the width of the encoded bits in clock cycles, which is the actual number of bits minus 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40025C09"><details ontoggle="ElemCh('reg_40025C09');"><summary>0x40025C09<b style="margin: 20px;">SFR_INDIR_ADDR2</b>//   Address registers for indirect address 2</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C0A"><details ontoggle="ElemCh('reg_40025C0A');"><summary>0x40025C0A<b style="margin: 20px;">SFR_PORT_DIR</b>//   The port direction sets the register</summary>
<ul>
<li class="content" name="fld_40025C0A.7" onclick="ElemClick('fld_40025C0A.7');">
[7]<b style="margin: 20px;">SB_PORT_MOD3</b> (def=0x0)    //    Pin mode control, host side defines the purpose
</li>
<li class="content" name="fld_40025C0A.6" onclick="ElemClick('fld_40025C0A.6');">
[6]<b style="margin: 20px;">SB_PORT_MOD2</b> (def=0x0)    //    Pin mode control, host side defines the purpose
</li>
<li class="content" name="fld_40025C0A.5" onclick="ElemClick('fld_40025C0A.5');">
[5]<b style="margin: 20px;">SB_PORT_MOD1</b> (def=0x0)    //    Pin mode control, host side defines the purpose
</li>
<li class="content" name="fld_40025C0A.4" onclick="ElemClick('fld_40025C0A.4');">
[4]<b style="margin: 20px;">SB_PORT_MOD0</b> (def=0x0)    //    Pin mode control, host side defines the purpose
</li>
<li class="content" name="fld_40025C0A.3" onclick="ElemClick('fld_40025C0A.3');">
[3]<b style="margin: 20px;">SB_PORT_PU1</b> (def=0x0)    //    IO1 Pin Pull-Up Enables
</li>
<li class="content" name="fld_40025C0A.2" onclick="ElemClick('fld_40025C0A.2');">
[2]<b style="margin: 20px;">SB_PORT_PU0</b> (def=0x0)    //    IO0 Pin Pull-Up Enables
</li>
<li class="content" name="fld_40025C0A.1" onclick="ElemClick('fld_40025C0A.1');">
[1]<b style="margin: 20px;">SB_PORT_DIR1</b> (def=0x0)    //    IO1 Pin Direction Control
</li>
<li class="content" name="fld_40025C0A.0" onclick="ElemClick('fld_40025C0A.0');">
[0]<b style="margin: 20px;">SB_PORT_DIR0</b> (def=0x0)    //    IO0 Pin Direction Control
</li>
</ul>
</details></li>
<li class="content" name="reg_40025C0B"><details ontoggle="ElemCh('reg_40025C0B');"><summary>0x40025C0B<b style="margin: 20px;">SFR_PORT_IO</b>//   Port input and output registers</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C0C"><details ontoggle="ElemCh('reg_40025C0C');"><summary>0x40025C0C<b style="margin: 20px;">SFR_BIT_CONFIG</b>//   Coded bit configuration registers</summary>
<ul>
<li class="content" name="fld_40025C0C.7" onclick="ElemClick('fld_40025C0C.7');">
[7]<b style="margin: 20px;">SB_BIT_TX_EN</b> (def=0x0)    //    The transmission of the coded bits is enabled
</li>
<li class="content" name="fld_40025C0C.6" onclick="ElemClick('fld_40025C0C.6');">
[6]<b style="margin: 20px;">SB_BIT_CODE_MOD</b> (def=0x0)    //    How the coded bits are modulated
</li>
<li class="content" name="fld_40025C0C.5" onclick="ElemClick('fld_40025C0C.5');">
[5]<b style="margin: 20px;">SB_PORT_IN_EDGE</b> (def=0x0)    //    Pin input level sampling point selection
</li>
<li class="content" name="fld_40025C0C.4" onclick="ElemClick('fld_40025C0C.4');">
[4]<b style="margin: 20px;">SB_BIT_CYC_TAIL</b> (def=0x0)    //    Periodic state of the encoded bits
</li>
<li class="content" name="fld_40025C0C.3" onclick="ElemClick('fld_40025C0C.3');">
[3]<b style="margin: 20px;">SB_BIT_CYC_CNT6</b> (def=0x0)    //    The periodic timing state of the encoded bits
</li>
<li class="content" name="fld_40025C0C.2" onclick="ElemClick('fld_40025C0C.2');">
[2]<b style="margin: 20px;">SB_BIT_CYC_CNT5</b> (def=0x0)    //    The periodic timing state of the encoded bits
</li>
<li class="content" name="fld_40025C0C.1" onclick="ElemClick('fld_40025C0C.1');">
[1]<b style="margin: 20px;">SB_BIT_CYC_CNT4</b> (def=0x0)    //    The periodic timing state of the encoded bits
</li>
<li class="content" name="fld_40025C0C.0" onclick="ElemClick('fld_40025C0C.0');">
[0]<b style="margin: 20px;">SB_BIT_CYC_CNT3</b> (def=0x0)    //    The periodic timing state of the encoded bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40025C1C"><details ontoggle="ElemCh('reg_40025C1C');"><summary>0x40025C1C<b style="margin: 20px;">SFR_SYS_CFG</b>//   System configuration registers</summary>
<ul>
<li class="content" name="fld_40025C1C.7" onclick="ElemClick('fld_40025C1C.7');">
[7]<b style="margin: 20px;">SB_INT_REQ</b> (def=0x0)    //    Interrupt Request Activation Bits
</li>
<li class="content" name="fld_40025C1C.6" onclick="ElemClick('fld_40025C1C.6');">
[6]<b style="margin: 20px;">SB_DATA_SW_MR</b> (def=0x0)    //    SFR_CTRL_RD wait to read the status bit
</li>
<li class="content" name="fld_40025C1C.5" onclick="ElemClick('fld_40025C1C.5');">
[5]<b style="margin: 20px;">SB_DATA_MW_SR</b> (def=0x0)    //    SFR_CTRL_WR waiting to read the status bit
</li>
<li class="content" name="fld_40025C1C.4" onclick="ElemClick('fld_40025C1C.4');">
[4]<b style="margin: 20px;">SB_MST_CFG_B4</b> (def=0x0)    //    Configure information bits, software-defined uses
</li>
<li class="content" name="fld_40025C1C.3" onclick="ElemClick('fld_40025C1C.3');">
[3]<b style="margin: 20px;">SB_MST_IO_EN1</b> (def=0x0)    //    Mode and output control switches for IO1 pins
</li>
<li class="content" name="fld_40025C1C.2" onclick="ElemClick('fld_40025C1C.2');">
[2]<b style="margin: 20px;">SB_MST_IO_EN0</b> (def=0x0)    //    Mode and output control switches for IO0 pins
</li>
<li class="content" name="fld_40025C1C.1" onclick="ElemClick('fld_40025C1C.1');">
[1]<b style="margin: 20px;">SB_MST_RESET</b> (def=0x0)    //    Force eMCU Reset
</li>
<li class="content" name="fld_40025C1C.0" onclick="ElemClick('fld_40025C1C.0');">
[0]<b style="margin: 20px;">SB_MST_CLK_GATE</b> (def=0x0)    //    Global Clock Control for eMCUs
</li>
</ul>
</details></li>
<li class="content" name="reg_40025C1D"><details ontoggle="ElemCh('reg_40025C1D');"><summary>0x40025C1D<b style="margin: 20px;">SFR_CTRL_RD</b>//   The eMCU reads and writes and the host reads only the registers</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C1E"><details ontoggle="ElemCh('reg_40025C1E');"><summary>0x40025C1E<b style="margin: 20px;">SFR_CTRL_WR</b>//   The host reads and writes and the eMCU reads only registers</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C1F"><details ontoggle="ElemCh('reg_40025C1F');"><summary>0x40025C1F<b style="margin: 20px;">SFR_DATA_EXCH</b>//   Data exchange registers</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C20"><details ontoggle="ElemCh('reg_40025C20');"><summary>0x40025C20<b style="margin: 20px;">SFR_DATA_REG0</b>//   Data register 0</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C21"><details ontoggle="ElemCh('reg_40025C21');"><summary>0x40025C21<b style="margin: 20px;">SFR_DATA_REG1</b>//   Data register 1</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C22"><details ontoggle="ElemCh('reg_40025C22');"><summary>0x40025C22<b style="margin: 20px;">SFR_DATA_REG2</b>//   Data register 2</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C23"><details ontoggle="ElemCh('reg_40025C23');"><summary>0x40025C23<b style="margin: 20px;">SFR_DATA_REG3</b>//   Data register 3</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C24"><details ontoggle="ElemCh('reg_40025C24');"><summary>0x40025C24<b style="margin: 20px;">SFR_DATA_REG4</b>//   Data register 4</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C25"><details ontoggle="ElemCh('reg_40025C25');"><summary>0x40025C25<b style="margin: 20px;">SFR_DATA_REG5</b>//   Data register 5</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C26"><details ontoggle="ElemCh('reg_40025C26');"><summary>0x40025C26<b style="margin: 20px;">SFR_DATA_REG6</b>//   Data register 6</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C27"><details ontoggle="ElemCh('reg_40025C27');"><summary>0x40025C27<b style="margin: 20px;">SFR_DATA_REG7</b>//   Data register 7</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C28"><details ontoggle="ElemCh('reg_40025C28');"><summary>0x40025C28<b style="margin: 20px;">SFR_DATA_REG8</b>//   Data register 8</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C29"><details ontoggle="ElemCh('reg_40025C29');"><summary>0x40025C29<b style="margin: 20px;">SFR_DATA_REG9</b>//   Data register 9</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C2A"><details ontoggle="ElemCh('reg_40025C2A');"><summary>0x40025C2A<b style="margin: 20px;">SFR_DATA_REG10</b>//   Data register 10</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C2B"><details ontoggle="ElemCh('reg_40025C2B');"><summary>0x40025C2B<b style="margin: 20px;">SFR_DATA_REG11</b>//   Data register 11</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C2C"><details ontoggle="ElemCh('reg_40025C2C');"><summary>0x40025C2C<b style="margin: 20px;">SFR_DATA_REG12</b>//   Data register 12</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C2D"><details ontoggle="ElemCh('reg_40025C2D');"><summary>0x40025C2D<b style="margin: 20px;">SFR_DATA_REG13</b>//   Data register 13</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C2E"><details ontoggle="ElemCh('reg_40025C2E');"><summary>0x40025C2E<b style="margin: 20px;">SFR_DATA_REG14</b>//   Data register 14</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C2F"><details ontoggle="ElemCh('reg_40025C2F');"><summary>0x40025C2F<b style="margin: 20px;">SFR_DATA_REG15</b>//   Data register 15</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C30"><details ontoggle="ElemCh('reg_40025C30');"><summary>0x40025C30<b style="margin: 20px;">SFR_DATA_REG16</b>//   Data register 16</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C31"><details ontoggle="ElemCh('reg_40025C31');"><summary>0x40025C31<b style="margin: 20px;">SFR_DATA_REG17</b>//   Data register 17</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C32"><details ontoggle="ElemCh('reg_40025C32');"><summary>0x40025C32<b style="margin: 20px;">SFR_DATA_REG18</b>//   Data register 18</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C33"><details ontoggle="ElemCh('reg_40025C33');"><summary>0x40025C33<b style="margin: 20px;">SFR_DATA_REG19</b>//   Data register 19</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C34"><details ontoggle="ElemCh('reg_40025C34');"><summary>0x40025C34<b style="margin: 20px;">SFR_DATA_REG20</b>//   Data register 20</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C35"><details ontoggle="ElemCh('reg_40025C35');"><summary>0x40025C35<b style="margin: 20px;">SFR_DATA_REG21</b>//   Data register 21</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C36"><details ontoggle="ElemCh('reg_40025C36');"><summary>0x40025C36<b style="margin: 20px;">SFR_DATA_REG22</b>//   Data register 22</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C37"><details ontoggle="ElemCh('reg_40025C37');"><summary>0x40025C37<b style="margin: 20px;">SFR_DATA_REG23</b>//   Data register 23</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C38"><details ontoggle="ElemCh('reg_40025C38');"><summary>0x40025C38<b style="margin: 20px;">SFR_DATA_REG24</b>//   Data register 24</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C39"><details ontoggle="ElemCh('reg_40025C39');"><summary>0x40025C39<b style="margin: 20px;">SFR_DATA_REG25</b>//   Data register 25</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C3A"><details ontoggle="ElemCh('reg_40025C3A');"><summary>0x40025C3A<b style="margin: 20px;">SFR_DATA_REG26</b>//   Data register 26</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C3B"><details ontoggle="ElemCh('reg_40025C3B');"><summary>0x40025C3B<b style="margin: 20px;">SFR_DATA_REG27</b>//   Data register 27</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C3C"><details ontoggle="ElemCh('reg_40025C3C');"><summary>0x40025C3C<b style="margin: 20px;">SFR_DATA_REG28</b>//   Data register 28</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C3D"><details ontoggle="ElemCh('reg_40025C3D');"><summary>0x40025C3D<b style="margin: 20px;">SFR_DATA_REG29</b>//   Data register 29</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C3E"><details ontoggle="ElemCh('reg_40025C3E');"><summary>0x40025C3E<b style="margin: 20px;">SFR_DATA_REG30</b>//   Data register 30</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_40025C3F"><details ontoggle="ElemCh('reg_40025C3F');"><summary>0x40025C3F<b style="margin: 20px;">SFR_DATA_REG31</b>//   Data register 31</summary>
<ul>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40025C00.122" onclick="ElemClick('isr_40025C00.122');">[122]  <b>PIOC</b>    //    PIOC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40038000"><details ontoggle="ElemCh('per_40038000');"><summary>0x40038000<b style="margin: 20px;">UHSIF</b>// Universal high speed interface</summary>
<ul>
<b>interrupts:</b><ul><li class="content" name="isr_40038000.145" onclick="ElemClick('isr_40038000.145');">[145]  <b>UHSIF</b>    //    UHSIF global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40018000"><details ontoggle="ElemCh('per_40018000');"><summary>0x40018000<b style="margin: 20px;">SDIO</b>// Secure digital input/output interface</summary>
<ul>
<li class="content" name="reg_40018000"><details ontoggle="ElemCh('reg_40018000');"><summary>0x40018000<b style="margin: 20px;">POWER</b>//   Bits 1:0 = PWRCTRL: Power supply control bits</summary>
<ul>
<li class="content" name="fld_40018000.0" onclick="ElemClick('fld_40018000.0');">
[0:1]<b style="margin: 20px;">PWRCTRL</b> (def=0x0)    //    Power supply control bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40018004"><details ontoggle="ElemCh('reg_40018004');"><summary>0x40018004<b style="margin: 20px;">CLKCR</b>//   SDI clock control register (SDIO_CLKCR)</summary>
<ul>
<li class="content" name="fld_40018004.0" onclick="ElemClick('fld_40018004.0');">
[0:7]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    Clock divide factor
</li>
<li class="content" name="fld_40018004.8" onclick="ElemClick('fld_40018004.8');">
[8]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable bit
</li>
<li class="content" name="fld_40018004.9" onclick="ElemClick('fld_40018004.9');">
[9]<b style="margin: 20px;">PWRSAV</b> (def=0x0)    //    Power saving configuration bit
</li>
<li class="content" name="fld_40018004.10" onclick="ElemClick('fld_40018004.10');">
[10]<b style="margin: 20px;">BYPASS</b> (def=0x0)    //    Clock divider bypass enable bit
</li>
<li class="content" name="fld_40018004.11" onclick="ElemClick('fld_40018004.11');">
[11:12]<b style="margin: 20px;">WIDBUS</b> (def=0x0)    //    Wide bus mode enable bit
</li>
<li class="content" name="fld_40018004.13" onclick="ElemClick('fld_40018004.13');">
[13]<b style="margin: 20px;">NEGEDGE</b> (def=0x0)    //    SDIO_CK dephasing selection bit
</li>
<li class="content" name="fld_40018004.14" onclick="ElemClick('fld_40018004.14');">
[14]<b style="margin: 20px;">HWFC_EN</b> (def=0x0)    //    HW Flow Control enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40018008"><details ontoggle="ElemCh('reg_40018008');"><summary>0x40018008<b style="margin: 20px;">ARG</b>//   Bits 31:0 = : Command argument</summary>
<ul>
<li class="content" name="fld_40018008.0" onclick="ElemClick('fld_40018008.0');">
[0:31]<b style="margin: 20px;">CMDARG</b> (def=0x0)    //    Command argument
</li>
</ul>
</details></li>
<li class="content" name="reg_4001800C"><details ontoggle="ElemCh('reg_4001800C');"><summary>0x4001800C<b style="margin: 20px;">CMD</b>//   SDIO command register (SDIO_CMD)</summary>
<ul>
<li class="content" name="fld_4001800C.0" onclick="ElemClick('fld_4001800C.0');">
[0:5]<b style="margin: 20px;">CMDINDEX</b> (def=0x0)    //    Command index
</li>
<li class="content" name="fld_4001800C.6" onclick="ElemClick('fld_4001800C.6');">
[6:7]<b style="margin: 20px;">WAITRESP</b> (def=0x0)    //    Wait for response bits
</li>
<li class="content" name="fld_4001800C.8" onclick="ElemClick('fld_4001800C.8');">
[8]<b style="margin: 20px;">WAITINT</b> (def=0x0)    //    CPSM waits for interrupt request
</li>
<li class="content" name="fld_4001800C.9" onclick="ElemClick('fld_4001800C.9');">
[9]<b style="margin: 20px;">WAITPEND</b> (def=0x0)    //    CPSM Waits for ends of data transfer (CmdPend internal signal)
</li>
<li class="content" name="fld_4001800C.10" onclick="ElemClick('fld_4001800C.10');">
[10]<b style="margin: 20px;">CPSMEN</b> (def=0x0)    //    Command path state machine (CPSM) Enable bit
</li>
<li class="content" name="fld_4001800C.11" onclick="ElemClick('fld_4001800C.11');">
[11]<b style="margin: 20px;">SDIOSuspend</b> (def=0x0)    //    SD I/O suspend command
</li>
<li class="content" name="fld_4001800C.12" onclick="ElemClick('fld_4001800C.12');">
[12]<b style="margin: 20px;">ENCMDcompl</b> (def=0x0)    //    Enable CMD completion
</li>
<li class="content" name="fld_4001800C.13" onclick="ElemClick('fld_4001800C.13');">
[13]<b style="margin: 20px;">NIEN</b> (def=0x0)    //    not Interrupt Enable
</li>
<li class="content" name="fld_4001800C.14" onclick="ElemClick('fld_4001800C.14');">
[14]<b style="margin: 20px;">ATACMD</b> (def=0x0)    //    CE-ATA command
</li>
</ul>
</details></li>
<li class="content" name="reg_40018010"><details ontoggle="ElemCh('reg_40018010');"><summary>0x40018010<b style="margin: 20px;">RESPCMD</b>//   SDIO command register</summary>
<ul>
<li class="content" name="fld_40018010.0" onclick="ElemClick('fld_40018010.0');">
[0:5]<b style="margin: 20px;">RESPCMD</b> (def=0x0)    //    Response command index
</li>
</ul>
</details></li>
<li class="content" name="reg_40018014"><details ontoggle="ElemCh('reg_40018014');"><summary>0x40018014<b style="margin: 20px;">RESP1</b>//   Bits 127:96 = CARDSTATUS1</summary>
<ul>
<li class="content" name="fld_40018014.0" onclick="ElemClick('fld_40018014.0');">
[0:31]<b style="margin: 20px;">CARDSTATUS1</b> (def=0x0)    //    Card status 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40018018"><details ontoggle="ElemCh('reg_40018018');"><summary>0x40018018<b style="margin: 20px;">RESP2</b>//   Bits 95:64 = CARDSTATUS2</summary>
<ul>
<li class="content" name="fld_40018018.0" onclick="ElemClick('fld_40018018.0');">
[0:31]<b style="margin: 20px;">CARDSTATUS2</b> (def=0x0)    //    Card status 2
</li>
</ul>
</details></li>
<li class="content" name="reg_4001801C"><details ontoggle="ElemCh('reg_4001801C');"><summary>0x4001801C<b style="margin: 20px;">RESP3</b>//   Bits 63:32 = CARDSTATUS3</summary>
<ul>
<li class="content" name="fld_4001801C.0" onclick="ElemClick('fld_4001801C.0');">
[0:31]<b style="margin: 20px;">CARDSTATUS3</b> (def=0x0)    //    Card status 3
</li>
</ul>
</details></li>
<li class="content" name="reg_40018020"><details ontoggle="ElemCh('reg_40018020');"><summary>0x40018020<b style="margin: 20px;">RESP4</b>//   Bits 31:0 = CARDSTATUS4</summary>
<ul>
<li class="content" name="fld_40018020.0" onclick="ElemClick('fld_40018020.0');">
[0:31]<b style="margin: 20px;">CARDSTATUS4</b> (def=0x0)    //    Card status 4
</li>
</ul>
</details></li>
<li class="content" name="reg_40018024"><details ontoggle="ElemCh('reg_40018024');"><summary>0x40018024<b style="margin: 20px;">DTIMER</b>//   Bits 31:0 = DATATIME: Data timeout period</summary>
<ul>
<li class="content" name="fld_40018024.0" onclick="ElemClick('fld_40018024.0');">
[0:31]<b style="margin: 20px;">DATATIME</b> (def=0x0)    //    Data timeout period
</li>
</ul>
</details></li>
<li class="content" name="reg_40018028"><details ontoggle="ElemCh('reg_40018028');"><summary>0x40018028<b style="margin: 20px;">DLEN</b>//   Bits 24:0 = DATALENGTH: Data length value</summary>
<ul>
<li class="content" name="fld_40018028.0" onclick="ElemClick('fld_40018028.0');">
[0:24]<b style="margin: 20px;">DATALENGTH</b> (def=0x0)    //    Data length value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001802C"><details ontoggle="ElemCh('reg_4001802C');"><summary>0x4001802C<b style="margin: 20px;">DCTRL</b>//   SDIO data control register (SDIO_DCTRL)</summary>
<ul>
<li class="content" name="fld_4001802C.0" onclick="ElemClick('fld_4001802C.0');">
[0]<b style="margin: 20px;">DTEN</b> (def=0x0)    //    Data transfer enabled bit
</li>
<li class="content" name="fld_4001802C.1" onclick="ElemClick('fld_4001802C.1');">
[1]<b style="margin: 20px;">DTDIR</b> (def=0x0)    //    Data transfer direction selection
</li>
<li class="content" name="fld_4001802C.2" onclick="ElemClick('fld_4001802C.2');">
[2]<b style="margin: 20px;">DTMODE</b> (def=0x0)    //    Data transfer mode selection 1: Stream or SDIO multibyte data transfer
</li>
<li class="content" name="fld_4001802C.3" onclick="ElemClick('fld_4001802C.3');">
[3]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA enable bit
</li>
<li class="content" name="fld_4001802C.4" onclick="ElemClick('fld_4001802C.4');">
[4:7]<b style="margin: 20px;">DBLOCKSIZE</b> (def=0x0)    //    Data block size
</li>
<li class="content" name="fld_4001802C.8" onclick="ElemClick('fld_4001802C.8');">
[8]<b style="margin: 20px;">PWSTART</b> (def=0x0)    //    Read wait start
</li>
<li class="content" name="fld_4001802C.9" onclick="ElemClick('fld_4001802C.9');">
[9]<b style="margin: 20px;">PWSTOP</b> (def=0x0)    //    Read wait stop
</li>
<li class="content" name="fld_4001802C.10" onclick="ElemClick('fld_4001802C.10');">
[10]<b style="margin: 20px;">RWMOD</b> (def=0x0)    //    Read wait mode
</li>
<li class="content" name="fld_4001802C.11" onclick="ElemClick('fld_4001802C.11');">
[11]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SD I/O enable functions
</li>
</ul>
</details></li>
<li class="content" name="reg_40018030"><details ontoggle="ElemCh('reg_40018030');"><summary>0x40018030<b style="margin: 20px;">DCOUNT</b>//   Bits 24:0 = DATACOUNT: Data count value</summary>
<ul>
<li class="content" name="fld_40018030.0" onclick="ElemClick('fld_40018030.0');">
[0:24]<b style="margin: 20px;">DATACOUNT</b> (def=0x0)    //    Data count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40018034"><details ontoggle="ElemCh('reg_40018034');"><summary>0x40018034<b style="margin: 20px;">STA</b>//   SDIO status register (SDIO_STA)</summary>
<ul>
<li class="content" name="fld_40018034.0" onclick="ElemClick('fld_40018034.0');">
[0]<b style="margin: 20px;">CCRCFAIL</b> (def=0x0)    //    Command response received (CRC check failed)
</li>
<li class="content" name="fld_40018034.1" onclick="ElemClick('fld_40018034.1');">
[1]<b style="margin: 20px;">DCRCFAIL</b> (def=0x0)    //    Data block sent/received (CRC check failed)
</li>
<li class="content" name="fld_40018034.2" onclick="ElemClick('fld_40018034.2');">
[2]<b style="margin: 20px;">CTIMEOUT</b> (def=0x0)    //    Command response timeout
</li>
<li class="content" name="fld_40018034.3" onclick="ElemClick('fld_40018034.3');">
[3]<b style="margin: 20px;">DTIMEOUT</b> (def=0x0)    //    Data timeout
</li>
<li class="content" name="fld_40018034.4" onclick="ElemClick('fld_40018034.4');">
[4]<b style="margin: 20px;">TXUNDERR</b> (def=0x0)    //    Transmit FIFO underrun error
</li>
<li class="content" name="fld_40018034.5" onclick="ElemClick('fld_40018034.5');">
[5]<b style="margin: 20px;">RXOVERR</b> (def=0x0)    //    Received FIFO overrun error
</li>
<li class="content" name="fld_40018034.6" onclick="ElemClick('fld_40018034.6');">
[6]<b style="margin: 20px;">CMDREND</b> (def=0x0)    //    Command response received (CRC check passed)
</li>
<li class="content" name="fld_40018034.7" onclick="ElemClick('fld_40018034.7');">
[7]<b style="margin: 20px;">CMDSENT</b> (def=0x0)    //    Command sent (no response required)
</li>
<li class="content" name="fld_40018034.8" onclick="ElemClick('fld_40018034.8');">
[8]<b style="margin: 20px;">DATAEND</b> (def=0x0)    //    Data end (data counter, SDIDCOUNT, is zero)
</li>
<li class="content" name="fld_40018034.9" onclick="ElemClick('fld_40018034.9');">
[9]<b style="margin: 20px;">STBITERR</b> (def=0x0)    //    Start bit not detected on all data signals in wide bus mode
</li>
<li class="content" name="fld_40018034.10" onclick="ElemClick('fld_40018034.10');">
[10]<b style="margin: 20px;">DBCKEND</b> (def=0x0)    //    Data block sent/received (CRC check passed)
</li>
<li class="content" name="fld_40018034.11" onclick="ElemClick('fld_40018034.11');">
[11]<b style="margin: 20px;">CMDACT</b> (def=0x0)    //    Command transfer in progress
</li>
<li class="content" name="fld_40018034.12" onclick="ElemClick('fld_40018034.12');">
[12]<b style="margin: 20px;">TXACT</b> (def=0x0)    //    Data transmit in progress
</li>
<li class="content" name="fld_40018034.13" onclick="ElemClick('fld_40018034.13');">
[13]<b style="margin: 20px;">RXACT</b> (def=0x0)    //    Data receive in progress
</li>
<li class="content" name="fld_40018034.14" onclick="ElemClick('fld_40018034.14');">
[14]<b style="margin: 20px;">TXFIFOHE</b> (def=0x0)    //    Transmit FIFO half empty: at least 8 words can be written into the FIFO
</li>
<li class="content" name="fld_40018034.15" onclick="ElemClick('fld_40018034.15');">
[15]<b style="margin: 20px;">RXFIFOHF</b> (def=0x0)    //    Receive FIFO half full: there are at least 8 words in the FIFO
</li>
<li class="content" name="fld_40018034.16" onclick="ElemClick('fld_40018034.16');">
[16]<b style="margin: 20px;">TXFIFOF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content" name="fld_40018034.17" onclick="ElemClick('fld_40018034.17');">
[17]<b style="margin: 20px;">RXFIFOF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content" name="fld_40018034.18" onclick="ElemClick('fld_40018034.18');">
[18]<b style="margin: 20px;">TXFIFOE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content" name="fld_40018034.19" onclick="ElemClick('fld_40018034.19');">
[19]<b style="margin: 20px;">RXFIFOE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content" name="fld_40018034.20" onclick="ElemClick('fld_40018034.20');">
[20]<b style="margin: 20px;">TXDAVL</b> (def=0x0)    //    Data available in transmit FIFO
</li>
<li class="content" name="fld_40018034.21" onclick="ElemClick('fld_40018034.21');">
[21]<b style="margin: 20px;">RXDAVL</b> (def=0x0)    //    Data available in receive FIFO
</li>
<li class="content" name="fld_40018034.22" onclick="ElemClick('fld_40018034.22');">
[22]<b style="margin: 20px;">SDIOIT</b> (def=0x0)    //    SDIO interrupt received
</li>
<li class="content" name="fld_40018034.23" onclick="ElemClick('fld_40018034.23');">
[23]<b style="margin: 20px;">CEATAEND</b> (def=0x0)    //    CE-ATA command completion signal received for CMD61
</li>
</ul>
</details></li>
<li class="content" name="reg_40018038"><details ontoggle="ElemCh('reg_40018038');"><summary>0x40018038<b style="margin: 20px;">ICR</b>//   SDIO interrupt clear register (SDIO_ICR)</summary>
<ul>
<li class="content" name="fld_40018038.0" onclick="ElemClick('fld_40018038.0');">
[0]<b style="margin: 20px;">CCRCFAILC</b> (def=0x0)    //    CCRCFAIL flag clear bit
</li>
<li class="content" name="fld_40018038.1" onclick="ElemClick('fld_40018038.1');">
[1]<b style="margin: 20px;">DCRCFAILC</b> (def=0x0)    //    DCRCFAIL flag clear bit
</li>
<li class="content" name="fld_40018038.2" onclick="ElemClick('fld_40018038.2');">
[2]<b style="margin: 20px;">CTIMEOUTC</b> (def=0x0)    //    CTIMEOUT flag clear bit
</li>
<li class="content" name="fld_40018038.3" onclick="ElemClick('fld_40018038.3');">
[3]<b style="margin: 20px;">DTIMEOUTC</b> (def=0x0)    //    DTIMEOUT flag clear bit
</li>
<li class="content" name="fld_40018038.4" onclick="ElemClick('fld_40018038.4');">
[4]<b style="margin: 20px;">TXUNDERRC</b> (def=0x0)    //    TXUNDERR flag clear bit
</li>
<li class="content" name="fld_40018038.5" onclick="ElemClick('fld_40018038.5');">
[5]<b style="margin: 20px;">RXOVERRC</b> (def=0x0)    //    RXOVERR flag clear bit
</li>
<li class="content" name="fld_40018038.6" onclick="ElemClick('fld_40018038.6');">
[6]<b style="margin: 20px;">CMDRENDC</b> (def=0x0)    //    CMDREND flag clear bit
</li>
<li class="content" name="fld_40018038.7" onclick="ElemClick('fld_40018038.7');">
[7]<b style="margin: 20px;">CMDSENTC</b> (def=0x0)    //    CMDSENT flag clear bit
</li>
<li class="content" name="fld_40018038.8" onclick="ElemClick('fld_40018038.8');">
[8]<b style="margin: 20px;">DATAENDC</b> (def=0x0)    //    DATAEND flag clear bit
</li>
<li class="content" name="fld_40018038.9" onclick="ElemClick('fld_40018038.9');">
[9]<b style="margin: 20px;">STBITERRC</b> (def=0x0)    //    STBITERR flag clear bit
</li>
<li class="content" name="fld_40018038.10" onclick="ElemClick('fld_40018038.10');">
[10]<b style="margin: 20px;">DBCKENDC</b> (def=0x0)    //    DBCKEND flag clear bit
</li>
<li class="content" name="fld_40018038.22" onclick="ElemClick('fld_40018038.22');">
[22]<b style="margin: 20px;">SDIOITC</b> (def=0x0)    //    SDIOIT flag clear bit
</li>
<li class="content" name="fld_40018038.23" onclick="ElemClick('fld_40018038.23');">
[23]<b style="margin: 20px;">CEATAENDC</b> (def=0x0)    //    CEATAEND flag clear bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4001803C"><details ontoggle="ElemCh('reg_4001803C');"><summary>0x4001803C<b style="margin: 20px;">MASK</b>//   SDIO mask register (SDIO_MASK)</summary>
<ul>
<li class="content" name="fld_4001803C.0" onclick="ElemClick('fld_4001803C.0');">
[0]<b style="margin: 20px;">CCRCFAILIE</b> (def=0x0)    //    Command CRC fail interrupt enable
</li>
<li class="content" name="fld_4001803C.1" onclick="ElemClick('fld_4001803C.1');">
[1]<b style="margin: 20px;">DCRCFAILIE</b> (def=0x0)    //    Data CRC fail interrupt enable
</li>
<li class="content" name="fld_4001803C.2" onclick="ElemClick('fld_4001803C.2');">
[2]<b style="margin: 20px;">CTIMEOUTIE</b> (def=0x0)    //    Command timeout interrupt enable
</li>
<li class="content" name="fld_4001803C.3" onclick="ElemClick('fld_4001803C.3');">
[3]<b style="margin: 20px;">DTIMEOUTIE</b> (def=0x0)    //    Data timeout interrupt enable
</li>
<li class="content" name="fld_4001803C.4" onclick="ElemClick('fld_4001803C.4');">
[4]<b style="margin: 20px;">TXUNDERRIE</b> (def=0x0)    //    Tx FIFO underrun error interrupt enable
</li>
<li class="content" name="fld_4001803C.5" onclick="ElemClick('fld_4001803C.5');">
[5]<b style="margin: 20px;">RXOVERRIE</b> (def=0x0)    //    Rx FIFO overrun error interrupt enable
</li>
<li class="content" name="fld_4001803C.6" onclick="ElemClick('fld_4001803C.6');">
[6]<b style="margin: 20px;">CMDRENDIE</b> (def=0x0)    //    Command response received interrupt enable
</li>
<li class="content" name="fld_4001803C.7" onclick="ElemClick('fld_4001803C.7');">
[7]<b style="margin: 20px;">CMDSENTIE</b> (def=0x0)    //    Command sent interrupt enable
</li>
<li class="content" name="fld_4001803C.8" onclick="ElemClick('fld_4001803C.8');">
[8]<b style="margin: 20px;">DATAENDIE</b> (def=0x0)    //    Data end interrupt enable
</li>
<li class="content" name="fld_4001803C.9" onclick="ElemClick('fld_4001803C.9');">
[9]<b style="margin: 20px;">STBITERRIE</b> (def=0x0)    //    Start bit error interrupt enable
</li>
<li class="content" name="fld_4001803C.10" onclick="ElemClick('fld_4001803C.10');">
[10]<b style="margin: 20px;">DBACKENDIE</b> (def=0x0)    //    Data block end interrupt enable
</li>
<li class="content" name="fld_4001803C.11" onclick="ElemClick('fld_4001803C.11');">
[11]<b style="margin: 20px;">CMDACTIE</b> (def=0x0)    //    Command acting interrupt enable
</li>
<li class="content" name="fld_4001803C.12" onclick="ElemClick('fld_4001803C.12');">
[12]<b style="margin: 20px;">TXACTIE</b> (def=0x0)    //    Data transmit acting interrupt enable
</li>
<li class="content" name="fld_4001803C.13" onclick="ElemClick('fld_4001803C.13');">
[13]<b style="margin: 20px;">RXACTIE</b> (def=0x0)    //    Data receive acting interrupt enable
</li>
<li class="content" name="fld_4001803C.14" onclick="ElemClick('fld_4001803C.14');">
[14]<b style="margin: 20px;">TXFIFOHEIE</b> (def=0x0)    //    Tx FIFO half empty interrupt enable
</li>
<li class="content" name="fld_4001803C.15" onclick="ElemClick('fld_4001803C.15');">
[15]<b style="margin: 20px;">RXFIFOHFIE</b> (def=0x0)    //    Rx FIFO half full interrupt enable
</li>
<li class="content" name="fld_4001803C.16" onclick="ElemClick('fld_4001803C.16');">
[16]<b style="margin: 20px;">TXFIFOFIE</b> (def=0x0)    //    Tx FIFO full interrupt enable
</li>
<li class="content" name="fld_4001803C.17" onclick="ElemClick('fld_4001803C.17');">
[17]<b style="margin: 20px;">RXFIFOFIE</b> (def=0x0)    //    Rx FIFO full interrupt enable
</li>
<li class="content" name="fld_4001803C.18" onclick="ElemClick('fld_4001803C.18');">
[18]<b style="margin: 20px;">TXFIFOEIE</b> (def=0x0)    //    Tx FIFO empty interrupt enable
</li>
<li class="content" name="fld_4001803C.19" onclick="ElemClick('fld_4001803C.19');">
[19]<b style="margin: 20px;">RXFIFOEIE</b> (def=0x0)    //    Rx FIFO empty interrupt enable
</li>
<li class="content" name="fld_4001803C.20" onclick="ElemClick('fld_4001803C.20');">
[20]<b style="margin: 20px;">TXDAVLIE</b> (def=0x0)    //    Data available in Tx FIFO interrupt enable
</li>
<li class="content" name="fld_4001803C.21" onclick="ElemClick('fld_4001803C.21');">
[21]<b style="margin: 20px;">RXDAVLIE</b> (def=0x0)    //    Data available in Rx FIFO interrupt enable
</li>
<li class="content" name="fld_4001803C.22" onclick="ElemClick('fld_4001803C.22');">
[22]<b style="margin: 20px;">SDIOITIE</b> (def=0x0)    //    SDIO mode interrupt received interrupt enable
</li>
<li class="content" name="fld_4001803C.23" onclick="ElemClick('fld_4001803C.23');">
[23]<b style="margin: 20px;">CEATENDIE</b> (def=0x0)    //    CE-ATA command completion signal received interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40018048"><details ontoggle="ElemCh('reg_40018048');"><summary>0x40018048<b style="margin: 20px;">FIFOCNT</b>//   Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the </summary>
<ul>
<li class="content" name="fld_40018048.0" onclick="ElemClick('fld_40018048.0');">
[0:31]<b style="margin: 20px;">FIF0COUNT</b> (def=0x0)    //    Remaining number of words to be written to or read from the FIFO
</li>
</ul>
</details></li>
<li class="content" name="reg_40018060"><details ontoggle="ElemCh('reg_40018060');"><summary>0x40018060<b style="margin: 20px;">DCTRL2</b>//   Data control register 2</summary>
<ul>
<li class="content" name="fld_40018060.26" onclick="ElemClick('fld_40018060.26');">
[26]<b style="margin: 20px;">SLV_CK_PHASE</b> (def=0x0)    //    phase selection bit when DATA is output from the mode
</li>
<li class="content" name="fld_40018060.25" onclick="ElemClick('fld_40018060.25');">
[25]<b style="margin: 20px;">SLV_FORCE_ERR</b> (def=0x0)    //    in slave mode software forces data block CRC errors
</li>
<li class="content" name="fld_40018060.24" onclick="ElemClick('fld_40018060.24');">
[24]<b style="margin: 20px;">SLV_MODE</b> (def=0x0)    //    slave mode enable bit
</li>
<li class="content" name="fld_40018060.16" onclick="ElemClick('fld_40018060.16');">
[16]<b style="margin: 20px;">RANDOM_LEN_EN</b> (def=0x0)    //    data block arbirary byte length enable bit
</li>
<li class="content" name="fld_40018060.0" onclick="ElemClick('fld_40018060.0');">
[0:11]<b style="margin: 20px;">DBLOCKSIZE2</b> (def=0x0)    //    data block length field of arbirary byte length pattern
</li>
</ul>
</details></li>
<li class="content" name="reg_40018080"><details ontoggle="ElemCh('reg_40018080');"><summary>0x40018080<b style="margin: 20px;">FIFO</b>//   bits 31:0 = FIFOData: Receive and transmit FIFO data</summary>
<ul>
<li class="content" name="fld_40018080.0" onclick="ElemClick('fld_40018080.0');">
[0:31]<b style="margin: 20px;">FIFODATA</b> (def=0x0)    //    Receive and transmit FIFO data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40018000.147" onclick="ElemClick('isr_40018000.147');">[147]  <b>SDIO</b>    //    SDIO global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40024000"><details ontoggle="ElemCh('per_40024000');"><summary>0x40024000<b style="margin: 20px;">EMMC</b>// EMMC register</summary>
<ul>
<li class="content" name="reg_40024000"><details ontoggle="ElemCh('reg_40024000');"><summary>0x40024000<b style="margin: 20px;">R32_EMMC_ARGUMENT</b>//   SD 32bits command argument register</summary>
<ul>
<li class="content" name="fld_40024000.0" onclick="ElemClick('fld_40024000.0');">
[0:31]<b style="margin: 20px;">EMMC_ARGUMENT</b> (def=0x0)    //    32 bit command parameter register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024004"><details ontoggle="ElemCh('reg_40024004');"><summary>0x40024004<b style="margin: 20px;">R16_EMMC_CMD_SET</b>//   SD 16bits cmd setting register</summary>
<ul>
<li class="content" name="fld_40024004.0" onclick="ElemClick('fld_40024004.0');">
[0:5]<b style="margin: 20px;">RB_EMMC_CMDIDX_MASK</b> (def=0x0)    //    the index number of the currently sent command
</li>
<li class="content" name="fld_40024004.8" onclick="ElemClick('fld_40024004.8');">
[8:9]<b style="margin: 20px;">RB_EMMC_RPTY_MASK</b> (def=0x0)    //    current respone type
</li>
<li class="content" name="fld_40024004.10" onclick="ElemClick('fld_40024004.10');">
[10]<b style="margin: 20px;">RB_EMMC_CKCRC</b> (def=0x0)    //    check the response CRC
</li>
<li class="content" name="fld_40024004.11" onclick="ElemClick('fld_40024004.11');">
[11]<b style="margin: 20px;">RB_EMMC_CKIDX</b> (def=0x0)    //    check the response command index
</li>
</ul>
</details></li>
<li class="content" name="reg_40024008"><details ontoggle="ElemCh('reg_40024008');"><summary>0x40024008<b style="margin: 20px;">R32_EMMC_RESPONSE0</b>//   SD 128bits response register, [31:0] 32bits </summary>
<ul>
<li class="content" name="fld_40024008.0" onclick="ElemClick('fld_40024008.0');">
[0:31]<b style="margin: 20px;">R32_EMMC_RESPONSE0</b> (def=0x0)    //    response parameter register
</li>
</ul>
</details></li>
<li class="content" name="reg_4002400C"><details ontoggle="ElemCh('reg_4002400C');"><summary>0x4002400C<b style="margin: 20px;">R32_EMMC_RESPONSE1</b>//   SD 128bits response register, [63:32] 32bits </summary>
<ul>
<li class="content" name="fld_4002400C.0" onclick="ElemClick('fld_4002400C.0');">
[0:31]<b style="margin: 20px;">R32_EMMC_RESPONSE1</b> (def=0x0)    //    response parameter register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024010"><details ontoggle="ElemCh('reg_40024010');"><summary>0x40024010<b style="margin: 20px;">R32_EMMC_RESPONSE2</b>//   SD 128bits response register, [95:64] 32bits </summary>
<ul>
<li class="content" name="fld_40024010.0" onclick="ElemClick('fld_40024010.0');">
[0:31]<b style="margin: 20px;">R32_EMMC_RESPONSE2</b> (def=0x0)    //    response parameter register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024014"><details ontoggle="ElemCh('reg_40024014');"><summary>0x40024014<b style="margin: 20px;">R32_EMMC_RESPONSE3</b>//   SD 128bits response register, [127:96] 32bits </summary>
<ul>
<li class="content" name="fld_40024014.0" onclick="ElemClick('fld_40024014.0');">
[0:31]<b style="margin: 20px;">R32_EMMC_RESPONSE3</b> (def=0x0)    //    response parameter register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024014"><details ontoggle="ElemCh('reg_40024014');"><summary>0x40024014<b style="margin: 20px;">R32_EMMC_WRITE_CONT</b>//   Multiplexing register of the EMMC_RESPONSE3,[127:96] 32bits</summary>
<ul>
<li class="content" name="fld_40024014.0" onclick="ElemClick('fld_40024014.0');">
[0:31]<b style="margin: 20px;">R32_EMMC_WRITE_CONT</b> (def=0x0)    //    response parameter register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024018"><details ontoggle="ElemCh('reg_40024018');"><summary>0x40024018<b style="margin: 20px;">R16_EMMC_CONTROL</b>//   SD 8 bits control register</summary>
<ul>
<li class="content" name="fld_40024018.0" onclick="ElemClick('fld_40024018.0');">
[0:1]<b style="margin: 20px;">RB_EMMC_LW_MASK</b> (def=0x1)    //    effctive data width for sending or receiving data 
</li>
<li class="content" name="fld_40024018.2" onclick="ElemClick('fld_40024018.2');">
[2]<b style="margin: 20px;">RB_EMMC_ALL_CLR</b> (def=0x1)    //    reset all the inner logic, default is valid
</li>
<li class="content" name="fld_40024018.3" onclick="ElemClick('fld_40024018.3');">
[3]<b style="margin: 20px;">RB_EMMC_DMAEN</b> (def=0x0)    //    enable the dma
</li>
<li class="content" name="fld_40024018.4" onclick="ElemClick('fld_40024018.4');">
[4]<b style="margin: 20px;">RB_EMMC_RST_LGC</b> (def=0x1)    //    reset the data tran/recv logic
</li>
<li class="content" name="fld_40024018.5" onclick="ElemClick('fld_40024018.5');">
[5]<b style="margin: 20px;">RB_EMMC_NEGSMP</b> (def=0x0)    //    controller use nagedge sample cmd
</li>
<li class="content" name="fld_40024018.8" onclick="ElemClick('fld_40024018.8');">
[8]<b style="margin: 20px;">RB_SLV_MODE</b> (def=0x0)    //    enable Slave mode
</li>
<li class="content" name="fld_40024018.9" onclick="ElemClick('fld_40024018.9');">
[9]<b style="margin: 20px;">RB_SLV_FORCE_ERR</b> (def=0x0)    //    Software forced data block CRC error in slave mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4002401C"><details ontoggle="ElemCh('reg_4002401C');"><summary>0x4002401C<b style="margin: 20px;">R8_EMMC_TIMEOUT</b>//   SD 8 bits data timeout value</summary>
<ul>
<li class="content" name="fld_4002401C.0" onclick="ElemClick('fld_4002401C.0');">
[0:3]<b style="margin: 20px;">RB_EMMC_TOCNT_MASK</b> (def=0xC)    //    response data timeout configuration 
</li>
</ul>
</details></li>
<li class="content" name="reg_40024020"><details ontoggle="ElemCh('reg_40024020');"><summary>0x40024020<b style="margin: 20px;">R32_EMMC_STATUS</b>//   SD status</summary>
<ul>
<li class="content" name="fld_40024020.0" onclick="ElemClick('fld_40024020.0');">
[0:15]<b style="margin: 20px;">MASK_BLOCK_NUM</b> (def=0x0)    //    the number of blocks successfully transmitted in the current multi-block transmission 
</li>
<li class="content" name="fld_40024020.16" onclick="ElemClick('fld_40024020.16');">
[16]<b style="margin: 20px;">RB_EMMC_CMDSTA</b> (def=0x0)    //    indicate cmd line is high level now 
</li>
<li class="content" name="fld_40024020.17" onclick="ElemClick('fld_40024020.17');">
[17]<b style="margin: 20px;">RB_EMMC_DAT0STA</b> (def=0x0)    //    indicate dat[0] line is high level now
</li>
</ul>
</details></li>
<li class="content" name="reg_40024024"><details ontoggle="ElemCh('reg_40024024');"><summary>0x40024024<b style="margin: 20px;">R16_EMMC_INT_FG</b>//   SD 16bits interrupt flag register</summary>
<ul>
<li class="content" name="fld_40024024.0" onclick="ElemClick('fld_40024024.0');">
[0]<b style="margin: 20px;">RB_EMMC_IF_RE_TMOUT</b> (def=0x0)    //    indicate when expect the response, timeout 
</li>
<li class="content" name="fld_40024024.1" onclick="ElemClick('fld_40024024.1');">
[1]<b style="margin: 20px;">RB_EMMC_IF_RECRC_WR</b> (def=0x0)    //    indicate CRC error of the response 
</li>
<li class="content" name="fld_40024024.2" onclick="ElemClick('fld_40024024.2');">
[2]<b style="margin: 20px;">RB_EMMC_IF_REIDX_ER</b> (def=0x0)    //    indicate INDEX error of the response 
</li>
<li class="content" name="fld_40024024.3" onclick="ElemClick('fld_40024024.3');">
[3]<b style="margin: 20px;">RB_EMMC_IF_CMDDONE</b> (def=0x0)    //    when cmd hasn't response, indicate cmd has been sent, when cmd has a response, indicate cmd has bee
</li>
<li class="content" name="fld_40024024.4" onclick="ElemClick('fld_40024024.4');">
[4]<b style="margin: 20px;">RB_EMMC_IF_DATTMO</b> (def=0x0)    //    data line busy timeout 
</li>
<li class="content" name="fld_40024024.5" onclick="ElemClick('fld_40024024.5');">
[5]<b style="margin: 20px;">RB_EMMC_IF_TRANERR</b> (def=0x0)    //    last block have encountered a CRC error 
</li>
<li class="content" name="fld_40024024.6" onclick="ElemClick('fld_40024024.6');">
[6]<b style="margin: 20px;">RB_EMMC_IF_TRANDONE</b> (def=0x0)    //    all the blocks have been tran/recv successfully 
</li>
<li class="content" name="fld_40024024.7" onclick="ElemClick('fld_40024024.7');">
[7]<b style="margin: 20px;">RB_EMMC_IF_BKGAP</b> (def=0x0)    //    every block gap interrupt when multiple read/write, allow drive change the DMA address at this mome
</li>
<li class="content" name="fld_40024024.8" onclick="ElemClick('fld_40024024.8');">
[8]<b style="margin: 20px;">RB_EMMC_IF_FIFO_OV</b> (def=0x0)    //    fifo overflow, when write sd, indicate empty overflow, when read sd, indicate full overflow
</li>
<li class="content" name="fld_40024024.9" onclick="ElemClick('fld_40024024.9');">
[9]<b style="margin: 20px;">RB_EMMC_IF_SDIOINT</b> (def=0x0)    //    interrupt from SDIO card inside 
</li>
<li class="content" name="fld_40024024.10" onclick="ElemClick('fld_40024024.10');">
[10]<b style="margin: 20px;">RB_SIF_SLV_BUF_RELEASE</b> (def=0x0)    //    In slave double buffer mode,BUF releases the flag bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40024028"><details ontoggle="ElemCh('reg_40024028');"><summary>0x40024028<b style="margin: 20px;">R16_EMMC_INT_EN</b>//   SD 16bits interrupt enable register</summary>
<ul>
<li class="content" name="fld_40024028.0" onclick="ElemClick('fld_40024028.0');">
[0]<b style="margin: 20px;">RB_EMMC_IE_RE_TMOUT</b> (def=0x0)    //    command response timeout interrupt enable
</li>
<li class="content" name="fld_40024028.1" onclick="ElemClick('fld_40024028.1');">
[1]<b style="margin: 20px;">RB_EMMC_IE_RECRC_WR</b> (def=0x0)    //    response CRC check error interrupt enable 
</li>
<li class="content" name="fld_40024028.2" onclick="ElemClick('fld_40024028.2');">
[2]<b style="margin: 20px;">RB_EMMC_IE_REIDX_ER</b> (def=0x0)    //    response index check error interrupt enable
</li>
<li class="content" name="fld_40024028.3" onclick="ElemClick('fld_40024028.3');">
[3]<b style="margin: 20px;">RB_EMMC_IE_CMDDONE</b> (def=0x0)    //    command completion interrupt enable
</li>
<li class="content" name="fld_40024028.4" onclick="ElemClick('fld_40024028.4');">
[4]<b style="margin: 20px;">RB_EMMC_IE_DATTMO</b> (def=0x0)    //    data timeout interrupt enable
</li>
<li class="content" name="fld_40024028.5" onclick="ElemClick('fld_40024028.5');">
[5]<b style="margin: 20px;">RB_EMMC_IE_TRANERR</b> (def=0x0)    //    blocks transfer CRC error interrupt enable
</li>
<li class="content" name="fld_40024028.6" onclick="ElemClick('fld_40024028.6');">
[6]<b style="margin: 20px;">RB_EMMC_IE_TRANDONE</b> (def=0x0)    //    all blocks transfer complete interrupt enable
</li>
<li class="content" name="fld_40024028.7" onclick="ElemClick('fld_40024028.7');">
[7]<b style="margin: 20px;">RB_EMMC_IE_BKGAP</b> (def=0x0)    //    single block transmission completion interrupt enable
</li>
<li class="content" name="fld_40024028.8" onclick="ElemClick('fld_40024028.8');">
[8]<b style="margin: 20px;">RB_EMMC_IE_FIFO_OV</b> (def=0x0)    //    FIFO overflow interrupt enable
</li>
<li class="content" name="fld_40024028.9" onclick="ElemClick('fld_40024028.9');">
[9]<b style="margin: 20px;">RB_EMMC_IE_SDIOINT</b> (def=0x0)    //    SDIO card interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002402C"><details ontoggle="ElemCh('reg_4002402C');"><summary>0x4002402C<b style="margin: 20px;">R32_EMMC_DMA_BEG1</b>//   SD 32 bits DMA start address register when to operate</summary>
<ul>
<li class="content" name="fld_4002402C.0" onclick="ElemClick('fld_4002402C.0');">
[0:31]<b style="margin: 20px;">RB_EMMC_DMAAD1_MASK</b> (def=0x0)    //    start address of read-write data buffer,the lower 4 bits are fixed to 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40024030"><details ontoggle="ElemCh('reg_40024030');"><summary>0x40024030<b style="margin: 20px;">R32_EMMC_BLOCK_CFG</b>//   SD 32bits data counter, [15:0] number of blocks this time will tran/recv, [27:16] block sise(byte n</summary>
<ul>
<li class="content" name="fld_40024030.0" onclick="ElemClick('fld_40024030.0');">
[0:15]<b style="margin: 20px;">RB_EMMC_BKNUM_MASK</b> (def=0x0)    //    the number of blocks to be transferred
</li>
<li class="content" name="fld_40024030.16" onclick="ElemClick('fld_40024030.16');">
[16:27]<b style="margin: 20px;">RB_EMMC_BKSIZE_MASK</b> (def=0x0)    //    single block transfer size
</li>
</ul>
</details></li>
<li class="content" name="reg_40024034"><details ontoggle="ElemCh('reg_40024034');"><summary>0x40024034<b style="margin: 20px;">R32_EMMC_TRAN_MODE</b>//   SD TRANSFER MODE register</summary>
<ul>
<li class="content" name="fld_40024034.0" onclick="ElemClick('fld_40024034.0');">
[0]<b style="margin: 20px;">RB_EMMC_DMA_DIR</b> (def=0x0)    //    set DMA direction is controller to emmc card
</li>
<li class="content" name="fld_40024034.1" onclick="ElemClick('fld_40024034.1');">
[1]<b style="margin: 20px;">RB_EMMC_GAP_STOP</b> (def=0x0)    //    clock stop mode after block completion
</li>
<li class="content" name="fld_40024034.2" onclick="ElemClick('fld_40024034.2');">
[2]<b style="margin: 20px;">RB_EMMC_MODE_BOOT</b> (def=0x0)    //    enable emmc boot mode
</li>
<li class="content" name="fld_40024034.4" onclick="ElemClick('fld_40024034.4');">
[4]<b style="margin: 20px;">RB_EMMC_AUTOGAPSTOP</b> (def=0x0)    //    enable auto set bTM_GAP_STOP when tran start
</li>
<li class="content" name="fld_40024034.8" onclick="ElemClick('fld_40024034.8');">
[8:14]<b style="margin: 20px;">RB_EMMC_DMATN_CNT</b> (def=0x0)    //    in double buffer mode,set the block count value of buffer switch
</li>
<li class="content" name="fld_40024034.16" onclick="ElemClick('fld_40024034.16');">
[16]<b style="margin: 20px;">RB_EMMC_DULEDMA_EN</b> (def=0x0)    //    enable double buffer dma
</li>
<li class="content" name="fld_40024034.17" onclick="ElemClick('fld_40024034.17');">
[17]<b style="margin: 20px;">RB_DDR_MODE</b> (def=0x0)    //    enable DDR mode
</li>
<li class="content" name="fld_40024034.18" onclick="ElemClick('fld_40024034.18');">
[18]<b style="margin: 20px;">RB_CARE_NEG</b> (def=0x0)    //    In DDR mode,check the falling edge of the clock
</li>
<li class="content" name="fld_40024034.19" onclick="ElemClick('fld_40024034.19');">
[19:20]<b style="margin: 20px;">RB_SW</b> (def=0x0)    //    In DDR mode,the clock is switched
</li>
</ul>
</details></li>
<li class="content" name="reg_40024038"><details ontoggle="ElemCh('reg_40024038');"><summary>0x40024038<b style="margin: 20px;">R16_EMMC_CLK_DIV</b>//   SD clock divider register</summary>
<ul>
<li class="content" name="fld_40024038.0" onclick="ElemClick('fld_40024038.0');">
[0:4]<b style="margin: 20px;">RB_EMMC_DIV_MASK</b> (def=0x13)    //    clk div
</li>
<li class="content" name="fld_40024038.8" onclick="ElemClick('fld_40024038.8');">
[8]<b style="margin: 20px;">RB_EMMC_CLKOE</b> (def=0x0)    //    chip output sdclk oe
</li>
<li class="content" name="fld_40024038.9" onclick="ElemClick('fld_40024038.9');">
[9]<b style="margin: 20px;">RB_EMMC_CLKMode</b> (def=0x1)    //    EMMC clock frequency mode selection bit
</li>
<li class="content" name="fld_40024038.10" onclick="ElemClick('fld_40024038.10');">
[10]<b style="margin: 20px;">RB_EMMC_PHASEINV</b> (def=0x0)    //    invert chip output sdclk phase
</li>
</ul>
</details></li>
<li class="content" name="reg_4002403C"><details ontoggle="ElemCh('reg_4002403C');"><summary>0x4002403C<b style="margin: 20px;">R32_EMMC_DMA_BEG2</b>//   SD 32bits DMA start address register when to operate</summary>
<ul>
<li class="content" name="fld_4002403C.0" onclick="ElemClick('fld_4002403C.0');">
[0:31]<b style="margin: 20px;">RB_EMMC_DMAAD2_MASK</b> (def=0x0)    //    start address of read-write data buffer,the lower 4 bits are fixed to 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40024040"><details ontoggle="ElemCh('reg_40024040');"><summary>0x40024040<b style="margin: 20px;">R32_EMMC_TUNE_DATO</b>//   data output delay register</summary>
<ul>
<li class="content" name="fld_40024040.0" onclick="ElemClick('fld_40024040.0');">
[0:3]<b style="margin: 20px;">RB_TUNNE_DAT0_O</b> (def=0x0)    //    the delay of data 0 output
</li>
<li class="content" name="fld_40024040.4" onclick="ElemClick('fld_40024040.4');">
[4:7]<b style="margin: 20px;">RB_TUNNE_DAT1_O</b> (def=0x0)    //    the delay of data 1 output
</li>
<li class="content" name="fld_40024040.8" onclick="ElemClick('fld_40024040.8');">
[8:11]<b style="margin: 20px;">RB_TUNNE_DAT2_O</b> (def=0x0)    //    the delay of data 2 output
</li>
<li class="content" name="fld_40024040.12" onclick="ElemClick('fld_40024040.12');">
[12:15]<b style="margin: 20px;">RB_TUNNE_DAT3_O</b> (def=0x0)    //    the delay of data 3 output
</li>
<li class="content" name="fld_40024040.16" onclick="ElemClick('fld_40024040.16');">
[16:19]<b style="margin: 20px;">RB_TUNNE_DAT4_O</b> (def=0x0)    //    the delay of data 4 output
</li>
<li class="content" name="fld_40024040.20" onclick="ElemClick('fld_40024040.20');">
[20:23]<b style="margin: 20px;">RB_TUNNE_DAT5_O</b> (def=0x0)    //    the delay of data 5 output
</li>
<li class="content" name="fld_40024040.24" onclick="ElemClick('fld_40024040.24');">
[24:27]<b style="margin: 20px;">RB_TUNNE_DAT6_O</b> (def=0x0)    //    the delay of data 6 output
</li>
<li class="content" name="fld_40024040.28" onclick="ElemClick('fld_40024040.28');">
[28:31]<b style="margin: 20px;">RB_TUNNE_DAT7_O</b> (def=0x0)    //    the delay of data 7 output
</li>
</ul>
</details></li>
<li class="content" name="reg_40024044"><details ontoggle="ElemCh('reg_40024044');"><summary>0x40024044<b style="margin: 20px;">R32_EMMC_TUNE_DATI</b>//   data input delay register</summary>
<ul>
<li class="content" name="fld_40024044.0" onclick="ElemClick('fld_40024044.0');">
[0:3]<b style="margin: 20px;">RB_TUNNE_DAT0_I</b> (def=0x0)    //    In DDR mode,the delay of data 0 input
</li>
<li class="content" name="fld_40024044.4" onclick="ElemClick('fld_40024044.4');">
[4:7]<b style="margin: 20px;">RB_TUNNE_DAT1_I</b> (def=0x0)    //    In DDR mode,the delay of data 1 input
</li>
<li class="content" name="fld_40024044.8" onclick="ElemClick('fld_40024044.8');">
[8:11]<b style="margin: 20px;">RB_TUNNE_DAT2_I</b> (def=0x0)    //    In DDR mode,the delay of data 2 input
</li>
<li class="content" name="fld_40024044.12" onclick="ElemClick('fld_40024044.12');">
[12:15]<b style="margin: 20px;">RB_TUNNE_DAT3_I</b> (def=0x0)    //    In DDR mode,the delay of data 3 input
</li>
<li class="content" name="fld_40024044.16" onclick="ElemClick('fld_40024044.16');">
[16:19]<b style="margin: 20px;">RB_TUNNE_DAT4_I</b> (def=0x0)    //    In DDR mode,the delay of data 4 input
</li>
<li class="content" name="fld_40024044.20" onclick="ElemClick('fld_40024044.20');">
[20:23]<b style="margin: 20px;">RB_TUNNE_DAT5_I</b> (def=0x0)    //    In DDR mode,the delay of data 5 input
</li>
<li class="content" name="fld_40024044.24" onclick="ElemClick('fld_40024044.24');">
[24:27]<b style="margin: 20px;">RB_TUNNE_DAT6_I</b> (def=0x0)    //    In DDR mode,the delay of data 6 input
</li>
<li class="content" name="fld_40024044.28" onclick="ElemClick('fld_40024044.28');">
[28:31]<b style="margin: 20px;">RB_TUNNE_DAT7_I</b> (def=0x0)    //    In DDR mode,the delay of data 7 input
</li>
</ul>
</details></li>
<li class="content" name="reg_40024048"><details ontoggle="ElemCh('reg_40024048');"><summary>0x40024048<b style="margin: 20px;">R32_EMMC_TUNE_CLK_CMD</b>//   clock and command delay registers</summary>
<ul>
<li class="content" name="fld_40024048.0" onclick="ElemClick('fld_40024048.0');">
[0:3]<b style="margin: 20px;">RB_TUNNE_CLK_O</b> (def=0x0)    //    In DDR mode,delay in command input
</li>
<li class="content" name="fld_40024048.4" onclick="ElemClick('fld_40024048.4');">
[4:7]<b style="margin: 20px;">RB_TUNNE_CLK_I</b> (def=0x0)    //    In DDR mode,delay in command output
</li>
<li class="content" name="fld_40024048.16" onclick="ElemClick('fld_40024048.16');">
[16:19]<b style="margin: 20px;">RB_TUNNE_CMD_O</b> (def=0x0)    //    In DDR mode,the delay of the clock input
</li>
<li class="content" name="fld_40024048.20" onclick="ElemClick('fld_40024048.20');">
[20:23]<b style="margin: 20px;">RB_TUNNE_CMD_I</b> (def=0x0)    //    In DDR mode,the delay of the clock output
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40024000.95" onclick="ElemClick('isr_40024000.95');">[95]  <b>SDMMC</b>    //    SDMMC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40016C00"><details ontoggle="ElemCh('per_40016C00');"><summary>0x40016C00<b style="margin: 20px;">ECDC</b>// ECDC register</summary>
<ul>
<li class="content" name="reg_40016C00"><details ontoggle="ElemCh('reg_40016C00');"><summary>0x40016C00<b style="margin: 20px;">R32_ECEC_CTRL</b>//   ECED AES/SM4 register</summary>
<ul>
<li class="content" name="fld_40016C00.0" onclick="ElemClick('fld_40016C00.0');">
[0]<b style="margin: 20px;">RB_ECDC_KEYEX_EN</b> (def=0x0)    //    enable key expansion
</li>
<li class="content" name="fld_40016C00.1" onclick="ElemClick('fld_40016C00.1');">
[1]<b style="margin: 20px;">RB_ECDC_NORMAL_EN</b> (def=0x0)    //    Enable the encryption and decryption to work in the normal encryption and decryption mode
</li>
<li class="content" name="fld_40016C00.3" onclick="ElemClick('fld_40016C00.3');">
[3]<b style="margin: 20px;">RB_ECDC_MODE_SEL</b> (def=0x0)    //    ECDC mode select
</li>
<li class="content" name="fld_40016C00.4" onclick="ElemClick('fld_40016C00.4');">
[4:6]<b style="margin: 20px;">RB_ECDC_CLKDIV_MASK</b> (def=0x2)    //    Clock divide factor
</li>
<li class="content" name="fld_40016C00.7" onclick="ElemClick('fld_40016C00.7');">
[7]<b style="margin: 20px;">RB_ECDC_WRSRAM_EN</b> (def=0x0)    //    module dma enable
</li>
<li class="content" name="fld_40016C00.8" onclick="ElemClick('fld_40016C00.8');">
[8]<b style="margin: 20px;">RB_ECDC_ALGRM_MOD</b> (def=0x0)    //    Encryption and decryption algorithm mode selection
</li>
<li class="content" name="fld_40016C00.9" onclick="ElemClick('fld_40016C00.9');">
[9]<b style="margin: 20px;">RB_ECDC_CIPHER_MOD</b> (def=0x0)    //    Block cipher mode selection
</li>
<li class="content" name="fld_40016C00.10" onclick="ElemClick('fld_40016C00.10');">
[10:11]<b style="margin: 20px;">RB_ECDC_KLEN_MASK</b> (def=0x0)    //    Key length setting
</li>
<li class="content" name="fld_40016C00.13" onclick="ElemClick('fld_40016C00.13');">
[13]<b style="margin: 20px;">RB_ECDC_DAT_MOD</b> (def=0x0)    //    source data and result data is bit endian
</li>
<li class="content" name="fld_40016C00.16" onclick="ElemClick('fld_40016C00.16');">
[16]<b style="margin: 20px;">RB_ECDC_IE_EKDONE</b> (def=0x0)    //    Key extension completion interrupt enable
</li>
<li class="content" name="fld_40016C00.17" onclick="ElemClick('fld_40016C00.17');">
[17]<b style="margin: 20px;">RB_ECDC_IE_SINGLE</b> (def=0x0)    //    Single encryption and decryption completion interrupt enable
</li>
<li class="content" name="fld_40016C00.18" onclick="ElemClick('fld_40016C00.18');">
[18]<b style="margin: 20px;">RB_ECDC_IE_WRSRAM</b> (def=0x0)    //    Memory to memory encryption and decryption completion interrupt enable
</li>
<li class="content" name="fld_40016C00.24" onclick="ElemClick('fld_40016C00.24');">
[24]<b style="margin: 20px;">RB_ECDC_CLOCK_SELECT</b> (def=0x0)    //    ECED AES/SM4 clock selection
</li>
<li class="content" name="fld_40016C00.25" onclick="ElemClick('fld_40016C00.25');">
[25]<b style="margin: 20px;">RB_ECDC_AES_SM4_CLOCK_EN</b> (def=0x0)    //    ECED AES/SM4 clock enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C04"><details ontoggle="ElemCh('reg_40016C04');"><summary>0x40016C04<b style="margin: 20px;">R32_ECDC_INT_FG</b>//   Interupt flag register</summary>
<ul>
<li class="content" name="fld_40016C04.16" onclick="ElemClick('fld_40016C04.16');">
[16]<b style="margin: 20px;">RB_ECDC_IF_EKDONE</b> (def=0x0)    //    Key extension completion interrupt flag
</li>
<li class="content" name="fld_40016C04.17" onclick="ElemClick('fld_40016C04.17');">
[17]<b style="margin: 20px;">RB_ECDC_IF_SINGLE</b> (def=0x0)    //    Single encryption and decryption completion interrupt flag
</li>
<li class="content" name="fld_40016C04.18" onclick="ElemClick('fld_40016C04.18');">
[18]<b style="margin: 20px;">RB_ECDC_IF_WRSRAM</b> (def=0x0)    //    Memory to memory encryption and decryption completion interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C08"><details ontoggle="ElemCh('reg_40016C08');"><summary>0x40016C08<b style="margin: 20px;">R32_ECDC_KEY_255T224</b>//   User key 224-255 register</summary>
<ul>
<li class="content" name="fld_40016C08.0" onclick="ElemClick('fld_40016C08.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_255T224</b> (def=0x0)    //    User key 224-255 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C0C"><details ontoggle="ElemCh('reg_40016C0C');"><summary>0x40016C0C<b style="margin: 20px;">R32_ECDC_KEY_223T192</b>//   User key 192-223 register</summary>
<ul>
<li class="content" name="fld_40016C0C.0" onclick="ElemClick('fld_40016C0C.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_223T192</b> (def=0x0)    //    User key 192-223 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C10"><details ontoggle="ElemCh('reg_40016C10');"><summary>0x40016C10<b style="margin: 20px;">R32_ECDC_KEY_191T160</b>//   User key 160-191 register</summary>
<ul>
<li class="content" name="fld_40016C10.0" onclick="ElemClick('fld_40016C10.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_191T160</b> (def=0x0)    //    User key 160-191 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C14"><details ontoggle="ElemCh('reg_40016C14');"><summary>0x40016C14<b style="margin: 20px;">R32_ECDC_KEY_159T128</b>//   User key 128-159 register</summary>
<ul>
<li class="content" name="fld_40016C14.0" onclick="ElemClick('fld_40016C14.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_159T128</b> (def=0x0)    //    User key 128-159 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C18"><details ontoggle="ElemCh('reg_40016C18');"><summary>0x40016C18<b style="margin: 20px;">R32_ECDC_KEY_127T96</b>//   User key 96-127 register</summary>
<ul>
<li class="content" name="fld_40016C18.0" onclick="ElemClick('fld_40016C18.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_127T96</b> (def=0x0)    //    User key 96-127 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C1C"><details ontoggle="ElemCh('reg_40016C1C');"><summary>0x40016C1C<b style="margin: 20px;">R32_ECDC_KEY_95T64</b>//   User key 64-95 register</summary>
<ul>
<li class="content" name="fld_40016C1C.0" onclick="ElemClick('fld_40016C1C.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_95T64</b> (def=0x0)    //    User key 64-95 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C20"><details ontoggle="ElemCh('reg_40016C20');"><summary>0x40016C20<b style="margin: 20px;">R32_ECDC_KEY_63T32</b>//   User key 32-63 register</summary>
<ul>
<li class="content" name="fld_40016C20.0" onclick="ElemClick('fld_40016C20.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_63T32</b> (def=0x0)    //    User key 32-63 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C24"><details ontoggle="ElemCh('reg_40016C24');"><summary>0x40016C24<b style="margin: 20px;">R32_ECDC_KEY_31T0</b>//   User key 0-31 register</summary>
<ul>
<li class="content" name="fld_40016C24.0" onclick="ElemClick('fld_40016C24.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_KEY_31T0</b> (def=0x0)    //    User key 0-31 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C28"><details ontoggle="ElemCh('reg_40016C28');"><summary>0x40016C28<b style="margin: 20px;">R32_ECDC_IV_127T96</b>//   CTR mode count 96-127 register</summary>
<ul>
<li class="content" name="fld_40016C28.0" onclick="ElemClick('fld_40016C28.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_IV_127T96</b> (def=0x0)    //    CTR mode count 96-127 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C2C"><details ontoggle="ElemCh('reg_40016C2C');"><summary>0x40016C2C<b style="margin: 20px;">R32_ECDC_IV_95T64</b>//   CTR mode count 64-95 register</summary>
<ul>
<li class="content" name="fld_40016C2C.0" onclick="ElemClick('fld_40016C2C.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_IV_95T64</b> (def=0x0)    //    CTR mode count 64-95 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C30"><details ontoggle="ElemCh('reg_40016C30');"><summary>0x40016C30<b style="margin: 20px;">R32_ECDC_IV_63T32</b>//   CTR mode count 32-63 register</summary>
<ul>
<li class="content" name="fld_40016C30.0" onclick="ElemClick('fld_40016C30.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_IV_63T32</b> (def=0x0)    //    CTR mode count 32-63 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C34"><details ontoggle="ElemCh('reg_40016C34');"><summary>0x40016C34<b style="margin: 20px;">R32_ECDC_IV_31T0</b>//   CTR mode count 0-31 register</summary>
<ul>
<li class="content" name="fld_40016C34.0" onclick="ElemClick('fld_40016C34.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_IV_31T0</b> (def=0x0)    //    CTR mode count 0-31 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C40"><details ontoggle="ElemCh('reg_40016C40');"><summary>0x40016C40<b style="margin: 20px;">R32_ECDC_SGSD_127T96</b>//   Single encryption and decryption of original data 96-127 register</summary>
<ul>
<li class="content" name="fld_40016C40.0" onclick="ElemClick('fld_40016C40.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGSD_127T96</b> (def=0x0)    //    Single encryption and decryption of original data 96-127 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C44"><details ontoggle="ElemCh('reg_40016C44');"><summary>0x40016C44<b style="margin: 20px;">R32_ECDC_SGSD_95T64</b>//   Single encryption and decryption of original data 64-95 register</summary>
<ul>
<li class="content" name="fld_40016C44.0" onclick="ElemClick('fld_40016C44.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGSD_95T64</b> (def=0x0)    //    Single encryption and decryption of original data 64-95 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C48"><details ontoggle="ElemCh('reg_40016C48');"><summary>0x40016C48<b style="margin: 20px;">R32_ECDC_SGSD_63T32</b>//   Single encryption and decryption of original data 32-63 register</summary>
<ul>
<li class="content" name="fld_40016C48.0" onclick="ElemClick('fld_40016C48.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGSD_63T32</b> (def=0x0)    //    Single encryption and decryption of original data 32-63 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C4C"><details ontoggle="ElemCh('reg_40016C4C');"><summary>0x40016C4C<b style="margin: 20px;">R32_ECDC_SGSD_31T0</b>//   Single encryption and decryption of original data 0-31 register</summary>
<ul>
<li class="content" name="fld_40016C4C.0" onclick="ElemClick('fld_40016C4C.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGSD_31T0</b> (def=0x0)    //    Single encryption and decryption of original data 0-31 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C50"><details ontoggle="ElemCh('reg_40016C50');"><summary>0x40016C50<b style="margin: 20px;">R32_ECDC_SGRT_127T96</b>//   Single encryption and decryption result 96-127 register</summary>
<ul>
<li class="content" name="fld_40016C50.0" onclick="ElemClick('fld_40016C50.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGRT_127T96</b> (def=0x0)    //    Single encryption and decryption result 96-127 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C54"><details ontoggle="ElemCh('reg_40016C54');"><summary>0x40016C54<b style="margin: 20px;">R32_ECDC_SGRT_95T64</b>//   Single encryption and decryption result 64-95 register</summary>
<ul>
<li class="content" name="fld_40016C54.0" onclick="ElemClick('fld_40016C54.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGRT_95T64</b> (def=0x0)    //    Single encryption and decryption result 64-95 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C58"><details ontoggle="ElemCh('reg_40016C58');"><summary>0x40016C58<b style="margin: 20px;">R32_ECDC_SGRT_63T32</b>//   Single encryption and decryption result 0-31 register</summary>
<ul>
<li class="content" name="fld_40016C58.0" onclick="ElemClick('fld_40016C58.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGRT_63T32</b> (def=0x0)    //    Single encryption and decryption result 0-31 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C5C"><details ontoggle="ElemCh('reg_40016C5C');"><summary>0x40016C5C<b style="margin: 20px;">RB_ECDC_SGRT_31T0</b>//   Single encryption and decryption result 0-31 register</summary>
<ul>
<li class="content" name="fld_40016C5C.0" onclick="ElemClick('fld_40016C5C.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SGRT_31T0</b> (def=0x0)    //    Single encryption and decryption result 0-31 register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C60"><details ontoggle="ElemCh('reg_40016C60');"><summary>0x40016C60<b style="margin: 20px;">R32_ECDC_SRC_ADDR</b>//   encryption and decryption sram start address register</summary>
<ul>
<li class="content" name="fld_40016C60.0" onclick="ElemClick('fld_40016C60.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_SRC_ADDR</b> (def=0x0)    //    encryption and decryption sram start address register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C64"><details ontoggle="ElemCh('reg_40016C64');"><summary>0x40016C64<b style="margin: 20px;">R32_ECDC_DST_ADDR</b>//   encryption and decryption sram destination address register</summary>
<ul>
<li class="content" name="fld_40016C64.0" onclick="ElemClick('fld_40016C64.0');">
[0:31]<b style="margin: 20px;">RB_ECDC_DST_ADDR</b> (def=0x0)    //    encryption and decryption sram destination address register
</li>
</ul>
</details></li>
<li class="content" name="reg_40016C68"><details ontoggle="ElemCh('reg_40016C68');"><summary>0x40016C68<b style="margin: 20px;">R32_ECDC_SRAM_LEN</b>//   encryption and decryption sram size register</summary>
<ul>
<li class="content" name="fld_40016C68.0" onclick="ElemClick('fld_40016C68.0');">
[0:12]<b style="margin: 20px;">RB_ECDC_SRAM_LEN</b> (def=0x0)    //    encryption and decryption sram size register
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40016C00.121" onclick="ElemClick('isr_40016C00.121');">[121]  <b>ECDC</b>    //    ECDC global Interrupt interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40014400"><details ontoggle="ElemCh('per_40014400');"><summary>0x40014400<b style="margin: 20px;">I3C</b>// Improved inter-integrated circuit</summary>
<ul>
<li class="content" name="reg_40014400"><details ontoggle="ElemCh('reg_40014400');"><summary>0x40014400<b style="margin: 20px;">I3C_CTLR</b>//   I3C control register </summary>
<ul>
<li class="content" name="fld_40014400.0" onclick="ElemClick('fld_40014400.0');">
[0:15]<b style="margin: 20px;">DCNT</b> (def=0x0)    //    count of data to transfer during a read or write message, in bytes (whatever I3C is acting as m
</li>
<li class="content" name="fld_40014400.16" onclick="ElemClick('fld_40014400.16');">
[16]<b style="margin: 20px;">RNW</b> (def=0x0)    //    read / non-write message (when I3C is acting as master)
</li>
<li class="content" name="fld_40014400.17" onclick="ElemClick('fld_40014400.17');">
[17:23]<b style="margin: 20px;">ADD</b> (def=0x0)    //    7-bit I3C dynamic / I2C static slave address (when I3C is acting as master)
</li>
<li class="content" name="fld_40014400.27" onclick="ElemClick('fld_40014400.27');">
[27:30]<b style="margin: 20px;">MTYPE</b> (def=0x0)    //    message type
</li>
<li class="content" name="fld_40014400.31" onclick="ElemClick('fld_40014400.31');">
[31]<b style="margin: 20px;">MEND</b> (def=0x0)    //    message end type (when the I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014400"><details ontoggle="ElemCh('reg_40014400');"><summary>0x40014400<b style="margin: 20px;">I3C_CR_ALTERNATE</b>//   I3C message control register alternate</summary>
<ul>
<li class="content" name="fld_40014400.0" onclick="ElemClick('fld_40014400.0');">
[0:15]<b style="margin: 20px;">DCNT</b> (def=0x0)    //    count of data to transfer during a read or write message, in bytes (when I3C is acting as master) 
</li>
<li class="content" name="fld_40014400.16" onclick="ElemClick('fld_40014400.16');">
[16:23]<b style="margin: 20px;">CCC</b> (def=0x0)    //    8-bit CCC code (when I3C is acting as master)
</li>
<li class="content" name="fld_40014400.27" onclick="ElemClick('fld_40014400.27');">
[27:30]<b style="margin: 20px;">MTYPE</b> (def=0x0)    //    message type (when I3C is acting as master)
</li>
<li class="content" name="fld_40014400.31" onclick="ElemClick('fld_40014400.31');">
[31]<b style="margin: 20px;">MEND</b> (def=0x0)    //    message end type (when I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014404"><details ontoggle="ElemCh('reg_40014404');"><summary>0x40014404<b style="margin: 20px;">I3C_CFGR</b>//   I3C configuration register </summary>
<ul>
<li class="content" name="fld_40014404.0" onclick="ElemClick('fld_40014404.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    I3C enable (whatever I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014404.1" onclick="ElemClick('fld_40014404.1');">
[1]<b style="margin: 20px;">CRINIT</b> (def=0x0)    //    initial master/slave role
</li>
<li class="content" name="fld_40014404.2" onclick="ElemClick('fld_40014404.2');">
[2]<b style="margin: 20px;">NOARBH</b> (def=0x0)    //    no arbitrable header after a START (when I3C is acting as a master)
</li>
<li class="content" name="fld_40014404.3" onclick="ElemClick('fld_40014404.3');">
[3]<b style="margin: 20px;">RSTPTRN</b> (def=0x0)    //    HDR reset pattern enable (when I3C is acting as a master)
</li>
<li class="content" name="fld_40014404.4" onclick="ElemClick('fld_40014404.4');">
[4]<b style="margin: 20px;">EXITPTRN</b> (def=0x0)    //    HDR Exit Pattern enable (when I3C is acting as a master)
</li>
<li class="content" name="fld_40014404.7" onclick="ElemClick('fld_40014404.7');">
[7]<b style="margin: 20px;">HJACK</b> (def=0x0)    //    Hot Join request acknowledge (when I3C is acting as a master)
</li>
<li class="content" name="fld_40014404.8" onclick="ElemClick('fld_40014404.8');">
[8]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    RX-FIFO DMA request enable (whatever I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014404.9" onclick="ElemClick('fld_40014404.9');">
[9]<b style="margin: 20px;">RXFLUSH</b> (def=0x0)    //    RX-FIFO flush (whatever I3C is acting as master/slave)This bit can only be written.
</li>
<li class="content" name="fld_40014404.10" onclick="ElemClick('fld_40014404.10');">
[10]<b style="margin: 20px;">RXTHRES</b> (def=0x0)    //    RX-FIFO threshold (whatever I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014404.12" onclick="ElemClick('fld_40014404.12');">
[12]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    TX-FIFO DMA request enable (whatever I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014404.13" onclick="ElemClick('fld_40014404.13');">
[13]<b style="margin: 20px;">TXFLUSH</b> (def=0x0)    //    TX-FIFO flush (whatever I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014404.14" onclick="ElemClick('fld_40014404.14');">
[14]<b style="margin: 20px;">TXTHRES</b> (def=0x0)    //    TX-FIFO threshold (whatever I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014404.16" onclick="ElemClick('fld_40014404.16');">
[16]<b style="margin: 20px;">SDMAEN</b> (def=0x0)    //    S-FIFO DMA request enable (when I3C is acting as master)
</li>
<li class="content" name="fld_40014404.17" onclick="ElemClick('fld_40014404.17');">
[17]<b style="margin: 20px;">SFLUSH</b> (def=0x0)    //    S-FIFO flush (when I3C is acting as master)
</li>
<li class="content" name="fld_40014404.18" onclick="ElemClick('fld_40014404.18');">
[18]<b style="margin: 20px;">RMODE</b> (def=0x0)    //    S-FIFO enable / status receive mode (when I3C is acting as master)
</li>
<li class="content" name="fld_40014404.19" onclick="ElemClick('fld_40014404.19');">
[19]<b style="margin: 20px;">TMODE</b> (def=0x0)    //    transmit mode (when I3C is acting as master)
</li>
<li class="content" name="fld_40014404.20" onclick="ElemClick('fld_40014404.20');">
[20]<b style="margin: 20px;">CDMAEN</b> (def=0x0)    //    C-FIFO DMA request enable (when I3C is acting as master)
</li>
<li class="content" name="fld_40014404.21" onclick="ElemClick('fld_40014404.21');">
[21]<b style="margin: 20px;">CFLUSH</b> (def=0x0)    //    C-FIFO flush (when I3C is acting as master)
</li>
<li class="content" name="fld_40014404.30" onclick="ElemClick('fld_40014404.30');">
[30]<b style="margin: 20px;">TSFSET</b> (def=0x0)    //    frame transfer set (a.k.a. software trigger) (when I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014410"><details ontoggle="ElemCh('reg_40014410');"><summary>0x40014410<b style="margin: 20px;">I3C_RDR</b>//   I3C receive data byte register </summary>
<ul>
<li class="content" name="fld_40014410.0" onclick="ElemClick('fld_40014410.0');">
[0:7]<b style="margin: 20px;">RDB0</b> (def=0x0)    //    8-bit received data on I3C bus.
</li>
</ul>
</details></li>
<li class="content" name="reg_40014414"><details ontoggle="ElemCh('reg_40014414');"><summary>0x40014414<b style="margin: 20px;">I3C_RDWR</b>//   I3C receive data word register </summary>
<ul>
<li class="content" name="fld_40014414.0" onclick="ElemClick('fld_40014414.0');">
[0:7]<b style="margin: 20px;">RDB0</b> (def=0x0)    //    8-bit received data (earliest byte on I3C bus).
</li>
<li class="content" name="fld_40014414.8" onclick="ElemClick('fld_40014414.8');">
[8:15]<b style="margin: 20px;">RDB1</b> (def=0x0)    //    8-bit received data (next byte after RDB0 on I3C bus).
</li>
<li class="content" name="fld_40014414.16" onclick="ElemClick('fld_40014414.16');">
[16:23]<b style="margin: 20px;">RDB2</b> (def=0x0)    //    8-bit received data (next byte after RDB1 on I3C bus).
</li>
<li class="content" name="fld_40014414.24" onclick="ElemClick('fld_40014414.24');">
[24:31]<b style="margin: 20px;">RDB3</b> (def=0x0)    //    8-bit received data (latest byte on I3C bus).
</li>
</ul>
</details></li>
<li class="content" name="reg_40014418"><details ontoggle="ElemCh('reg_40014418');"><summary>0x40014418<b style="margin: 20px;">I3C_TDR</b>//   I3C transmit data byte register </summary>
<ul>
<li class="content" name="fld_40014418.0" onclick="ElemClick('fld_40014418.0');">
[0:7]<b style="margin: 20px;">TDB0</b> (def=0x0)    //    8-bit data to transmit on I3C bus.
</li>
</ul>
</details></li>
<li class="content" name="reg_4001441C"><details ontoggle="ElemCh('reg_4001441C');"><summary>0x4001441C<b style="margin: 20px;">I3C_TDWR</b>//   I3C transmit data word register </summary>
<ul>
<li class="content" name="fld_4001441C.0" onclick="ElemClick('fld_4001441C.0');">
[0:7]<b style="margin: 20px;">TDB0</b> (def=0x0)    //    8-bit transmit data (earliest byte on I3C bus)
</li>
<li class="content" name="fld_4001441C.8" onclick="ElemClick('fld_4001441C.8');">
[8:15]<b style="margin: 20px;">TDB1</b> (def=0x0)    //    8-bit transmit data (next byte after TDB0[7:0] on I3C bus).
</li>
<li class="content" name="fld_4001441C.16" onclick="ElemClick('fld_4001441C.16');">
[16:23]<b style="margin: 20px;">TDB2</b> (def=0x0)    //    8-bit transmit data (next byte after TDB1[7:0] on I3C bus).
</li>
<li class="content" name="fld_4001441C.24" onclick="ElemClick('fld_4001441C.24');">
[24:31]<b style="margin: 20px;">TDB3</b> (def=0x0)    //    8-bit transmit data (latest byte on I3C bus).
</li>
</ul>
</details></li>
<li class="content" name="reg_40014420"><details ontoggle="ElemCh('reg_40014420');"><summary>0x40014420<b style="margin: 20px;">I3C_IBIDR</b>//   I3C IBI payload data register </summary>
<ul>
<li class="content" name="fld_40014420.0" onclick="ElemClick('fld_40014420.0');">
[0:7]<b style="margin: 20px;">IBIDB0</b> (def=0x0)    //    8-bit IBI payload data (earliest byte on I3C bus, i.e. MDB[7:0] mandatory data byte).
</li>
<li class="content" name="fld_40014420.8" onclick="ElemClick('fld_40014420.8');">
[8:15]<b style="margin: 20px;">IBIDB1</b> (def=0x0)    //    8-bit IBI payload data (next byte on I3C bus after IBIDB0[7:0]).
</li>
<li class="content" name="fld_40014420.16" onclick="ElemClick('fld_40014420.16');">
[16:23]<b style="margin: 20px;">IBIDB2</b> (def=0x0)    //    8-bit IBI payload data (next byte on I3C bus after IBIDB1[7:0]).
</li>
<li class="content" name="fld_40014420.24" onclick="ElemClick('fld_40014420.24');">
[24:31]<b style="margin: 20px;">IBIDB3</b> (def=0x0)    //    8-bit IBI payload data (latest byte on I3C bus).
</li>
</ul>
</details></li>
<li class="content" name="reg_40014424"><details ontoggle="ElemCh('reg_40014424');"><summary>0x40014424<b style="margin: 20px;">I3C_TGTTDR</b>//   I3C slave transmit configuration register </summary>
<ul>
<li class="content" name="fld_40014424.0" onclick="ElemClick('fld_40014424.0');">
[0:15]<b style="margin: 20px;">TGTTDCNT</b> (def=0x0)    //    transmit data counter, in bytes (when I3C is configured as slave)
</li>
<li class="content" name="fld_40014424.16" onclick="ElemClick('fld_40014424.16');">
[16]<b style="margin: 20px;">PRELOAD</b> (def=0x0)    //    preload of the TX-FIFO (when I3C is configured as slave)
</li>
</ul>
</details></li>
<li class="content" name="reg_4001442C"><details ontoggle="ElemCh('reg_4001442C');"><summary>0x4001442C<b style="margin: 20px;">I3C_RESET</b>//   I3C reset register </summary>
<ul>
<li class="content" name="fld_4001442C.24" onclick="ElemClick('fld_4001442C.24');">
[24]<b style="margin: 20px;">HST_SIE_RST</b> (def=0x1)    //    Reset Register of the Master
</li>
<li class="content" name="fld_4001442C.25" onclick="ElemClick('fld_4001442C.25');">
[25]<b style="margin: 20px;">TGT_SIE_RST</b> (def=0x1)    //    Reset Register of the slave
</li>
</ul>
</details></li>
<li class="content" name="reg_40014430"><details ontoggle="ElemCh('reg_40014430');"><summary>0x40014430<b style="margin: 20px;">I3C_STATR</b>//   I3C status register </summary>
<ul>
<li class="content" name="fld_40014430.0" onclick="ElemClick('fld_40014430.0');">
[0:15]<b style="margin: 20px;">XDCNT</b> (def=0x0)    //    data counter
</li>
<li class="content" name="fld_40014430.17" onclick="ElemClick('fld_40014430.17');">
[17]<b style="margin: 20px;">ABT</b> (def=0x0)    //    a private read message is completed/aborted prematurely by the slave (when the I3C is acting as mas
</li>
<li class="content" name="fld_40014430.18" onclick="ElemClick('fld_40014430.18');">
[18]<b style="margin: 20px;">DIR</b> (def=0x0)    //    message direction(whatever I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014430.24" onclick="ElemClick('fld_40014430.24');">
[24:31]<b style="margin: 20px;">MID</b> (def=0x0)    //    message identifier/counter of a given frame (when the I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014434"><details ontoggle="ElemCh('reg_40014434');"><summary>0x40014434<b style="margin: 20px;">I3C_STATER</b>//   I3C status error register </summary>
<ul>
<li class="content" name="fld_40014434.0" onclick="ElemClick('fld_40014434.0');">
[0:3]<b style="margin: 20px;">CODERR</b> (def=0x0)    //    protocol error code/type
</li>
<li class="content" name="fld_40014434.4" onclick="ElemClick('fld_40014434.4');">
[4]<b style="margin: 20px;">PERR</b> (def=0x0)    //    protocol error
</li>
<li class="content" name="fld_40014434.5" onclick="ElemClick('fld_40014434.5');">
[5]<b style="margin: 20px;">STALL</b> (def=0x0)    //    SCL stall error (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014434.6" onclick="ElemClick('fld_40014434.6');">
[6]<b style="margin: 20px;">DOVR</b> (def=0x0)    //    RX-FIFO overrun or TX-FIFO underrun
</li>
<li class="content" name="fld_40014434.7" onclick="ElemClick('fld_40014434.7');">
[7]<b style="margin: 20px;">COVR</b> (def=0x0)    //    C-FIFO underrun or S-FIFO overrun (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014434.8" onclick="ElemClick('fld_40014434.8');">
[8]<b style="margin: 20px;">ANACK</b> (def=0x0)    //    address not acknowledged (when the I3C is configured as master)
</li>
<li class="content" name="fld_40014434.9" onclick="ElemClick('fld_40014434.9');">
[9]<b style="margin: 20px;">DNACK</b> (def=0x0)    //    data not acknowledged (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014434.10" onclick="ElemClick('fld_40014434.10');">
[10]<b style="margin: 20px;">DERR</b> (def=0x0)    //    data error (when the I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014440"><details ontoggle="ElemCh('reg_40014440');"><summary>0x40014440<b style="margin: 20px;">I3C_RMR</b>//   I3C received message register </summary>
<ul>
<li class="content" name="fld_40014440.0" onclick="ElemClick('fld_40014440.0');">
[0:2]<b style="margin: 20px;">IBIRDCNT</b> (def=0x0)    //    IBI received payload data count (when the I3C is configured as master)
</li>
<li class="content" name="fld_40014440.8" onclick="ElemClick('fld_40014440.8');">
[8:15]<b style="margin: 20px;">RCODE</b> (def=0x0)    //    received CCC code (when the I3C is configured as slave)
</li>
<li class="content" name="fld_40014440.17" onclick="ElemClick('fld_40014440.17');">
[17:23]<b style="margin: 20px;">RADD</b> (def=0x0)    //    received slave address (when the I3C is configured as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014450"><details ontoggle="ElemCh('reg_40014450');"><summary>0x40014450<b style="margin: 20px;">I3C_EVR</b>//   I3C event register </summary>
<ul>
<li class="content" name="fld_40014450.0" onclick="ElemClick('fld_40014450.0');">
[0]<b style="margin: 20px;">CFEF</b> (def=0x1)    //    C-FIFO empty flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.1" onclick="ElemClick('fld_40014450.1');">
[1]<b style="margin: 20px;">TXFEF</b> (def=0x1)    //    TX-FIFO empty flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.2" onclick="ElemClick('fld_40014450.2');">
[2]<b style="margin: 20px;">CFNFF</b> (def=0x0)    //    C-FIFO not full flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014450.3" onclick="ElemClick('fld_40014450.3');">
[3]<b style="margin: 20px;">SFNEF</b> (def=0x0)    //    S-FIFO not empty flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014450.4" onclick="ElemClick('fld_40014450.4');">
[4]<b style="margin: 20px;">TXFNFF</b> (def=0x0)    //    TX-FIFO not full flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.5" onclick="ElemClick('fld_40014450.5');">
[5]<b style="margin: 20px;">RXFNEF</b> (def=0x0)    //    RX-FIFO not empty flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.6" onclick="ElemClick('fld_40014450.6');">
[6]<b style="margin: 20px;">TXLASTF</b> (def=0x0)    //    last written data byte/word flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.7" onclick="ElemClick('fld_40014450.7');">
[7]<b style="margin: 20px;">RXLASTF</b> (def=0x0)    //    last read data byte/word flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.9" onclick="ElemClick('fld_40014450.9');">
[9]<b style="margin: 20px;">FCF</b> (def=0x0)    //    frame complete flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.10" onclick="ElemClick('fld_40014450.10');">
[10]<b style="margin: 20px;">RXTGTENDF</b> (def=0x0)    //    slave-initiated read end flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014450.11" onclick="ElemClick('fld_40014450.11');">
[11]<b style="margin: 20px;">ERRF</b> (def=0x0)    //    flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014450.15" onclick="ElemClick('fld_40014450.15');">
[15]<b style="margin: 20px;">IBIF</b> (def=0x0)    //    IBI flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014450.16" onclick="ElemClick('fld_40014450.16');">
[16]<b style="margin: 20px;">IBIENDF</b> (def=0x0)    //    IBI end flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.17" onclick="ElemClick('fld_40014450.17');">
[17]<b style="margin: 20px;">CRF</b> (def=0x0)    //    master-role request flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014450.18" onclick="ElemClick('fld_40014450.18');">
[18]<b style="margin: 20px;">CRUPDF</b> (def=0x0)    //    master-role update flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.19" onclick="ElemClick('fld_40014450.19');">
[19]<b style="margin: 20px;">HJF</b> (def=0x0)    //    hot-join flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014450.21" onclick="ElemClick('fld_40014450.21');">
[21]<b style="margin: 20px;">WKPF</b> (def=0x0)    //    wakeup/missed start flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.22" onclick="ElemClick('fld_40014450.22');">
[22]<b style="margin: 20px;">GETF</b> (def=0x0)    //    get flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.23" onclick="ElemClick('fld_40014450.23');">
[23]<b style="margin: 20px;">STAF</b> (def=0x0)    //    get status flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.24" onclick="ElemClick('fld_40014450.24');">
[24]<b style="margin: 20px;">DAUPDF</b> (def=0x0)    //    dynamic address update flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.25" onclick="ElemClick('fld_40014450.25');">
[25]<b style="margin: 20px;">MWLUPDF</b> (def=0x0)    //    maximum write length update flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.26" onclick="ElemClick('fld_40014450.26');">
[26]<b style="margin: 20px;">MRLUPDF</b> (def=0x0)    //    maximum read length update flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.27" onclick="ElemClick('fld_40014450.27');">
[27]<b style="margin: 20px;">RSTF</b> (def=0x0)    //    reset pattern flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.28" onclick="ElemClick('fld_40014450.28');">
[28]<b style="margin: 20px;">ASUPDF</b> (def=0x0)    //    activity state update flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.29" onclick="ElemClick('fld_40014450.29');">
[29]<b style="margin: 20px;">INTUPDF</b> (def=0x0)    //    interrupt/master-role/hot-join update flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.30" onclick="ElemClick('fld_40014450.30');">
[30]<b style="margin: 20px;">DEFF</b> (def=0x0)    //    DEFTGTS flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014450.31" onclick="ElemClick('fld_40014450.31');">
[31]<b style="margin: 20px;">GRPF</b> (def=0x0)    //    group addressing flag (when the I3C is acting as slave)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014454"><details ontoggle="ElemCh('reg_40014454');"><summary>0x40014454<b style="margin: 20px;">I3C_INTENR</b>//   I3C interrupt enable register </summary>
<ul>
<li class="content" name="fld_40014454.2" onclick="ElemClick('fld_40014454.2');">
[2]<b style="margin: 20px;">CFNFIE</b> (def=0x0)    //    C-FIFO not full interrupt enable (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014454.3" onclick="ElemClick('fld_40014454.3');">
[3]<b style="margin: 20px;">SFNEIE</b> (def=0x0)    //    S-FIFO not empty interrupt enable (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014454.4" onclick="ElemClick('fld_40014454.4');">
[4]<b style="margin: 20px;">TXFNFIE</b> (def=0x0)    //    TX-FIFO not full interrupt enable (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014454.5" onclick="ElemClick('fld_40014454.5');">
[5]<b style="margin: 20px;">RXFNEIE</b> (def=0x0)    //    RX-FIFO not empty interrupt enable (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014454.9" onclick="ElemClick('fld_40014454.9');">
[9]<b style="margin: 20px;">FCIE</b> (def=0x0)    //    frame complete interrupt enable (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014454.10" onclick="ElemClick('fld_40014454.10');">
[10]<b style="margin: 20px;">RXTGTENDIE</b> (def=0x0)    //    slave-initiated read end interrupt enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014454.11" onclick="ElemClick('fld_40014454.11');">
[11]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    error interrupt enable (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014454.15" onclick="ElemClick('fld_40014454.15');">
[15]<b style="margin: 20px;">IBIIE</b> (def=0x0)    //    IBI request interrupt enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014454.16" onclick="ElemClick('fld_40014454.16');">
[16]<b style="margin: 20px;">IBIENDIE</b> (def=0x0)    //    IBI end interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.17" onclick="ElemClick('fld_40014454.17');">
[17]<b style="margin: 20px;">CRIE</b> (def=0x0)    //    master-role request interrupt enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014454.18" onclick="ElemClick('fld_40014454.18');">
[18]<b style="margin: 20px;">CRUPDIE</b> (def=0x0)    //    master-role update interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.19" onclick="ElemClick('fld_40014454.19');">
[19]<b style="margin: 20px;">HJIE</b> (def=0x0)    //    hot-join interrupt enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014454.21" onclick="ElemClick('fld_40014454.21');">
[21]<b style="margin: 20px;">WKPIE</b> (def=0x0)    //    wakeup interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.22" onclick="ElemClick('fld_40014454.22');">
[22]<b style="margin: 20px;">GETIE</b> (def=0x0)    //    GETxxx CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.23" onclick="ElemClick('fld_40014454.23');">
[23]<b style="margin: 20px;">STAIE</b> (def=0x0)    //    GETSTATUS CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.24" onclick="ElemClick('fld_40014454.24');">
[24]<b style="margin: 20px;">DAUPDIE</b> (def=0x0)    //    ENTDAA/RSTDAA/SETNEWDA CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.25" onclick="ElemClick('fld_40014454.25');">
[25]<b style="margin: 20px;">MWLUPDIE</b> (def=0x0)    //    SETMWL CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.26" onclick="ElemClick('fld_40014454.26');">
[26]<b style="margin: 20px;">MRLUPDIE</b> (def=0x0)    //    SETMRL CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.27" onclick="ElemClick('fld_40014454.27');">
[27]<b style="margin: 20px;">RSTIE</b> (def=0x0)    //    reset pattern interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.28" onclick="ElemClick('fld_40014454.28');">
[28]<b style="margin: 20px;">ASUPDIE</b> (def=0x0)    //    ENTASx CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.29" onclick="ElemClick('fld_40014454.29');">
[29]<b style="margin: 20px;">INTUPDIE</b> (def=0x0)    //    ENEC/DISEC CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.30" onclick="ElemClick('fld_40014454.30');">
[30]<b style="margin: 20px;">DEFIE</b> (def=0x0)    //    DEFTGTS CCC interrupt enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014454.31" onclick="ElemClick('fld_40014454.31');">
[31]<b style="margin: 20px;">GRPIE</b> (def=0x0)    //    DEFGRPA CCC interrupt enable (when the I3C is acting as slave)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014458"><details ontoggle="ElemCh('reg_40014458');"><summary>0x40014458<b style="margin: 20px;">I3C_CEVR</b>//   I3C clear event register </summary>
<ul>
<li class="content" name="fld_40014458.9" onclick="ElemClick('fld_40014458.9');">
[9]<b style="margin: 20px;">CFCF</b> (def=0x0)    //    clear frame complete flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014458.10" onclick="ElemClick('fld_40014458.10');">
[10]<b style="margin: 20px;">CRXTGTENDF</b> (def=0x0)    //    clear slave-initiated read end flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014458.11" onclick="ElemClick('fld_40014458.11');">
[11]<b style="margin: 20px;">CERRF</b> (def=0x0)    //    clear error flag (whatever the I3C is acting as master/slave)
</li>
<li class="content" name="fld_40014458.15" onclick="ElemClick('fld_40014458.15');">
[15]<b style="margin: 20px;">CIBIF</b> (def=0x0)    //    clear IBI request flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014458.16" onclick="ElemClick('fld_40014458.16');">
[16]<b style="margin: 20px;">CIBIENDF</b> (def=0x0)    //    clear IBI end flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.17" onclick="ElemClick('fld_40014458.17');">
[17]<b style="margin: 20px;">CCRF</b> (def=0x0)    //    clear master-role request flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014458.18" onclick="ElemClick('fld_40014458.18');">
[18]<b style="margin: 20px;">CCRUPDF</b> (def=0x0)    //    clear master-role update flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.19" onclick="ElemClick('fld_40014458.19');">
[19]<b style="margin: 20px;">CHJF</b> (def=0x0)    //    clear hot-join flag (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014458.21" onclick="ElemClick('fld_40014458.21');">
[21]<b style="margin: 20px;">CWKPF</b> (def=0x0)    //    clear wakeup flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.22" onclick="ElemClick('fld_40014458.22');">
[22]<b style="margin: 20px;">CGETF</b> (def=0x0)    //    clear GETxxx CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.23" onclick="ElemClick('fld_40014458.23');">
[23]<b style="margin: 20px;">CSTAF</b> (def=0x0)    //    clear GETSTATUS CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.24" onclick="ElemClick('fld_40014458.24');">
[24]<b style="margin: 20px;">CDAUPDF</b> (def=0x0)    //    clear ENTDAA/RSTDAA/SETNEWDA CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.25" onclick="ElemClick('fld_40014458.25');">
[25]<b style="margin: 20px;">CMWLUPDF</b> (def=0x0)    //    clear SETMWL CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.26" onclick="ElemClick('fld_40014458.26');">
[26]<b style="margin: 20px;">CMRLUPDF</b> (def=0x0)    //    clear SETMRL CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.27" onclick="ElemClick('fld_40014458.27');">
[27]<b style="margin: 20px;">CRSTF</b> (def=0x0)    //    clear reset pattern flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.28" onclick="ElemClick('fld_40014458.28');">
[28]<b style="margin: 20px;">CASUPDF</b> (def=0x0)    //    clear ENTASx CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.29" onclick="ElemClick('fld_40014458.29');">
[29]<b style="margin: 20px;">CINTUPDF</b> (def=0x0)    //    clear ENEC/DISEC CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.30" onclick="ElemClick('fld_40014458.30');">
[30]<b style="margin: 20px;">CDEFF</b> (def=0x0)    //    clear DEFTGTS CCC flag (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014458.31" onclick="ElemClick('fld_40014458.31');">
[31]<b style="margin: 20px;">CGRPF</b> (def=0x0)    //    clear DEFGRPA CCC flag (when the I3C is acting as slave)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014460"><details ontoggle="ElemCh('reg_40014460');"><summary>0x40014460<b style="margin: 20px;">I3C_DEVR0</b>//   I3C own device characteristics register </summary>
<ul>
<li class="content" name="fld_40014460.0" onclick="ElemClick('fld_40014460.0');">
[0]<b style="margin: 20px;">DAVAL</b> (def=0x0)    //    dynamic address is valid (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014460.1" onclick="ElemClick('fld_40014460.1');">
[1:7]<b style="margin: 20px;">DA</b> (def=0x0)    //    7-bit dynamic address
</li>
<li class="content" name="fld_40014460.16" onclick="ElemClick('fld_40014460.16');">
[16]<b style="margin: 20px;">IBIEN</b> (def=0x0)    //    IBI request enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014460.17" onclick="ElemClick('fld_40014460.17');">
[17]<b style="margin: 20px;">CREN</b> (def=0x0)    //    master-role request enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014460.19" onclick="ElemClick('fld_40014460.19');">
[19]<b style="margin: 20px;">HJEN</b> (def=0x0)    //    hot-join request enable (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014460.20" onclick="ElemClick('fld_40014460.20');">
[20:21]<b style="margin: 20px;">AS</b> (def=0x0)    //    activity state (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014460.22" onclick="ElemClick('fld_40014460.22');">
[22:23]<b style="margin: 20px;">RSTACT</b> (def=0x0)    //    reset action/level on received reset pattern (when the I3C is acting as slave)
</li>
<li class="content" name="fld_40014460.24" onclick="ElemClick('fld_40014460.24');">
[24]<b style="margin: 20px;">RSTVAL</b> (def=0x0)    //    reset action is valid (when the I3C is acting as slave)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014464"><details ontoggle="ElemCh('reg_40014464');"><summary>0x40014464<b style="margin: 20px;">I3C_DEVR1</b>//   I3C device 1 characteristics register</summary>
<ul>
<li class="content" name="fld_40014464.1" onclick="ElemClick('fld_40014464.1');">
[1:7]<b style="margin: 20px;">DA</b> (def=0x0)    //    assigned I3C dynamic address to slave x (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014464.16" onclick="ElemClick('fld_40014464.16');">
[16]<b style="margin: 20px;">IBIACK</b> (def=0x0)    //    IBI request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014464.17" onclick="ElemClick('fld_40014464.17');">
[17]<b style="margin: 20px;">CRACK</b> (def=0x0)    //    master-role request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014464.18" onclick="ElemClick('fld_40014464.18');">
[18]<b style="margin: 20px;">IBIDEN</b> (def=0x0)    //    IBI data enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014464.19" onclick="ElemClick('fld_40014464.19');">
[19]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    suspend/stop I3C transfer on received IBI (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014464.31" onclick="ElemClick('fld_40014464.31');">
[31]<b style="margin: 20px;">DIS</b> (def=0x0)    //    DA[6:0] write disabled (when the I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014468"><details ontoggle="ElemCh('reg_40014468');"><summary>0x40014468<b style="margin: 20px;">I3C_DEVR2</b>//   I3C device 2 characteristics register</summary>
<ul>
<li class="content" name="fld_40014468.1" onclick="ElemClick('fld_40014468.1');">
[1:7]<b style="margin: 20px;">DA</b> (def=0x0)    //    assigned I3C dynamic address to slave x (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014468.16" onclick="ElemClick('fld_40014468.16');">
[16]<b style="margin: 20px;">IBIACK</b> (def=0x0)    //    IBI request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014468.17" onclick="ElemClick('fld_40014468.17');">
[17]<b style="margin: 20px;">CRACK</b> (def=0x0)    //    master-role request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014468.18" onclick="ElemClick('fld_40014468.18');">
[18]<b style="margin: 20px;">IBIDEN</b> (def=0x0)    //    IBI data enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014468.19" onclick="ElemClick('fld_40014468.19');">
[19]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    suspend/stop I3C transfer on received IBI (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014468.31" onclick="ElemClick('fld_40014468.31');">
[31]<b style="margin: 20px;">DIS</b> (def=0x0)    //    DA[6:0] write disabled (when the I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_4001446C"><details ontoggle="ElemCh('reg_4001446C');"><summary>0x4001446C<b style="margin: 20px;">I3C_DEVR3</b>//   I3C device 3 characteristics register</summary>
<ul>
<li class="content" name="fld_4001446C.1" onclick="ElemClick('fld_4001446C.1');">
[1:7]<b style="margin: 20px;">DA</b> (def=0x0)    //    assigned I3C dynamic address to slave x (when the I3C is acting as master)
</li>
<li class="content" name="fld_4001446C.16" onclick="ElemClick('fld_4001446C.16');">
[16]<b style="margin: 20px;">IBIACK</b> (def=0x0)    //    IBI request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_4001446C.17" onclick="ElemClick('fld_4001446C.17');">
[17]<b style="margin: 20px;">CRACK</b> (def=0x0)    //    master-role request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_4001446C.18" onclick="ElemClick('fld_4001446C.18');">
[18]<b style="margin: 20px;">IBIDEN</b> (def=0x0)    //    IBI data enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_4001446C.19" onclick="ElemClick('fld_4001446C.19');">
[19]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    suspend/stop I3C transfer on received IBI (when the I3C is acting as master)
</li>
<li class="content" name="fld_4001446C.31" onclick="ElemClick('fld_4001446C.31');">
[31]<b style="margin: 20px;">DIS</b> (def=0x0)    //    DA[6:0] write disabled (when the I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014470"><details ontoggle="ElemCh('reg_40014470');"><summary>0x40014470<b style="margin: 20px;">I3C_DEVR4</b>//   I3C device 4 characteristics register</summary>
<ul>
<li class="content" name="fld_40014470.1" onclick="ElemClick('fld_40014470.1');">
[1:7]<b style="margin: 20px;">DA</b> (def=0x0)    //    assigned I3C dynamic address to slave x (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014470.16" onclick="ElemClick('fld_40014470.16');">
[16]<b style="margin: 20px;">IBIACK</b> (def=0x0)    //    IBI request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014470.17" onclick="ElemClick('fld_40014470.17');">
[17]<b style="margin: 20px;">CRACK</b> (def=0x0)    //    master-role request acknowledge (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014470.18" onclick="ElemClick('fld_40014470.18');">
[18]<b style="margin: 20px;">IBIDEN</b> (def=0x0)    //    IBI data enable (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014470.19" onclick="ElemClick('fld_40014470.19');">
[19]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    suspend/stop I3C transfer on received IBI (when the I3C is acting as master)
</li>
<li class="content" name="fld_40014470.31" onclick="ElemClick('fld_40014470.31');">
[31]<b style="margin: 20px;">DIS</b> (def=0x0)    //    DA[6:0] write disabled (when the I3C is acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014490"><details ontoggle="ElemCh('reg_40014490');"><summary>0x40014490<b style="margin: 20px;">I3C_MAXRLR</b>//   I3C maximum read length register </summary>
<ul>
<li class="content" name="fld_40014490.0" onclick="ElemClick('fld_40014490.0');">
[0:15]<b style="margin: 20px;">MRL</b> (def=0x0)    //    maximum data read length (when I3C is acting as slave)
</li>
<li class="content" name="fld_40014490.16" onclick="ElemClick('fld_40014490.16');">
[16:18]<b style="margin: 20px;">IBIP</b> (def=0x0)    //    IBI payload data size, in bytes (when I3C is acting as slave)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014494"><details ontoggle="ElemCh('reg_40014494');"><summary>0x40014494<b style="margin: 20px;">I3C_MAXWLR</b>//   I3C maximum write length register </summary>
<ul>
<li class="content" name="fld_40014494.0" onclick="ElemClick('fld_40014494.0');">
[0:15]<b style="margin: 20px;">MWL</b> (def=0x0)    //    maximum data write length (when I3C is acting as slave)
</li>
</ul>
</details></li>
<li class="content" name="reg_400144A0"><details ontoggle="ElemCh('reg_400144A0');"><summary>0x400144A0<b style="margin: 20px;">I3C_TIMINGR0</b>//   I3C timing register 0 </summary>
<ul>
<li class="content" name="fld_400144A0.0" onclick="ElemClick('fld_400144A0.0');">
[0:7]<b style="margin: 20px;">SCLL_PP</b> (def=0x0)    //    SCL low duration in I3C push-pull phases, in number of kernel clocks cycles
</li>
<li class="content" name="fld_400144A0.8" onclick="ElemClick('fld_400144A0.8');">
[8:15]<b style="margin: 20px;">SCLH_I3C</b> (def=0x0)    //    SCL high duration, used for I3C messages (both in push-pull and open-drain phases), in number of ke
</li>
<li class="content" name="fld_400144A0.16" onclick="ElemClick('fld_400144A0.16');">
[16:23]<b style="margin: 20px;">SCLL_OD</b> (def=0x0)    //    SCL low duration in open-drain phases, used for legacy I2C commands and for I3C open-drain phases (
</li>
<li class="content" name="fld_400144A0.24" onclick="ElemClick('fld_400144A0.24');">
[24:31]<b style="margin: 20px;">SCLH_I2C</b> (def=0x0)    //    SCL high duration, used for legacy I2C commands, in number of kernel clocks cycles
</li>
</ul>
</details></li>
<li class="content" name="reg_400144A4"><details ontoggle="ElemCh('reg_400144A4');"><summary>0x400144A4<b style="margin: 20px;">I3C_TIMINGR1</b>//   I3C timing register 1 </summary>
<ul>
<li class="content" name="fld_400144A4.0" onclick="ElemClick('fld_400144A4.0');">
[0:7]<b style="margin: 20px;">AVAL</b> (def=0x0)    //    number of kernel clock cycles, that is used whatever I3C is acting as controller or slave, to set t
</li>
<li class="content" name="fld_400144A4.8" onclick="ElemClick('fld_400144A4.8');">
[8:9]<b style="margin: 20px;">ASNCR</b> (def=0x0)    //    activity state of the new master (when I3C is acting as active- master)
</li>
<li class="content" name="fld_400144A4.16" onclick="ElemClick('fld_400144A4.16');">
[16:22]<b style="margin: 20px;">FREE</b> (def=0x0)    //    number of kernel clocks cycles that is used to set some MIPI timings like bus free condition time (
</li>
<li class="content" name="fld_400144A4.28" onclick="ElemClick('fld_400144A4.28');">
[28]<b style="margin: 20px;">SDA_HD</b> (def=0x0)    //    SDA hold time (when the I3C is acting as master), in number of kernel clocks cycles (refer to MIPI 
</li>
</ul>
</details></li>
<li class="content" name="reg_400144A8"><details ontoggle="ElemCh('reg_400144A8');"><summary>0x400144A8<b style="margin: 20px;">I3C_TIMINGR2</b>//   I3C timing register 2 </summary>
<ul>
<li class="content" name="fld_400144A8.0" onclick="ElemClick('fld_400144A8.0');">
[0]<b style="margin: 20px;">STALLT</b> (def=0x0)    //    master clock stall on T-bit phase of Data enable
</li>
<li class="content" name="fld_400144A8.1" onclick="ElemClick('fld_400144A8.1');">
[1]<b style="margin: 20px;">STALLD</b> (def=0x0)    //    master clock stall on PAR phase of Data enable
</li>
<li class="content" name="fld_400144A8.2" onclick="ElemClick('fld_400144A8.2');">
[2]<b style="margin: 20px;">STALLC</b> (def=0x0)    //    master clock stall on PAR phase of CCC enable
</li>
<li class="content" name="fld_400144A8.3" onclick="ElemClick('fld_400144A8.3');">
[3]<b style="margin: 20px;">STALLA</b> (def=0x0)    //    master clock stall enable on ACK phase
</li>
<li class="content" name="fld_400144A8.8" onclick="ElemClick('fld_400144A8.8');">
[8:15]<b style="margin: 20px;">STALL</b> (def=0x0)    //    master clock stall time, in number of kernel clock cycles
</li>
</ul>
</details></li>
<li class="content" name="reg_400144C0"><details ontoggle="ElemCh('reg_400144C0');"><summary>0x400144C0<b style="margin: 20px;">I3C_BCR</b>//   I3C bus characteristics register </summary>
<ul>
<li class="content" name="fld_400144C0.0" onclick="ElemClick('fld_400144C0.0');">
[0]<b style="margin: 20px;">BCR0</b> (def=0x0)    //    max data speed limitation
</li>
<li class="content" name="fld_400144C0.2" onclick="ElemClick('fld_400144C0.2');">
[2]<b style="margin: 20px;">BCR2</b> (def=0x0)    //    in-band interrupt (IBI) payload
</li>
<li class="content" name="fld_400144C0.6" onclick="ElemClick('fld_400144C0.6');">
[6]<b style="margin: 20px;">BCR6</b> (def=0x0)    //    master capable
</li>
</ul>
</details></li>
<li class="content" name="reg_400144C4"><details ontoggle="ElemCh('reg_400144C4');"><summary>0x400144C4<b style="margin: 20px;">I3C_DCR</b>//   I3C device characteristics register </summary>
<ul>
<li class="content" name="fld_400144C4.0" onclick="ElemClick('fld_400144C4.0');">
[0:7]<b style="margin: 20px;">DCR</b> (def=0x0)    //    device characteristics ID
</li>
</ul>
</details></li>
<li class="content" name="reg_400144C8"><details ontoggle="ElemCh('reg_400144C8');"><summary>0x400144C8<b style="margin: 20px;">I3C_GETCAPR</b>//   I3C get capability register </summary>
<ul>
<li class="content" name="fld_400144C8.14" onclick="ElemClick('fld_400144C8.14');">
[14]<b style="margin: 20px;">CAPPEND</b> (def=0x0)    //    IBI MDB support for pending read notification
</li>
</ul>
</details></li>
<li class="content" name="reg_400144CC"><details ontoggle="ElemCh('reg_400144CC');"><summary>0x400144CC<b style="margin: 20px;">I3C_CRCAPR</b>//   I3C master-role capability register </summary>
<ul>
<li class="content" name="fld_400144CC.3" onclick="ElemClick('fld_400144CC.3');">
[3]<b style="margin: 20px;">CAPDHOFF</b> (def=0x0)    //    delayed master-role hand-off
</li>
<li class="content" name="fld_400144CC.9" onclick="ElemClick('fld_400144CC.9');">
[9]<b style="margin: 20px;">CAPGRP</b> (def=0x0)    //    group management support (when acting as master)
</li>
</ul>
</details></li>
<li class="content" name="reg_400144D0"><details ontoggle="ElemCh('reg_400144D0');"><summary>0x400144D0<b style="margin: 20px;">I3C_GETMDSR</b>//   I3C get capability register </summary>
<ul>
<li class="content" name="fld_400144D0.0" onclick="ElemClick('fld_400144D0.0');">
[0:1]<b style="margin: 20px;">HOFFAS</b> (def=0x0)    //    master hand-off activity state
</li>
<li class="content" name="fld_400144D0.8" onclick="ElemClick('fld_400144D0.8');">
[8:9]<b style="margin: 20px;">FMT</b> (def=0x0)    //    GETMXDS CCC format
</li>
<li class="content" name="fld_400144D0.16" onclick="ElemClick('fld_400144D0.16');">
[16:23]<b style="margin: 20px;">RDTURN</b> (def=0x0)    //    programmed byte of the 3-byte MaxRdTurn (maximum read turnaround byte)
</li>
<li class="content" name="fld_400144D0.24" onclick="ElemClick('fld_400144D0.24');">
[24]<b style="margin: 20px;">TSCO</b> (def=0x0)    //    clock-to-data turnaround time (tSCO)
</li>
</ul>
</details></li>
<li class="content" name="reg_400144D4"><details ontoggle="ElemCh('reg_400144D4');"><summary>0x400144D4<b style="margin: 20px;">I3C_EPIDR</b>//   I3C extended provisioned ID register </summary>
<ul>
<li class="content" name="fld_400144D4.12" onclick="ElemClick('fld_400144D4.12');">
[12:15]<b style="margin: 20px;">MIPIID</b> (def=0x0)    //    4-bit MIPI Instance ID
</li>
<li class="content" name="fld_400144D4.16" onclick="ElemClick('fld_400144D4.16');">
[16]<b style="margin: 20px;">IDTSEL</b> (def=0x0)    //    provisioned ID type selector
</li>
<li class="content" name="fld_400144D4.17" onclick="ElemClick('fld_400144D4.17');">
[17:31]<b style="margin: 20px;">MIPIMID</b> (def=0x104)    //    15-bit MIPI manufacturer ID
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40014400.118" onclick="ElemClick('isr_40014400.118');">[118]  <b>I3C_EV</b>    //    I3C event interrupt </li>
<li class="content" name="isr_40014400.119" onclick="ElemClick('isr_40014400.119');">[119]  <b>I3C_ER</b>    //    I3C error interrupt </li>
<li class="content" name="isr_40014400.142" onclick="ElemClick('isr_40014400.142');">[142]  <b>I3CWakeUP</b>    //    I3C wakeup interrupt </li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40017400"><details ontoggle="ElemCh('per_40017400');"><summary>0x40017400<b style="margin: 20px;">HSADC</b>// High speed ADC</summary>
<ul>
<li class="content" name="reg_40017400"><details ontoggle="ElemCh('reg_40017400');"><summary>0x40017400<b style="margin: 20px;">CFGR</b>//   High-speed ADC configuration register</summary>
<ul>
<li class="content" name="fld_40017400.0" onclick="ElemClick('fld_40017400.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    High-speed ADC enable
</li>
<li class="content" name="fld_40017400.2" onclick="ElemClick('fld_40017400.2');">
[2:4]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    Direct Storage Access (DMA) mode enable
</li>
<li class="content" name="fld_40017400.8" onclick="ElemClick('fld_40017400.8');">
[8:13]<b style="margin: 20px;">SETUP</b> (def=0x24)    //    First Transition Establishment Time Configuration Bit
</li>
<li class="content" name="fld_40017400.14" onclick="ElemClick('fld_40017400.14');">
[14]<b style="margin: 20px;">PPMODE</b> (def=0x0)    //    Ping Pong storage mode enable
</li>
<li class="content" name="fld_40017400.15" onclick="ElemClick('fld_40017400.15');">
[15]<b style="margin: 20px;">BURST_EN</b> (def=0x0)    //    DMA transmission length configuration bit
</li>
<li class="content" name="fld_40017400.16" onclick="ElemClick('fld_40017400.16');">
[16:31]<b style="margin: 20px;">DMA_LEN</b> (def=0x0)    //    DMA transmission length configuration bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40017404"><details ontoggle="ElemCh('reg_40017404');"><summary>0x40017404<b style="margin: 20px;">CTLR1</b>//   HSADC Control Register 1</summary>
<ul>
<li class="content" name="fld_40017404.0" onclick="ElemClick('fld_40017404.0');">
[0]<b style="margin: 20px;">START</b> (def=0x0)    //    Initiating High-Speed ADC Conversion
</li>
<li class="content" name="fld_40017404.1" onclick="ElemClick('fld_40017404.1');">
[1]<b style="margin: 20px;">BURST_END</b> (def=0x0)    //    Abort a burst transmission
</li>
<li class="content" name="fld_40017404.8" onclick="ElemClick('fld_40017404.8');">
[8]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Transition Completion Interrupt Enables
</li>
<li class="content" name="fld_40017404.9" onclick="ElemClick('fld_40017404.9');">
[9]<b style="margin: 20px;">DMAIE</b> (def=0x0)    //    Transition Completion Interrupt Enables
</li>
<li class="content" name="fld_40017404.10" onclick="ElemClick('fld_40017404.10');">
[10]<b style="margin: 20px;">BURSTIE</b> (def=0x0)    //    Interrupt enables when the burst transmission is complete
</li>
</ul>
</details></li>
<li class="content" name="reg_40017408"><details ontoggle="ElemCh('reg_40017408');"><summary>0x40017408<b style="margin: 20px;">CTLR2</b>//   HSADC Control Register 2</summary>
<ul>
<li class="content" name="fld_40017408.0" onclick="ElemClick('fld_40017408.0');">
[0:15]<b style="margin: 20px;">BURST_LEN</b> (def=0x0)    //    Burst transmission length configuration
</li>
<li class="content" name="fld_40017408.16" onclick="ElemClick('fld_40017408.16');">
[16:31]<b style="margin: 20px;">BURST_DMA_LEN</b> (def=0x0)    //    The final DMA transmission length configuration bit for burst transmission. If the number of 
</li>
</ul>
</details></li>
<li class="content" name="reg_4001740C"><details ontoggle="ElemCh('reg_4001740C');"><summary>0x4001740C<b style="margin: 20px;">STATR</b>//   HSADC Status Register</summary>
<ul>
<li class="content" name="fld_4001740C.0" onclick="ElemClick('fld_4001740C.0');">
[0]<b style="margin: 20px;">EOCIF</b> (def=0x0)    //    Transition Complete Interrupt flag
</li>
<li class="content" name="fld_4001740C.1" onclick="ElemClick('fld_4001740C.1');">
[1]<b style="margin: 20px;">DMAIF</b> (def=0x0)    //    DMA Transmission Complete Interrupt flag
</li>
<li class="content" name="fld_4001740C.2" onclick="ElemClick('fld_4001740C.2');">
[2]<b style="margin: 20px;">BURSTIF</b> (def=0x0)    //    Burst transfer completed interrupt flag
</li>
<li class="content" name="fld_4001740C.3" onclick="ElemClick('fld_4001740C.3');">
[3]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    The data register is not empty flag, that is, the conversion is completed and the data is sto
</li>
<li class="content" name="fld_4001740C.4" onclick="ElemClick('fld_4001740C.4');">
[4]<b style="margin: 20px;">PP_ADDR</b> (def=0x0)    //    Ping-pong storage mode cache address indicator bit
</li>
<li class="content" name="fld_4001740C.8" onclick="ElemClick('fld_4001740C.8');">
[8]<b style="margin: 20px;">FIFO_RDY</b> (def=0x1)    //    Receives a FIFO non-null status flag
</li>
<li class="content" name="fld_4001740C.9" onclick="ElemClick('fld_4001740C.9');">
[9]<b style="margin: 20px;">FIFO_FULL</b> (def=0x0)    //    Receive FIFO full status flags
</li>
<li class="content" name="fld_4001740C.10" onclick="ElemClick('fld_4001740C.10');">
[10]<b style="margin: 20px;">FIFO_OV</b> (def=0x0)    //    Receives the FIFO overflow status flag
</li>
<li class="content" name="fld_4001740C.11" onclick="ElemClick('fld_4001740C.11');">
[11:13]<b style="margin: 20px;">FIFO_CNT</b> (def=0x0)    //    Receives the FIFO current count value
</li>
</ul>
</details></li>
<li class="content" name="reg_40017410"><details ontoggle="ElemCh('reg_40017410');"><summary>0x40017410<b style="margin: 20px;">DATAR</b>//   HSADC Data Register</summary>
<ul>
<li class="content" name="fld_40017410.0" onclick="ElemClick('fld_40017410.0');">
[0:9]<b style="margin: 20px;">DR</b> (def=0x0)    //    Convert data register
</li>
</ul>
</details></li>
<li class="content" name="reg_40017414"><details ontoggle="ElemCh('reg_40017414');"><summary>0x40017414<b style="margin: 20px;">ADDR0</b>//   HSADC DMA Receive Address Register 0</summary>
<ul>
<li class="content" name="fld_40017414.0" onclick="ElemClick('fld_40017414.0');">
[0:31]<b style="margin: 20px;">DMA_ADDR0</b> (def=0x0)    //    The DMA transmission address is configured with the 0 configuration bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40017418"><details ontoggle="ElemCh('reg_40017418');"><summary>0x40017418<b style="margin: 20px;">ADDR1</b>//   HSADC DMA Receive Address Register 1</summary>
<ul>
<li class="content" name="fld_40017418.0" onclick="ElemClick('fld_40017418.0');">
[0:31]<b style="margin: 20px;">DMA_ADDR1</b> (def=0x0)    //    DMA transport address 1 configuration bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40017400.144" onclick="ElemClick('isr_40017400.144');">[144]  <b>HSADC</b>    //    HSADC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40010400"><details ontoggle="ElemCh('per_40010400');"><summary>0x40010400<b style="margin: 20px;">EXTI</b>// EXTI</summary>
<ul>
<li class="content" name="reg_40010400"><details ontoggle="ElemCh('reg_40010400');"><summary>0x40010400<b style="margin: 20px;">INTENR</b>//   Interrupt mask register (EXTI_INTENR)</summary>
<ul>
<li class="content" name="fld_40010400.0" onclick="ElemClick('fld_40010400.0');">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Interrupt Mask on line 0
</li>
<li class="content" name="fld_40010400.1" onclick="ElemClick('fld_40010400.1');">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Interrupt Mask on line 1
</li>
<li class="content" name="fld_40010400.2" onclick="ElemClick('fld_40010400.2');">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Interrupt Mask on line 2
</li>
<li class="content" name="fld_40010400.3" onclick="ElemClick('fld_40010400.3');">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Interrupt Mask on line 3
</li>
<li class="content" name="fld_40010400.4" onclick="ElemClick('fld_40010400.4');">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Interrupt Mask on line 4
</li>
<li class="content" name="fld_40010400.5" onclick="ElemClick('fld_40010400.5');">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Interrupt Mask on line 5
</li>
<li class="content" name="fld_40010400.6" onclick="ElemClick('fld_40010400.6');">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Interrupt Mask on line 6
</li>
<li class="content" name="fld_40010400.7" onclick="ElemClick('fld_40010400.7');">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Interrupt Mask on line 7
</li>
<li class="content" name="fld_40010400.8" onclick="ElemClick('fld_40010400.8');">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Interrupt Mask on line 8
</li>
<li class="content" name="fld_40010400.9" onclick="ElemClick('fld_40010400.9');">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Interrupt Mask on line 9
</li>
<li class="content" name="fld_40010400.10" onclick="ElemClick('fld_40010400.10');">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Interrupt Mask on line 10
</li>
<li class="content" name="fld_40010400.11" onclick="ElemClick('fld_40010400.11');">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Interrupt Mask on line 11
</li>
<li class="content" name="fld_40010400.12" onclick="ElemClick('fld_40010400.12');">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Interrupt Mask on line 12
</li>
<li class="content" name="fld_40010400.13" onclick="ElemClick('fld_40010400.13');">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Interrupt Mask on line 13
</li>
<li class="content" name="fld_40010400.14" onclick="ElemClick('fld_40010400.14');">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Interrupt Mask on line 14
</li>
<li class="content" name="fld_40010400.15" onclick="ElemClick('fld_40010400.15');">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Interrupt Mask on line 15
</li>
<li class="content" name="fld_40010400.16" onclick="ElemClick('fld_40010400.16');">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Interrupt Mask on line 16
</li>
<li class="content" name="fld_40010400.17" onclick="ElemClick('fld_40010400.17');">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Interrupt Mask on line 17
</li>
<li class="content" name="fld_40010400.19" onclick="ElemClick('fld_40010400.19');">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Interrupt Mask on line 19
</li>
<li class="content" name="fld_40010400.20" onclick="ElemClick('fld_40010400.20');">
[20]<b style="margin: 20px;">MR20</b> (def=0x0)    //    Interrupt Mask on line 20
</li>
<li class="content" name="fld_40010400.21" onclick="ElemClick('fld_40010400.21');">
[21]<b style="margin: 20px;">MR21</b> (def=0x0)    //    Interrupt Mask on line 21
</li>
<li class="content" name="fld_40010400.22" onclick="ElemClick('fld_40010400.22');">
[22]<b style="margin: 20px;">MR22</b> (def=0x0)    //    Interrupt Mask on line 22
</li>
<li class="content" name="fld_40010400.23" onclick="ElemClick('fld_40010400.23');">
[23]<b style="margin: 20px;">MR23</b> (def=0x0)    //    Interrupt Mask on line 23
</li>
<li class="content" name="fld_40010400.24" onclick="ElemClick('fld_40010400.24');">
[24]<b style="margin: 20px;">MR24</b> (def=0x0)    //    Interrupt Mask on line 24
</li>
<li class="content" name="fld_40010400.25" onclick="ElemClick('fld_40010400.25');">
[25]<b style="margin: 20px;">MR25</b> (def=0x0)    //    Interrupt Mask on line 25
</li>
<li class="content" name="fld_40010400.26" onclick="ElemClick('fld_40010400.26');">
[26]<b style="margin: 20px;">MR26</b> (def=0x0)    //    Interrupt Mask on line 26
</li>
</ul>
</details></li>
<li class="content" name="reg_40010404"><details ontoggle="ElemCh('reg_40010404');"><summary>0x40010404<b style="margin: 20px;">EVENR</b>//   Event mask register (EXTI_EVENR)</summary>
<ul>
<li class="content" name="fld_40010404.0" onclick="ElemClick('fld_40010404.0');">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Event Mask on line 0
</li>
<li class="content" name="fld_40010404.1" onclick="ElemClick('fld_40010404.1');">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Event Mask on line 1
</li>
<li class="content" name="fld_40010404.2" onclick="ElemClick('fld_40010404.2');">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Event Mask on line 2
</li>
<li class="content" name="fld_40010404.3" onclick="ElemClick('fld_40010404.3');">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Event Mask on line 3
</li>
<li class="content" name="fld_40010404.4" onclick="ElemClick('fld_40010404.4');">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Event Mask on line 4
</li>
<li class="content" name="fld_40010404.5" onclick="ElemClick('fld_40010404.5');">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Event Mask on line 5
</li>
<li class="content" name="fld_40010404.6" onclick="ElemClick('fld_40010404.6');">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Event Mask on line 6
</li>
<li class="content" name="fld_40010404.7" onclick="ElemClick('fld_40010404.7');">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Event Mask on line 7
</li>
<li class="content" name="fld_40010404.8" onclick="ElemClick('fld_40010404.8');">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Event Mask on line 8
</li>
<li class="content" name="fld_40010404.9" onclick="ElemClick('fld_40010404.9');">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Event Mask on line 9
</li>
<li class="content" name="fld_40010404.10" onclick="ElemClick('fld_40010404.10');">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Event Mask on line 10
</li>
<li class="content" name="fld_40010404.11" onclick="ElemClick('fld_40010404.11');">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Event Mask on line 11
</li>
<li class="content" name="fld_40010404.12" onclick="ElemClick('fld_40010404.12');">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Event Mask on line 12
</li>
<li class="content" name="fld_40010404.13" onclick="ElemClick('fld_40010404.13');">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Event Mask on line 13
</li>
<li class="content" name="fld_40010404.14" onclick="ElemClick('fld_40010404.14');">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Event Mask on line 14
</li>
<li class="content" name="fld_40010404.15" onclick="ElemClick('fld_40010404.15');">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Event Mask on line 15
</li>
<li class="content" name="fld_40010404.16" onclick="ElemClick('fld_40010404.16');">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Event Mask on line 16
</li>
<li class="content" name="fld_40010404.17" onclick="ElemClick('fld_40010404.17');">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Event Mask on line 17
</li>
<li class="content" name="fld_40010404.19" onclick="ElemClick('fld_40010404.19');">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Event Mask on line 19
</li>
<li class="content" name="fld_40010404.20" onclick="ElemClick('fld_40010404.20');">
[20]<b style="margin: 20px;">MR20</b> (def=0x0)    //    Event Mask on line 20
</li>
<li class="content" name="fld_40010404.21" onclick="ElemClick('fld_40010404.21');">
[21]<b style="margin: 20px;">MR21</b> (def=0x0)    //    Event Mask on line 21
</li>
<li class="content" name="fld_40010404.22" onclick="ElemClick('fld_40010404.22');">
[22]<b style="margin: 20px;">MR22</b> (def=0x0)    //    Event Mask on line 22
</li>
<li class="content" name="fld_40010404.23" onclick="ElemClick('fld_40010404.23');">
[23]<b style="margin: 20px;">MR23</b> (def=0x0)    //    Event Mask on line 23
</li>
<li class="content" name="fld_40010404.24" onclick="ElemClick('fld_40010404.24');">
[24]<b style="margin: 20px;">MR24</b> (def=0x0)    //    Event Mask on line 24
</li>
<li class="content" name="fld_40010404.25" onclick="ElemClick('fld_40010404.25');">
[25]<b style="margin: 20px;">MR25</b> (def=0x0)    //    Event Mask on line 25
</li>
<li class="content" name="fld_40010404.26" onclick="ElemClick('fld_40010404.26');">
[26]<b style="margin: 20px;">MR26</b> (def=0x0)    //    Event Mask on line 26
</li>
</ul>
</details></li>
<li class="content" name="reg_40010408"><details ontoggle="ElemCh('reg_40010408');"><summary>0x40010408<b style="margin: 20px;">RTENR</b>//   Rising Trigger selection register (EXTI_RTENR)</summary>
<ul>
<li class="content" name="fld_40010408.0" onclick="ElemClick('fld_40010408.0');">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Rising trigger event configuration of line 0
</li>
<li class="content" name="fld_40010408.1" onclick="ElemClick('fld_40010408.1');">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Rising trigger event configuration of line 1
</li>
<li class="content" name="fld_40010408.2" onclick="ElemClick('fld_40010408.2');">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Rising trigger event configuration of line 2
</li>
<li class="content" name="fld_40010408.3" onclick="ElemClick('fld_40010408.3');">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Rising trigger event configuration of line 3
</li>
<li class="content" name="fld_40010408.4" onclick="ElemClick('fld_40010408.4');">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Rising trigger event configuration of line 4
</li>
<li class="content" name="fld_40010408.5" onclick="ElemClick('fld_40010408.5');">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Rising trigger event configuration of line 5
</li>
<li class="content" name="fld_40010408.6" onclick="ElemClick('fld_40010408.6');">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Rising trigger event configuration of line 6
</li>
<li class="content" name="fld_40010408.7" onclick="ElemClick('fld_40010408.7');">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Rising trigger event configuration of line 7
</li>
<li class="content" name="fld_40010408.8" onclick="ElemClick('fld_40010408.8');">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Rising trigger event configuration of line 8
</li>
<li class="content" name="fld_40010408.9" onclick="ElemClick('fld_40010408.9');">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Rising trigger event configuration of line 9
</li>
<li class="content" name="fld_40010408.10" onclick="ElemClick('fld_40010408.10');">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Rising trigger event configuration of line 10
</li>
<li class="content" name="fld_40010408.11" onclick="ElemClick('fld_40010408.11');">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Rising trigger event configuration of line 11
</li>
<li class="content" name="fld_40010408.12" onclick="ElemClick('fld_40010408.12');">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Rising trigger event configuration of line 12
</li>
<li class="content" name="fld_40010408.13" onclick="ElemClick('fld_40010408.13');">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Rising trigger event configuration of line 13
</li>
<li class="content" name="fld_40010408.14" onclick="ElemClick('fld_40010408.14');">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Rising trigger event configuration of line 14
</li>
<li class="content" name="fld_40010408.15" onclick="ElemClick('fld_40010408.15');">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Rising trigger event configuration of line 15
</li>
<li class="content" name="fld_40010408.16" onclick="ElemClick('fld_40010408.16');">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Rising trigger event configuration of line 16
</li>
<li class="content" name="fld_40010408.17" onclick="ElemClick('fld_40010408.17');">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Rising trigger event configuration of line 17
</li>
<li class="content" name="fld_40010408.19" onclick="ElemClick('fld_40010408.19');">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Rising trigger event configuration of line 19
</li>
<li class="content" name="fld_40010408.20" onclick="ElemClick('fld_40010408.20');">
[20]<b style="margin: 20px;">TR20</b> (def=0x0)    //    Rising trigger event configuration of line 20
</li>
<li class="content" name="fld_40010408.21" onclick="ElemClick('fld_40010408.21');">
[21]<b style="margin: 20px;">TR21</b> (def=0x0)    //    Rising trigger event configuration of line 21
</li>
<li class="content" name="fld_40010408.22" onclick="ElemClick('fld_40010408.22');">
[22]<b style="margin: 20px;">TR22</b> (def=0x0)    //    Rising trigger event configuration of line 22
</li>
<li class="content" name="fld_40010408.23" onclick="ElemClick('fld_40010408.23');">
[23]<b style="margin: 20px;">TR23</b> (def=0x0)    //    Rising trigger event configuration of line 23
</li>
<li class="content" name="fld_40010408.24" onclick="ElemClick('fld_40010408.24');">
[24]<b style="margin: 20px;">TR24</b> (def=0x0)    //    Rising trigger event configuration of line 24
</li>
<li class="content" name="fld_40010408.25" onclick="ElemClick('fld_40010408.25');">
[25]<b style="margin: 20px;">TR25</b> (def=0x0)    //    Rising trigger event configuration of line 25
</li>
<li class="content" name="fld_40010408.26" onclick="ElemClick('fld_40010408.26');">
[26]<b style="margin: 20px;">TR26</b> (def=0x0)    //    Rising trigger event configuration of line 26
</li>
</ul>
</details></li>
<li class="content" name="reg_4001040C"><details ontoggle="ElemCh('reg_4001040C');"><summary>0x4001040C<b style="margin: 20px;">FTENR</b>//   Falling Trigger selection register (EXTI_FTENR)</summary>
<ul>
<li class="content" name="fld_4001040C.0" onclick="ElemClick('fld_4001040C.0');">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Falling trigger event configuration of line 0
</li>
<li class="content" name="fld_4001040C.1" onclick="ElemClick('fld_4001040C.1');">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Falling trigger event configuration of line 1
</li>
<li class="content" name="fld_4001040C.2" onclick="ElemClick('fld_4001040C.2');">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Falling trigger event configuration of line 2
</li>
<li class="content" name="fld_4001040C.3" onclick="ElemClick('fld_4001040C.3');">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Falling trigger event configuration of line 3
</li>
<li class="content" name="fld_4001040C.4" onclick="ElemClick('fld_4001040C.4');">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Falling trigger event configuration of line 4
</li>
<li class="content" name="fld_4001040C.5" onclick="ElemClick('fld_4001040C.5');">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Falling trigger event configuration of line 5
</li>
<li class="content" name="fld_4001040C.6" onclick="ElemClick('fld_4001040C.6');">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Falling trigger event configuration of line 6
</li>
<li class="content" name="fld_4001040C.7" onclick="ElemClick('fld_4001040C.7');">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Falling trigger event configuration of line 7
</li>
<li class="content" name="fld_4001040C.8" onclick="ElemClick('fld_4001040C.8');">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Falling trigger event configuration of line 8
</li>
<li class="content" name="fld_4001040C.9" onclick="ElemClick('fld_4001040C.9');">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Falling trigger event configuration of line 9
</li>
<li class="content" name="fld_4001040C.10" onclick="ElemClick('fld_4001040C.10');">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Falling trigger event configuration of line 10
</li>
<li class="content" name="fld_4001040C.11" onclick="ElemClick('fld_4001040C.11');">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Falling trigger event configuration of line 11
</li>
<li class="content" name="fld_4001040C.12" onclick="ElemClick('fld_4001040C.12');">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Falling trigger event configuration of line 12
</li>
<li class="content" name="fld_4001040C.13" onclick="ElemClick('fld_4001040C.13');">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Falling trigger event configuration of line 13
</li>
<li class="content" name="fld_4001040C.14" onclick="ElemClick('fld_4001040C.14');">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Falling trigger event configuration of line 14
</li>
<li class="content" name="fld_4001040C.15" onclick="ElemClick('fld_4001040C.15');">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Falling trigger event configuration of line 15
</li>
<li class="content" name="fld_4001040C.16" onclick="ElemClick('fld_4001040C.16');">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Falling trigger event configuration of line 16
</li>
<li class="content" name="fld_4001040C.17" onclick="ElemClick('fld_4001040C.17');">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Falling trigger event configuration of line 17
</li>
<li class="content" name="fld_4001040C.19" onclick="ElemClick('fld_4001040C.19');">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Falling trigger event configuration of line 19
</li>
<li class="content" name="fld_4001040C.20" onclick="ElemClick('fld_4001040C.20');">
[20]<b style="margin: 20px;">TR20</b> (def=0x0)    //    Falling trigger event configuration of line 20
</li>
<li class="content" name="fld_4001040C.21" onclick="ElemClick('fld_4001040C.21');">
[21]<b style="margin: 20px;">TR21</b> (def=0x0)    //    Falling trigger event configuration of line 21
</li>
<li class="content" name="fld_4001040C.22" onclick="ElemClick('fld_4001040C.22');">
[22]<b style="margin: 20px;">TR22</b> (def=0x0)    //    Falling trigger event configuration of line 22
</li>
<li class="content" name="fld_4001040C.23" onclick="ElemClick('fld_4001040C.23');">
[23]<b style="margin: 20px;">TR23</b> (def=0x0)    //    Falling trigger event configuration of line 23
</li>
<li class="content" name="fld_4001040C.24" onclick="ElemClick('fld_4001040C.24');">
[24]<b style="margin: 20px;">TR24</b> (def=0x0)    //    Falling trigger event configuration of line 24
</li>
<li class="content" name="fld_4001040C.25" onclick="ElemClick('fld_4001040C.25');">
[25]<b style="margin: 20px;">TR25</b> (def=0x0)    //    Falling trigger event configuration of line 25
</li>
<li class="content" name="fld_4001040C.26" onclick="ElemClick('fld_4001040C.26');">
[26]<b style="margin: 20px;">TR26</b> (def=0x0)    //    Falling trigger event configuration of line 26
</li>
</ul>
</details></li>
<li class="content" name="reg_40010410"><details ontoggle="ElemCh('reg_40010410');"><summary>0x40010410<b style="margin: 20px;">SWIEVR</b>//   Software interrupt event register (EXTI_SWIEVR)</summary>
<ul>
<li class="content" name="fld_40010410.0" onclick="ElemClick('fld_40010410.0');">
[0]<b style="margin: 20px;">SWIER0</b> (def=0x0)    //    Software Interrupt on line 0
</li>
<li class="content" name="fld_40010410.1" onclick="ElemClick('fld_40010410.1');">
[1]<b style="margin: 20px;">SWIER1</b> (def=0x0)    //    Software Interrupt on line 1
</li>
<li class="content" name="fld_40010410.2" onclick="ElemClick('fld_40010410.2');">
[2]<b style="margin: 20px;">SWIER2</b> (def=0x0)    //    Software Interrupt on line 2
</li>
<li class="content" name="fld_40010410.3" onclick="ElemClick('fld_40010410.3');">
[3]<b style="margin: 20px;">SWIER3</b> (def=0x0)    //    Software Interrupt on line 3
</li>
<li class="content" name="fld_40010410.4" onclick="ElemClick('fld_40010410.4');">
[4]<b style="margin: 20px;">SWIER4</b> (def=0x0)    //    Software Interrupt on line 4
</li>
<li class="content" name="fld_40010410.5" onclick="ElemClick('fld_40010410.5');">
[5]<b style="margin: 20px;">SWIER5</b> (def=0x0)    //    Software Interrupt on line 5
</li>
<li class="content" name="fld_40010410.6" onclick="ElemClick('fld_40010410.6');">
[6]<b style="margin: 20px;">SWIER6</b> (def=0x0)    //    Software Interrupt on line 6
</li>
<li class="content" name="fld_40010410.7" onclick="ElemClick('fld_40010410.7');">
[7]<b style="margin: 20px;">SWIER7</b> (def=0x0)    //    Software Interrupt on line 7
</li>
<li class="content" name="fld_40010410.8" onclick="ElemClick('fld_40010410.8');">
[8]<b style="margin: 20px;">SWIER8</b> (def=0x0)    //    Software Interrupt on line 8
</li>
<li class="content" name="fld_40010410.9" onclick="ElemClick('fld_40010410.9');">
[9]<b style="margin: 20px;">SWIER9</b> (def=0x0)    //    Software Interrupt on line 9
</li>
<li class="content" name="fld_40010410.10" onclick="ElemClick('fld_40010410.10');">
[10]<b style="margin: 20px;">SWIER10</b> (def=0x0)    //    Software Interrupt on line 10
</li>
<li class="content" name="fld_40010410.11" onclick="ElemClick('fld_40010410.11');">
[11]<b style="margin: 20px;">SWIER11</b> (def=0x0)    //    Software Interrupt on line 11
</li>
<li class="content" name="fld_40010410.12" onclick="ElemClick('fld_40010410.12');">
[12]<b style="margin: 20px;">SWIER12</b> (def=0x0)    //    Software Interrupt on line 12
</li>
<li class="content" name="fld_40010410.13" onclick="ElemClick('fld_40010410.13');">
[13]<b style="margin: 20px;">SWIER13</b> (def=0x0)    //    Software Interrupt on line 13
</li>
<li class="content" name="fld_40010410.14" onclick="ElemClick('fld_40010410.14');">
[14]<b style="margin: 20px;">SWIER14</b> (def=0x0)    //    Software Interrupt on line 14
</li>
<li class="content" name="fld_40010410.15" onclick="ElemClick('fld_40010410.15');">
[15]<b style="margin: 20px;">SWIER15</b> (def=0x0)    //    Software Interrupt on line 15
</li>
<li class="content" name="fld_40010410.16" onclick="ElemClick('fld_40010410.16');">
[16]<b style="margin: 20px;">SWIER16</b> (def=0x0)    //    Software Interrupt on line 16
</li>
<li class="content" name="fld_40010410.17" onclick="ElemClick('fld_40010410.17');">
[17]<b style="margin: 20px;">SWIER17</b> (def=0x0)    //    Software Interrupt on line 17
</li>
<li class="content" name="fld_40010410.19" onclick="ElemClick('fld_40010410.19');">
[19]<b style="margin: 20px;">SWIER19</b> (def=0x0)    //    Software Interrupt on line 19
</li>
<li class="content" name="fld_40010410.20" onclick="ElemClick('fld_40010410.20');">
[20]<b style="margin: 20px;">SWIER20</b> (def=0x0)    //    Software Interrupt on line 20
</li>
<li class="content" name="fld_40010410.21" onclick="ElemClick('fld_40010410.21');">
[21]<b style="margin: 20px;">SWIER21</b> (def=0x0)    //    Software Interrupt on line 21
</li>
<li class="content" name="fld_40010410.22" onclick="ElemClick('fld_40010410.22');">
[22]<b style="margin: 20px;">SWIER22</b> (def=0x0)    //    Software Interrupt on line 22
</li>
<li class="content" name="fld_40010410.23" onclick="ElemClick('fld_40010410.23');">
[23]<b style="margin: 20px;">SWIER23</b> (def=0x0)    //    Software Interrupt on line 23
</li>
<li class="content" name="fld_40010410.24" onclick="ElemClick('fld_40010410.24');">
[24]<b style="margin: 20px;">SWIER24</b> (def=0x0)    //    Software Interrupt on line 24
</li>
<li class="content" name="fld_40010410.25" onclick="ElemClick('fld_40010410.25');">
[25]<b style="margin: 20px;">SWIER25</b> (def=0x0)    //    Software Interrupt on line 25
</li>
<li class="content" name="fld_40010410.26" onclick="ElemClick('fld_40010410.26');">
[26]<b style="margin: 20px;">SWIER26</b> (def=0x0)    //    Software Interrupt on line 26
</li>
</ul>
</details></li>
<li class="content" name="reg_40010414"><details ontoggle="ElemCh('reg_40010414');"><summary>0x40010414<b style="margin: 20px;">INTFR</b>//   interrupt flag register (EXTI_INTFR)</summary>
<ul>
<li class="content" name="fld_40010414.0" onclick="ElemClick('fld_40010414.0');">
[0]<b style="margin: 20px;">IF0</b> (def=0x0)    //    interrupt flag bit 0
</li>
<li class="content" name="fld_40010414.1" onclick="ElemClick('fld_40010414.1');">
[1]<b style="margin: 20px;">IF1</b> (def=0x0)    //    interrupt flag bit 1
</li>
<li class="content" name="fld_40010414.2" onclick="ElemClick('fld_40010414.2');">
[2]<b style="margin: 20px;">IF2</b> (def=0x0)    //    interrupt flag bit 2
</li>
<li class="content" name="fld_40010414.3" onclick="ElemClick('fld_40010414.3');">
[3]<b style="margin: 20px;">IF3</b> (def=0x0)    //    interrupt flag bit 3
</li>
<li class="content" name="fld_40010414.4" onclick="ElemClick('fld_40010414.4');">
[4]<b style="margin: 20px;">IF4</b> (def=0x0)    //    interrupt flag bit 4
</li>
<li class="content" name="fld_40010414.5" onclick="ElemClick('fld_40010414.5');">
[5]<b style="margin: 20px;">IF5</b> (def=0x0)    //    interrupt flag bit 5
</li>
<li class="content" name="fld_40010414.6" onclick="ElemClick('fld_40010414.6');">
[6]<b style="margin: 20px;">IF6</b> (def=0x0)    //    interrupt flag bit 6
</li>
<li class="content" name="fld_40010414.7" onclick="ElemClick('fld_40010414.7');">
[7]<b style="margin: 20px;">IF7</b> (def=0x0)    //    interrupt flag bit 7
</li>
<li class="content" name="fld_40010414.8" onclick="ElemClick('fld_40010414.8');">
[8]<b style="margin: 20px;">IF8</b> (def=0x0)    //    interrupt flag bit 8
</li>
<li class="content" name="fld_40010414.9" onclick="ElemClick('fld_40010414.9');">
[9]<b style="margin: 20px;">IF9</b> (def=0x0)    //    interrupt flag bit 9
</li>
<li class="content" name="fld_40010414.10" onclick="ElemClick('fld_40010414.10');">
[10]<b style="margin: 20px;">IF10</b> (def=0x0)    //    interrupt flag bit 10
</li>
<li class="content" name="fld_40010414.11" onclick="ElemClick('fld_40010414.11');">
[11]<b style="margin: 20px;">IF11</b> (def=0x0)    //    interrupt flag bit 11
</li>
<li class="content" name="fld_40010414.12" onclick="ElemClick('fld_40010414.12');">
[12]<b style="margin: 20px;">IF12</b> (def=0x0)    //    interrupt flag bit 12
</li>
<li class="content" name="fld_40010414.13" onclick="ElemClick('fld_40010414.13');">
[13]<b style="margin: 20px;">IF13</b> (def=0x0)    //    interrupt flag bit 13
</li>
<li class="content" name="fld_40010414.14" onclick="ElemClick('fld_40010414.14');">
[14]<b style="margin: 20px;">IF14</b> (def=0x0)    //    interrupt flag bit 14
</li>
<li class="content" name="fld_40010414.15" onclick="ElemClick('fld_40010414.15');">
[15]<b style="margin: 20px;">IF15</b> (def=0x0)    //    interrupt flag bit 15
</li>
<li class="content" name="fld_40010414.16" onclick="ElemClick('fld_40010414.16');">
[16]<b style="margin: 20px;">IF16</b> (def=0x0)    //    interrupt flag bit 16
</li>
<li class="content" name="fld_40010414.17" onclick="ElemClick('fld_40010414.17');">
[17]<b style="margin: 20px;">IF17</b> (def=0x0)    //    interrupt flag bit 17
</li>
<li class="content" name="fld_40010414.19" onclick="ElemClick('fld_40010414.19');">
[19]<b style="margin: 20px;">IF19</b> (def=0x0)    //    interrupt flag bit 19
</li>
<li class="content" name="fld_40010414.20" onclick="ElemClick('fld_40010414.20');">
[20]<b style="margin: 20px;">IF20</b> (def=0x0)    //    interrupt flag bit 20
</li>
<li class="content" name="fld_40010414.21" onclick="ElemClick('fld_40010414.21');">
[21]<b style="margin: 20px;">IF21</b> (def=0x0)    //    interrupt flag bit 21
</li>
<li class="content" name="fld_40010414.22" onclick="ElemClick('fld_40010414.22');">
[22]<b style="margin: 20px;">IF22</b> (def=0x0)    //    interrupt flag bit 22
</li>
<li class="content" name="fld_40010414.23" onclick="ElemClick('fld_40010414.23');">
[23]<b style="margin: 20px;">IF23</b> (def=0x0)    //    interrupt flag bit 23
</li>
<li class="content" name="fld_40010414.24" onclick="ElemClick('fld_40010414.24');">
[24]<b style="margin: 20px;">IF24</b> (def=0x0)    //    interrupt flag bit 24
</li>
<li class="content" name="fld_40010414.25" onclick="ElemClick('fld_40010414.25');">
[25]<b style="margin: 20px;">IF25</b> (def=0x0)    //    interrupt flag bit 25
</li>
<li class="content" name="fld_40010414.26" onclick="ElemClick('fld_40010414.26');">
[26]<b style="margin: 20px;">IF26</b> (def=0x0)    //    interrupt flag bit 26
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40010400.36" onclick="ElemClick('isr_40010400.36');">[36]  <b>EXTI7_0</b>    //    EXTI Line[7:0] interrupt</li>
<li class="content" name="isr_40010400.33" onclick="ElemClick('isr_40010400.33');">[33]  <b>EXTI15_8</b>    //    EXTI Line[15:8] interrupts</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40017800"><details ontoggle="ElemCh('per_40017800');"><summary>0x40017800<b style="margin: 20px;">OPA</b>// OPA configuration</summary>
<ul>
<li class="content" name="reg_40017800"><details ontoggle="ElemCh('reg_40017800');"><summary>0x40017800<b style="margin: 20px;">OPA_CTLR1</b>//   OPA Control Register 1</summary>
<ul>
<li class="content" name="fld_40017800.0" onclick="ElemClick('fld_40017800.0');">
[0]<b style="margin: 20px;">EN1</b> (def=0x0)    //    OPA1 enable
</li>
<li class="content" name="fld_40017800.1" onclick="ElemClick('fld_40017800.1');">
[1:2]<b style="margin: 20px;">MODE1</b> (def=0x3)    //    OPA1 Output Channel Selection
</li>
<li class="content" name="fld_40017800.3" onclick="ElemClick('fld_40017800.3');">
[3]<b style="margin: 20px;">PSEL1</b> (def=0x0)    //    OPA1 Positive Channel Selection
</li>
<li class="content" name="fld_40017800.4" onclick="ElemClick('fld_40017800.4');">
[4:6]<b style="margin: 20px;">NSEL1</b> (def=0x7)    //    OPA1 Negative Channel Selection vs. PGA Gain Selection
</li>
<li class="content" name="fld_40017800.8" onclick="ElemClick('fld_40017800.8');">
[8]<b style="margin: 20px;">FB_EN1</b> (def=0x0)    //    OPA1's PGA mode feedback enable
</li>
<li class="content" name="fld_40017800.9" onclick="ElemClick('fld_40017800.9');">
[9]<b style="margin: 20px;">PGADIF1</b> (def=0x0)    //    OPA1 is used with NSEL1 as PGA and the N-terminal is connected to OPA1_CHN1 (PA7)
</li>
<li class="content" name="fld_40017800.10" onclick="ElemClick('fld_40017800.10');">
[10]<b style="margin: 20px;">HS1</b> (def=0x0)    //    OPA1 high-speed mode enables
</li>
</ul>
</details></li>
<li class="content" name="reg_40017804"><details ontoggle="ElemCh('reg_40017804');"><summary>0x40017804<b style="margin: 20px;">OPA_CTLR2</b>//   OPA Control Register 2</summary>
<ul>
<li class="content" name="fld_40017804.0" onclick="ElemClick('fld_40017804.0');">
[0]<b style="margin: 20px;">EN2</b> (def=0x0)    //    OPA2 enable
</li>
<li class="content" name="fld_40017804.1" onclick="ElemClick('fld_40017804.1');">
[1:2]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    OPA2 Output Channel Selection
</li>
<li class="content" name="fld_40017804.3" onclick="ElemClick('fld_40017804.3');">
[3]<b style="margin: 20px;">PSEL2</b> (def=0x0)    //    OPA2 Positive Channel Selection
</li>
<li class="content" name="fld_40017804.4" onclick="ElemClick('fld_40017804.4');">
[4:6]<b style="margin: 20px;">NSEL2</b> (def=0x7)    //    OPA2 Negative Channel Selection vs. PGA Gain Selection
</li>
<li class="content" name="fld_40017804.8" onclick="ElemClick('fld_40017804.8');">
[8]<b style="margin: 20px;">FB_EN2</b> (def=0x0)    //    OPA2's PGA mode feedback enable
</li>
<li class="content" name="fld_40017804.9" onclick="ElemClick('fld_40017804.9');">
[9]<b style="margin: 20px;">PGADIF1</b> (def=0x0)    //    OPA2 is used with NSEL1 as PGA and the N-terminal is connected to OPA2_CHN1 (PA7)
</li>
<li class="content" name="fld_40017804.10" onclick="ElemClick('fld_40017804.10');">
[10]<b style="margin: 20px;">HS2</b> (def=0x0)    //    OPA2 high-speed mode enables
</li>
</ul>
</details></li>
<li class="content" name="reg_40017808"><details ontoggle="ElemCh('reg_40017808');"><summary>0x40017808<b style="margin: 20px;">OPA_CTLR3</b>//   OPA Control Register 3</summary>
<ul>
<li class="content" name="fld_40017808.0" onclick="ElemClick('fld_40017808.0');">
[0]<b style="margin: 20px;">EN3</b> (def=0x0)    //    OPA3 enable
</li>
<li class="content" name="fld_40017808.1" onclick="ElemClick('fld_40017808.1');">
[1:2]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    OPA3 Output Channel Selection
</li>
<li class="content" name="fld_40017808.3" onclick="ElemClick('fld_40017808.3');">
[3]<b style="margin: 20px;">PSEL3</b> (def=0x0)    //    OPA3 Positive Channel Selection
</li>
<li class="content" name="fld_40017808.4" onclick="ElemClick('fld_40017808.4');">
[4:6]<b style="margin: 20px;">NSEL3</b> (def=0x7)    //    OPA3 Negative Channel Selection vs. PGA Gain Selection
</li>
<li class="content" name="fld_40017808.8" onclick="ElemClick('fld_40017808.8');">
[8]<b style="margin: 20px;">FB_EN3</b> (def=0x0)    //    OPA3's PGA mode feedback enable
</li>
<li class="content" name="fld_40017808.9" onclick="ElemClick('fld_40017808.9');">
[9]<b style="margin: 20px;">PGADIF3</b> (def=0x0)    //    OPA3 is used with NSEL1 as PGA and the N-terminal is connected to OPA3_CHN1 (PA7)
</li>
<li class="content" name="fld_40017808.10" onclick="ElemClick('fld_40017808.10');">
[10]<b style="margin: 20px;">HS3</b> (def=0x0)    //    OPA3 high-speed mode enables
</li>
</ul>
</details></li>
<li class="content" name="reg_4001780C"><details ontoggle="ElemCh('reg_4001780C');"><summary>0x4001780C<b style="margin: 20px;">CMP_CTLR</b>//   CMP Control Registers</summary>
<ul>
<li class="content" name="fld_4001780C.0" onclick="ElemClick('fld_4001780C.0');">
[0:1]<b style="margin: 20px;">PSEL</b> (def=0x3)    //    CMP Positive Channel Selection Bits
</li>
<li class="content" name="fld_4001780C.2" onclick="ElemClick('fld_4001780C.2');">
[2:3]<b style="margin: 20px;">NSEL</b> (def=0x3)    //    CMP Negative End Channel Selection Bits
</li>
<li class="content" name="fld_4001780C.4" onclick="ElemClick('fld_4001780C.4');">
[4:7]<b style="margin: 20px;">MODE</b> (def=0xF)    //    CMP Output Channel Selection
</li>
<li class="content" name="fld_4001780C.8" onclick="ElemClick('fld_4001780C.8');">
[8]<b style="margin: 20px;">EN</b> (def=0x0)    //    CMP enables
</li>
<li class="content" name="fld_4001780C.9" onclick="ElemClick('fld_4001780C.9');">
[9:10]<b style="margin: 20px;">HYPSEL</b> (def=0x0)    //    CMP hysteresis voltage selector
</li>
<li class="content" name="fld_4001780C.11" onclick="ElemClick('fld_4001780C.11');">
[11:12]<b style="margin: 20px;">VREF</b> (def=0x0)    //    CMP Internal Bias Voltage Selector
</li>
<li class="content" name="fld_4001780C.13" onclick="ElemClick('fld_4001780C.13');">
[13]<b style="margin: 20px;">FILT_EN</b> (def=0x0)    //    CMP Digital Filtering Enable
</li>
<li class="content" name="fld_4001780C.16" onclick="ElemClick('fld_4001780C.16');">
[16:24]<b style="margin: 20px;">FILT_CFG</b> (def=0x0)    //    CMP filter sampling interval configuration
</li>
<li class="content" name="fld_4001780C.28" onclick="ElemClick('fld_4001780C.28');">
[28:30]<b style="margin: 20px;">FILT_BASE</b> (def=0x0)    //    CMP filtering sampling time base configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40017810"><details ontoggle="ElemCh('reg_40017810');"><summary>0x40017810<b style="margin: 20px;">CMP_STATR</b>//   CMP Status Registers</summary>
<ul>
<li class="content" name="fld_40017810.0" onclick="ElemClick('fld_40017810.0');">
[0]<b style="margin: 20px;">OUT_FILT</b> (def=0x0)    //    CMP Output
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40014800"><details ontoggle="ElemCh('per_40014800');"><summary>0x40014800<b style="margin: 20px;">LTDC</b>// LCD-TFT Controller</summary>
<ul>
<li class="content" name="reg_40014800"><details ontoggle="ElemCh('reg_40014800');"><summary>0x40014800<b style="margin: 20px;">SSCR</b>//   Synchronization Size Configuration Register</summary>
<ul>
<li class="content" name="fld_40014800.16" onclick="ElemClick('fld_40014800.16');">
[16:27]<b style="margin: 20px;">HSW</b> (def=0x0)    //    Horizontal Synchronization Width (in units of pixel clock period)
</li>
<li class="content" name="fld_40014800.0" onclick="ElemClick('fld_40014800.0');">
[0:10]<b style="margin: 20px;">VSH</b> (def=0x0)    //    Vertical Synchronization Height (in units of horizontal scan line)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014804"><details ontoggle="ElemCh('reg_40014804');"><summary>0x40014804<b style="margin: 20px;">BPCR</b>//   Back Porch Configuration Register</summary>
<ul>
<li class="content" name="fld_40014804.16" onclick="ElemClick('fld_40014804.16');">
[16:27]<b style="margin: 20px;">AHBP</b> (def=0x0)    //    Accumulated Horizontal back porch (in units of pixel clock period)
</li>
<li class="content" name="fld_40014804.0" onclick="ElemClick('fld_40014804.0');">
[0:10]<b style="margin: 20px;">AVBP</b> (def=0x0)    //    Accumulated Vertical back porch (in units of horizontal scan line)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014808"><details ontoggle="ElemCh('reg_40014808');"><summary>0x40014808<b style="margin: 20px;">AWCR</b>//   Active Width Configuration Register</summary>
<ul>
<li class="content" name="fld_40014808.16" onclick="ElemClick('fld_40014808.16');">
[16:27]<b style="margin: 20px;">AAW</b> (def=0x0)    //    Accumulated Active Width (in units of pixel clock period)
</li>
<li class="content" name="fld_40014808.0" onclick="ElemClick('fld_40014808.0');">
[0:10]<b style="margin: 20px;">AAH</b> (def=0x0)    //    Accumulated Active Height (in units of horizontal scan line)
</li>
</ul>
</details></li>
<li class="content" name="reg_4001480C"><details ontoggle="ElemCh('reg_4001480C');"><summary>0x4001480C<b style="margin: 20px;">TWCR</b>//   Total Width Configuration Register</summary>
<ul>
<li class="content" name="fld_4001480C.16" onclick="ElemClick('fld_4001480C.16');">
[16:27]<b style="margin: 20px;">TOTALW</b> (def=0x0)    //    Total Width (in units of pixel clock period)
</li>
<li class="content" name="fld_4001480C.0" onclick="ElemClick('fld_4001480C.0');">
[0:10]<b style="margin: 20px;">TOTALH</b> (def=0x0)    //    Total Height (in units of horizontal scan line)
</li>
</ul>
</details></li>
<li class="content" name="reg_40014810"><details ontoggle="ElemCh('reg_40014810');"><summary>0x40014810<b style="margin: 20px;">GCR</b>//   Global Control Register</summary>
<ul>
<li class="content" name="fld_40014810.31" onclick="ElemClick('fld_40014810.31');">
[31]<b style="margin: 20px;">HSPOL</b> (def=0x0)    //    Horizontal Synchronization Polarity
</li>
<li class="content" name="fld_40014810.30" onclick="ElemClick('fld_40014810.30');">
[30]<b style="margin: 20px;">VSPOL</b> (def=0x0)    //    Vertical Synchronization Polarity
</li>
<li class="content" name="fld_40014810.29" onclick="ElemClick('fld_40014810.29');">
[29]<b style="margin: 20px;">DEPOL</b> (def=0x0)    //    Data Enable Polarity
</li>
<li class="content" name="fld_40014810.28" onclick="ElemClick('fld_40014810.28');">
[28]<b style="margin: 20px;">PCPOL</b> (def=0x0)    //    Pixel Clock Polarity
</li>
<li class="content" name="fld_40014810.16" onclick="ElemClick('fld_40014810.16');">
[16]<b style="margin: 20px;">DEN</b> (def=0x0)    //    Dither Enable
</li>
<li class="content" name="fld_40014810.12" onclick="ElemClick('fld_40014810.12');">
[12:14]<b style="margin: 20px;">DRW</b> (def=0x2)    //    Dither Red Width
</li>
<li class="content" name="fld_40014810.8" onclick="ElemClick('fld_40014810.8');">
[8:10]<b style="margin: 20px;">DGW</b> (def=0x2)    //    Dither Green Width
</li>
<li class="content" name="fld_40014810.4" onclick="ElemClick('fld_40014810.4');">
[4:6]<b style="margin: 20px;">DBW</b> (def=0x2)    //    Dither Blue Width
</li>
<li class="content" name="fld_40014810.0" onclick="ElemClick('fld_40014810.0');">
[0]<b style="margin: 20px;">LTDCEN</b> (def=0x0)    //    LCD-TFT controller enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40014814"><details ontoggle="ElemCh('reg_40014814');"><summary>0x40014814<b style="margin: 20px;">SRCR</b>//   Shadow Reload Configuration Register</summary>
<ul>
<li class="content" name="fld_40014814.1" onclick="ElemClick('fld_40014814.1');">
[1]<b style="margin: 20px;">VBR</b> (def=0x0)    //    Vertical Blanking Reload
</li>
<li class="content" name="fld_40014814.0" onclick="ElemClick('fld_40014814.0');">
[0]<b style="margin: 20px;">IMR</b> (def=0x0)    //    Immediate Reload
</li>
</ul>
</details></li>
<li class="content" name="reg_40014818"><details ontoggle="ElemCh('reg_40014818');"><summary>0x40014818<b style="margin: 20px;">BCCR</b>//   Background Color Configuration Register</summary>
<ul>
<li class="content" name="fld_40014818.0" onclick="ElemClick('fld_40014818.0');">
[0:7]<b style="margin: 20px;">BCBLUE</b> (def=0x0)    //    Background Color Blue value
</li>
<li class="content" name="fld_40014818.8" onclick="ElemClick('fld_40014818.8');">
[8:15]<b style="margin: 20px;">BCGREEN</b> (def=0x0)    //    Background Color Green value
</li>
<li class="content" name="fld_40014818.16" onclick="ElemClick('fld_40014818.16');">
[16:23]<b style="margin: 20px;">BCRED</b> (def=0x0)    //    Background Color Red value
</li>
</ul>
</details></li>
<li class="content" name="reg_4001481C"><details ontoggle="ElemCh('reg_4001481C');"><summary>0x4001481C<b style="margin: 20px;">IER</b>//   Interrupt Enable Register</summary>
<ul>
<li class="content" name="fld_4001481C.3" onclick="ElemClick('fld_4001481C.3');">
[3]<b style="margin: 20px;">RRIE</b> (def=0x0)    //    Register Reload interrupt enable
</li>
<li class="content" name="fld_4001481C.1" onclick="ElemClick('fld_4001481C.1');">
[1]<b style="margin: 20px;">FUIE</b> (def=0x0)    //    FIFO Underrun Interrupt Enable
</li>
<li class="content" name="fld_4001481C.0" onclick="ElemClick('fld_4001481C.0');">
[0]<b style="margin: 20px;">LIE</b> (def=0x0)    //    Line Interrupt Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014820"><details ontoggle="ElemCh('reg_40014820');"><summary>0x40014820<b style="margin: 20px;">ISR</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_40014820.3" onclick="ElemClick('fld_40014820.3');">
[3]<b style="margin: 20px;">RRIF</b> (def=0x0)    //    Register Reload Interrupt Flag
</li>
<li class="content" name="fld_40014820.1" onclick="ElemClick('fld_40014820.1');">
[1]<b style="margin: 20px;">FUIF</b> (def=0x0)    //    FIFO Underrun Interrupt flag
</li>
<li class="content" name="fld_40014820.0" onclick="ElemClick('fld_40014820.0');">
[0]<b style="margin: 20px;">LIF</b> (def=0x0)    //    Line Interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40014824"><details ontoggle="ElemCh('reg_40014824');"><summary>0x40014824<b style="margin: 20px;">ICR</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_40014824.3" onclick="ElemClick('fld_40014824.3');">
[3]<b style="margin: 20px;">CRRIF</b> (def=0x0)    //    Clears Register Reload Interrupt Flag
</li>
<li class="content" name="fld_40014824.1" onclick="ElemClick('fld_40014824.1');">
[1]<b style="margin: 20px;">CFUIF</b> (def=0x0)    //    Clears the FIFO Underrun Interrupt flag
</li>
<li class="content" name="fld_40014824.0" onclick="ElemClick('fld_40014824.0');">
[0]<b style="margin: 20px;">CLIF</b> (def=0x0)    //    Clears the Line Interrupt Flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40014828"><details ontoggle="ElemCh('reg_40014828');"><summary>0x40014828<b style="margin: 20px;">LIPCR</b>//   Line Interrupt Position Configuration Register</summary>
<ul>
<li class="content" name="fld_40014828.0" onclick="ElemClick('fld_40014828.0');">
[0:10]<b style="margin: 20px;">LIPOS</b> (def=0x0)    //    Line Interrupt Position
</li>
</ul>
</details></li>
<li class="content" name="reg_4001482C"><details ontoggle="ElemCh('reg_4001482C');"><summary>0x4001482C<b style="margin: 20px;">CPSR</b>//   Current Position Status Register</summary>
<ul>
<li class="content" name="fld_4001482C.16" onclick="ElemClick('fld_4001482C.16');">
[16:31]<b style="margin: 20px;">CXPOS</b> (def=0x0)    //    Current X Position
</li>
<li class="content" name="fld_4001482C.0" onclick="ElemClick('fld_4001482C.0');">
[0:15]<b style="margin: 20px;">CYPOS</b> (def=0x0)    //    Current Y Position
</li>
</ul>
</details></li>
<li class="content" name="reg_40014830"><details ontoggle="ElemCh('reg_40014830');"><summary>0x40014830<b style="margin: 20px;">CDSR</b>//   Current Display Status Register</summary>
<ul>
<li class="content" name="fld_40014830.3" onclick="ElemClick('fld_40014830.3');">
[3]<b style="margin: 20px;">HSYNCS</b> (def=0x1)    //    Horizontal Synchronization display Status
</li>
<li class="content" name="fld_40014830.2" onclick="ElemClick('fld_40014830.2');">
[2]<b style="margin: 20px;">VSYNCS</b> (def=0x1)    //    Vertical Synchronization display Status
</li>
<li class="content" name="fld_40014830.1" onclick="ElemClick('fld_40014830.1');">
[1]<b style="margin: 20px;">HDES</b> (def=0x1)    //    Horizontal Data Enable display Status
</li>
<li class="content" name="fld_40014830.0" onclick="ElemClick('fld_40014830.0');">
[0]<b style="margin: 20px;">VDES</b> (def=0x1)    //    Vertical Data Enable display Status
</li>
</ul>
</details></li>
<li class="content" name="reg_40014834"><details ontoggle="ElemCh('reg_40014834');"><summary>0x40014834<b style="margin: 20px;">L1CR</b>//   Layerx Control Register</summary>
<ul>
<li class="content" name="fld_40014834.4" onclick="ElemClick('fld_40014834.4');">
[4]<b style="margin: 20px;">CLUTEN</b> (def=0x0)    //    Color Look-Up Table Enable
</li>
<li class="content" name="fld_40014834.1" onclick="ElemClick('fld_40014834.1');">
[1]<b style="margin: 20px;">COLKEN</b> (def=0x0)    //    Color Keying Enable
</li>
<li class="content" name="fld_40014834.0" onclick="ElemClick('fld_40014834.0');">
[0]<b style="margin: 20px;">LEN</b> (def=0x0)    //    Layer Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014838"><details ontoggle="ElemCh('reg_40014838');"><summary>0x40014838<b style="margin: 20px;">L1WHPCR</b>//   Layerx Window Horizontal Position Configuration Register</summary>
<ul>
<li class="content" name="fld_40014838.16" onclick="ElemClick('fld_40014838.16');">
[16:27]<b style="margin: 20px;">WHSPPOS</b> (def=0x0)    //    Window Horizontal Stop Position
</li>
<li class="content" name="fld_40014838.0" onclick="ElemClick('fld_40014838.0');">
[0:11]<b style="margin: 20px;">WHSTPOS</b> (def=0x0)    //    Window Horizontal Start Position
</li>
</ul>
</details></li>
<li class="content" name="reg_4001483C"><details ontoggle="ElemCh('reg_4001483C');"><summary>0x4001483C<b style="margin: 20px;">L1WVPCR</b>//   Layerx Window Vertical Position Configuration Register</summary>
<ul>
<li class="content" name="fld_4001483C.16" onclick="ElemClick('fld_4001483C.16');">
[16:26]<b style="margin: 20px;">WVSPPOS</b> (def=0x0)    //    Window Vertical Stop Position
</li>
<li class="content" name="fld_4001483C.0" onclick="ElemClick('fld_4001483C.0');">
[0:10]<b style="margin: 20px;">WVSTPOS</b> (def=0x0)    //    Window Vertical Start Position
</li>
</ul>
</details></li>
<li class="content" name="reg_40014840"><details ontoggle="ElemCh('reg_40014840');"><summary>0x40014840<b style="margin: 20px;">L1CKCR</b>//   Layerx Color Keying Configuration Register</summary>
<ul>
<li class="content" name="fld_40014840.16" onclick="ElemClick('fld_40014840.16');">
[16:23]<b style="margin: 20px;">CKRED</b> (def=0x0)    //    Color Key Red value
</li>
<li class="content" name="fld_40014840.8" onclick="ElemClick('fld_40014840.8');">
[8:15]<b style="margin: 20px;">CKGREEN</b> (def=0x0)    //    Color Key Green value
</li>
<li class="content" name="fld_40014840.0" onclick="ElemClick('fld_40014840.0');">
[0:7]<b style="margin: 20px;">CKBLUE</b> (def=0x0)    //    Color Key Blue value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014844"><details ontoggle="ElemCh('reg_40014844');"><summary>0x40014844<b style="margin: 20px;">L1PFCR</b>//   Layerx Pixel Format Configuration Register</summary>
<ul>
<li class="content" name="fld_40014844.0" onclick="ElemClick('fld_40014844.0');">
[0:2]<b style="margin: 20px;">PF</b> (def=0x0)    //    Pixel Format
</li>
</ul>
</details></li>
<li class="content" name="reg_40014848"><details ontoggle="ElemCh('reg_40014848');"><summary>0x40014848<b style="margin: 20px;">L1CACR</b>//   Layerx Constant Alpha Configuration Register</summary>
<ul>
<li class="content" name="fld_40014848.0" onclick="ElemClick('fld_40014848.0');">
[0:7]<b style="margin: 20px;">CONSTA</b> (def=0x0)    //    Constant Alpha
</li>
</ul>
</details></li>
<li class="content" name="reg_4001484C"><details ontoggle="ElemCh('reg_4001484C');"><summary>0x4001484C<b style="margin: 20px;">L1DCCR</b>//   Layerx Default Color Configuration Register</summary>
<ul>
<li class="content" name="fld_4001484C.24" onclick="ElemClick('fld_4001484C.24');">
[24:31]<b style="margin: 20px;">DCALPHA</b> (def=0x0)    //    Default Color Alpha
</li>
<li class="content" name="fld_4001484C.16" onclick="ElemClick('fld_4001484C.16');">
[16:23]<b style="margin: 20px;">DCRED</b> (def=0x0)    //    Default Color Red
</li>
<li class="content" name="fld_4001484C.8" onclick="ElemClick('fld_4001484C.8');">
[8:15]<b style="margin: 20px;">DCGREEN</b> (def=0x0)    //    Default Color Green
</li>
<li class="content" name="fld_4001484C.0" onclick="ElemClick('fld_4001484C.0');">
[0:7]<b style="margin: 20px;">DCBLUE</b> (def=0x0)    //    Default Color Blue
</li>
</ul>
</details></li>
<li class="content" name="reg_40014850"><details ontoggle="ElemCh('reg_40014850');"><summary>0x40014850<b style="margin: 20px;">L1BFCR</b>//   Layerx Blending Factors Configuration Register</summary>
<ul>
<li class="content" name="fld_40014850.8" onclick="ElemClick('fld_40014850.8');">
[8:10]<b style="margin: 20px;">BF1</b> (def=0x6)    //    Blending Factor 1
</li>
<li class="content" name="fld_40014850.0" onclick="ElemClick('fld_40014850.0');">
[0:2]<b style="margin: 20px;">BF2</b> (def=0x7)    //    Blending Factor 2
</li>
</ul>
</details></li>
<li class="content" name="reg_40014854"><details ontoggle="ElemCh('reg_40014854');"><summary>0x40014854<b style="margin: 20px;">L1CFBAR</b>//   Layerx Color Frame Buffer Address Register</summary>
<ul>
<li class="content" name="fld_40014854.0" onclick="ElemClick('fld_40014854.0');">
[0:31]<b style="margin: 20px;">CFBADD</b> (def=0x0)    //    Color Frame Buffer Start Address
</li>
</ul>
</details></li>
<li class="content" name="reg_40014858"><details ontoggle="ElemCh('reg_40014858');"><summary>0x40014858<b style="margin: 20px;">L1CFBLR</b>//   Layerx Color Frame Buffer Length Register</summary>
<ul>
<li class="content" name="fld_40014858.16" onclick="ElemClick('fld_40014858.16');">
[16:28]<b style="margin: 20px;">CFBP</b> (def=0x0)    //    Color Frame Buffer Pitch in bytes
</li>
<li class="content" name="fld_40014858.0" onclick="ElemClick('fld_40014858.0');">
[0:12]<b style="margin: 20px;">CFBLL</b> (def=0x0)    //    Color Frame Buffer Line Length
</li>
</ul>
</details></li>
<li class="content" name="reg_4001485C"><details ontoggle="ElemCh('reg_4001485C');"><summary>0x4001485C<b style="margin: 20px;">L1CFBLNR</b>//   Layerx ColorFrame Buffer Line Number Register</summary>
<ul>
<li class="content" name="fld_4001485C.0" onclick="ElemClick('fld_4001485C.0');">
[0:10]<b style="margin: 20px;">CFBLNBR</b> (def=0x0)    //    Frame Buffer Line Number
</li>
</ul>
</details></li>
<li class="content" name="reg_40014860"><details ontoggle="ElemCh('reg_40014860');"><summary>0x40014860<b style="margin: 20px;">L1CLUTWR</b>//   Layerx CLUT Write Register</summary>
<ul>
<li class="content" name="fld_40014860.24" onclick="ElemClick('fld_40014860.24');">
[24:31]<b style="margin: 20px;">CLUTADD</b> (def=0x0)    //    CLUT Address
</li>
<li class="content" name="fld_40014860.16" onclick="ElemClick('fld_40014860.16');">
[16:23]<b style="margin: 20px;">RED</b> (def=0x0)    //    Red value
</li>
<li class="content" name="fld_40014860.8" onclick="ElemClick('fld_40014860.8');">
[8:15]<b style="margin: 20px;">GREEN</b> (def=0x0)    //    Green value
</li>
<li class="content" name="fld_40014860.0" onclick="ElemClick('fld_40014860.0');">
[0:7]<b style="margin: 20px;">BLUE</b> (def=0x0)    //    Blue value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014864"><details ontoggle="ElemCh('reg_40014864');"><summary>0x40014864<b style="margin: 20px;">L2CR</b>//   Layerx Control Register</summary>
<ul>
<li class="content" name="fld_40014864.4" onclick="ElemClick('fld_40014864.4');">
[4]<b style="margin: 20px;">CLUTEN</b> (def=0x0)    //    Color Look-Up Table Enable
</li>
<li class="content" name="fld_40014864.1" onclick="ElemClick('fld_40014864.1');">
[1]<b style="margin: 20px;">COLKEN</b> (def=0x0)    //    Color Keying Enable
</li>
<li class="content" name="fld_40014864.0" onclick="ElemClick('fld_40014864.0');">
[0]<b style="margin: 20px;">LEN</b> (def=0x0)    //    Layer Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40014868"><details ontoggle="ElemCh('reg_40014868');"><summary>0x40014868<b style="margin: 20px;">L2WHPCR</b>//   Layerx Window Horizontal Position Configuration Register</summary>
<ul>
<li class="content" name="fld_40014868.16" onclick="ElemClick('fld_40014868.16');">
[16:27]<b style="margin: 20px;">WHSPPOS</b> (def=0x0)    //    Window Horizontal Stop Position
</li>
<li class="content" name="fld_40014868.0" onclick="ElemClick('fld_40014868.0');">
[0:11]<b style="margin: 20px;">WHSTPOS</b> (def=0x0)    //    Window Horizontal Start Position
</li>
</ul>
</details></li>
<li class="content" name="reg_4001486C"><details ontoggle="ElemCh('reg_4001486C');"><summary>0x4001486C<b style="margin: 20px;">L2WVPCR</b>//   Layerx Window Vertical Position Configuration Register</summary>
<ul>
<li class="content" name="fld_4001486C.16" onclick="ElemClick('fld_4001486C.16');">
[16:26]<b style="margin: 20px;">WVSPPOS</b> (def=0x0)    //    Window Vertical Stop Position
</li>
<li class="content" name="fld_4001486C.0" onclick="ElemClick('fld_4001486C.0');">
[0:10]<b style="margin: 20px;">WVSTPOS</b> (def=0x0)    //    Window Vertical Start Position
</li>
</ul>
</details></li>
<li class="content" name="reg_40014870"><details ontoggle="ElemCh('reg_40014870');"><summary>0x40014870<b style="margin: 20px;">L2CKCR</b>//   Layerx Color Keying Configuration Register</summary>
<ul>
<li class="content" name="fld_40014870.16" onclick="ElemClick('fld_40014870.16');">
[16:23]<b style="margin: 20px;">CKRED</b> (def=0x0)    //    Color Key Red value
</li>
<li class="content" name="fld_40014870.8" onclick="ElemClick('fld_40014870.8');">
[8:15]<b style="margin: 20px;">CKGREEN</b> (def=0x0)    //    Color Key Green value
</li>
<li class="content" name="fld_40014870.0" onclick="ElemClick('fld_40014870.0');">
[0:7]<b style="margin: 20px;">CKBLUE</b> (def=0x0)    //    Color Key Blue value
</li>
</ul>
</details></li>
<li class="content" name="reg_40014874"><details ontoggle="ElemCh('reg_40014874');"><summary>0x40014874<b style="margin: 20px;">L2PFCR</b>//   Layerx Pixel Format Configuration Register</summary>
<ul>
<li class="content" name="fld_40014874.0" onclick="ElemClick('fld_40014874.0');">
[0:2]<b style="margin: 20px;">PF</b> (def=0x0)    //    Pixel Format
</li>
</ul>
</details></li>
<li class="content" name="reg_40014878"><details ontoggle="ElemCh('reg_40014878');"><summary>0x40014878<b style="margin: 20px;">L2CACR</b>//   Layerx Constant Alpha Configuration Register</summary>
<ul>
<li class="content" name="fld_40014878.0" onclick="ElemClick('fld_40014878.0');">
[0:7]<b style="margin: 20px;">CONSTA</b> (def=0x0)    //    Constant Alpha
</li>
</ul>
</details></li>
<li class="content" name="reg_4001487C"><details ontoggle="ElemCh('reg_4001487C');"><summary>0x4001487C<b style="margin: 20px;">L2DCCR</b>//   Layerx Default Color Configuration Register</summary>
<ul>
<li class="content" name="fld_4001487C.24" onclick="ElemClick('fld_4001487C.24');">
[24:31]<b style="margin: 20px;">DCALPHA</b> (def=0x0)    //    Default Color Alpha
</li>
<li class="content" name="fld_4001487C.16" onclick="ElemClick('fld_4001487C.16');">
[16:23]<b style="margin: 20px;">DCRED</b> (def=0x0)    //    Default Color Red
</li>
<li class="content" name="fld_4001487C.8" onclick="ElemClick('fld_4001487C.8');">
[8:15]<b style="margin: 20px;">DCGREEN</b> (def=0x0)    //    Default Color Green
</li>
<li class="content" name="fld_4001487C.0" onclick="ElemClick('fld_4001487C.0');">
[0:7]<b style="margin: 20px;">DCBLUE</b> (def=0x0)    //    Default Color Blue
</li>
</ul>
</details></li>
<li class="content" name="reg_40014880"><details ontoggle="ElemCh('reg_40014880');"><summary>0x40014880<b style="margin: 20px;">L2BFCR</b>//   Layerx Blending Factors Configuration Register</summary>
<ul>
<li class="content" name="fld_40014880.8" onclick="ElemClick('fld_40014880.8');">
[8:10]<b style="margin: 20px;">BF1</b> (def=0x6)    //    Blending Factor 1
</li>
<li class="content" name="fld_40014880.0" onclick="ElemClick('fld_40014880.0');">
[0:2]<b style="margin: 20px;">BF2</b> (def=0x7)    //    Blending Factor 2
</li>
</ul>
</details></li>
<li class="content" name="reg_40014884"><details ontoggle="ElemCh('reg_40014884');"><summary>0x40014884<b style="margin: 20px;">L2CFBAR</b>//   Layerx Color Frame Buffer Address Register</summary>
<ul>
<li class="content" name="fld_40014884.0" onclick="ElemClick('fld_40014884.0');">
[0:31]<b style="margin: 20px;">CFBADD</b> (def=0x0)    //    Color Frame Buffer Start Address
</li>
</ul>
</details></li>
<li class="content" name="reg_40014888"><details ontoggle="ElemCh('reg_40014888');"><summary>0x40014888<b style="margin: 20px;">L2CFBLR</b>//   Layerx Color Frame Buffer Length Register</summary>
<ul>
<li class="content" name="fld_40014888.16" onclick="ElemClick('fld_40014888.16');">
[16:28]<b style="margin: 20px;">CFBP</b> (def=0x0)    //    Color Frame Buffer Pitch in bytes
</li>
<li class="content" name="fld_40014888.0" onclick="ElemClick('fld_40014888.0');">
[0:12]<b style="margin: 20px;">CFBLL</b> (def=0x0)    //    Color Frame Buffer Line Length
</li>
</ul>
</details></li>
<li class="content" name="reg_4001488C"><details ontoggle="ElemCh('reg_4001488C');"><summary>0x4001488C<b style="margin: 20px;">L2CFBLNR</b>//   Layerx ColorFrame Buffer Line Number Register</summary>
<ul>
<li class="content" name="fld_4001488C.0" onclick="ElemClick('fld_4001488C.0');">
[0:10]<b style="margin: 20px;">CFBLNBR</b> (def=0x0)    //    Frame Buffer Line Number
</li>
</ul>
</details></li>
<li class="content" name="reg_40014890"><details ontoggle="ElemCh('reg_40014890');"><summary>0x40014890<b style="margin: 20px;">L2CLUTWR</b>//   Layerx CLUT Write Register</summary>
<ul>
<li class="content" name="fld_40014890.24" onclick="ElemClick('fld_40014890.24');">
[24:31]<b style="margin: 20px;">CLUTADD</b> (def=0x0)    //    CLUT Address
</li>
<li class="content" name="fld_40014890.16" onclick="ElemClick('fld_40014890.16');">
[16:23]<b style="margin: 20px;">RED</b> (def=0x0)    //    Red value
</li>
<li class="content" name="fld_40014890.8" onclick="ElemClick('fld_40014890.8');">
[8:15]<b style="margin: 20px;">GREEN</b> (def=0x0)    //    Green value
</li>
<li class="content" name="fld_40014890.0" onclick="ElemClick('fld_40014890.0');">
[0:7]<b style="margin: 20px;">BLUE</b> (def=0x0)    //    Blue value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40014800.124" onclick="ElemClick('isr_40014800.124');">[124]  <b>LTDC</b>    //    LCD-TFT global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40016800"><details ontoggle="ElemCh('per_40016800');"><summary>0x40016800<b style="margin: 20px;">GPHA</b>// GPHA</summary>
<ul>
<li class="content" name="reg_40016800"><details ontoggle="ElemCh('reg_40016800');"><summary>0x40016800<b style="margin: 20px;">CTLR</b>//   GPHA control register</summary>
<ul>
<li class="content" name="fld_40016800.0" onclick="ElemClick('fld_40016800.0');">
[0]<b style="margin: 20px;">START</b> (def=0x0)    //    Start This bit can be used to launch the GPHA according to the parameters loaded in t
</li>
<li class="content" name="fld_40016800.1" onclick="ElemClick('fld_40016800.1');">
[1]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    Suspend This bit can be used to suspend the current transfer.
</li>
<li class="content" name="fld_40016800.2" onclick="ElemClick('fld_40016800.2');">
[2]<b style="margin: 20px;">ABORT</b> (def=0x0)    //    Abort This bit can be used to abort the current transfer.
</li>
<li class="content" name="fld_40016800.9" onclick="ElemClick('fld_40016800.9');">
[9]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content" name="fld_40016800.10" onclick="ElemClick('fld_40016800.10');">
[10]<b style="margin: 20px;">TWIE</b> (def=0x0)    //    Transfer watermark interrupt enable
</li>
<li class="content" name="fld_40016800.11" onclick="ElemClick('fld_40016800.11');">
[11]<b style="margin: 20px;">CAEIE</b> (def=0x0)    //    CLUT access error interrupt enable
</li>
<li class="content" name="fld_40016800.12" onclick="ElemClick('fld_40016800.12');">
[12]<b style="margin: 20px;">CTCIE</b> (def=0x0)    //    CLUT transfer complete interrupt enable
</li>
<li class="content" name="fld_40016800.13" onclick="ElemClick('fld_40016800.13');">
[13]<b style="margin: 20px;">CEIE</b> (def=0x0)    //    Configuration Error Interrupt Enable
</li>
<li class="content" name="fld_40016800.16" onclick="ElemClick('fld_40016800.16');">
[16:17]<b style="margin: 20px;">MODE</b> (def=0x0)    //    GPHA mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40016804"><details ontoggle="ElemCh('reg_40016804');"><summary>0x40016804<b style="margin: 20px;">ISR</b>//   GPHA Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_40016804.1" onclick="ElemClick('fld_40016804.1');">
[1]<b style="margin: 20px;">TCIF</b> (def=0x0)    //    Transfer complete interrupt flag
</li>
<li class="content" name="fld_40016804.2" onclick="ElemClick('fld_40016804.2');">
[2]<b style="margin: 20px;">TWIF</b> (def=0x0)    //    Transfer watermark interrupt flag
</li>
<li class="content" name="fld_40016804.3" onclick="ElemClick('fld_40016804.3');">
[3]<b style="margin: 20px;">CAEIF</b> (def=0x0)    //    CLUT access error interrupt flag
</li>
<li class="content" name="fld_40016804.4" onclick="ElemClick('fld_40016804.4');">
[4]<b style="margin: 20px;">CTCIF</b> (def=0x0)    //    CLUT transfer complete interrupt flag
</li>
<li class="content" name="fld_40016804.5" onclick="ElemClick('fld_40016804.5');">
[5]<b style="margin: 20px;">CEIF</b> (def=0x0)    //    Configuration error interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40016808"><details ontoggle="ElemCh('reg_40016808');"><summary>0x40016808<b style="margin: 20px;">IFCR</b>//   GPHA interrupt flag clear register</summary>
<ul>
<li class="content" name="fld_40016808.1" onclick="ElemClick('fld_40016808.1');">
[1]<b style="margin: 20px;">CTCIF</b> (def=0x0)    //    Clear transfer complete interrupt flag Programming
</li>
<li class="content" name="fld_40016808.2" onclick="ElemClick('fld_40016808.2');">
[2]<b style="margin: 20px;">CTWIF</b> (def=0x0)    //    Clear transfer watermark interrupt flag Programming
</li>
<li class="content" name="fld_40016808.3" onclick="ElemClick('fld_40016808.3');">
[3]<b style="margin: 20px;">CAECIF</b> (def=0x0)    //    Clear CLUT access error interrupt flag Programming
</li>
<li class="content" name="fld_40016808.4" onclick="ElemClick('fld_40016808.4');">
[4]<b style="margin: 20px;">CCTCIF</b> (def=0x0)    //    Clear CLUT transfer complete interrupt flag Programming
</li>
<li class="content" name="fld_40016808.5" onclick="ElemClick('fld_40016808.5');">
[5]<b style="margin: 20px;">CCEIF</b> (def=0x0)    //    Clear configuration error interrupt flag Programming
</li>
</ul>
</details></li>
<li class="content" name="reg_4001680C"><details ontoggle="ElemCh('reg_4001680C');"><summary>0x4001680C<b style="margin: 20px;">FGMAR</b>//   GPHA foreground memory address register</summary>
<ul>
<li class="content" name="fld_4001680C.0" onclick="ElemClick('fld_4001680C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address Address of the data used for the foreground image.
</li>
</ul>
</details></li>
<li class="content" name="reg_40016810"><details ontoggle="ElemCh('reg_40016810');"><summary>0x40016810<b style="margin: 20px;">FGOR</b>//   GPHA foreground offset register</summary>
<ul>
<li class="content" name="fld_40016810.0" onclick="ElemClick('fld_40016810.0');">
[0:13]<b style="margin: 20px;">LO</b> (def=0x0)    //    Line offset Line offset used for the foreground expressed in pixel
</li>
</ul>
</details></li>
<li class="content" name="reg_40016814"><details ontoggle="ElemCh('reg_40016814');"><summary>0x40016814<b style="margin: 20px;">BGMAR</b>//   GPHA background memory address register</summary>
<ul>
<li class="content" name="fld_40016814.0" onclick="ElemClick('fld_40016814.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address Address of the data used for the background image
</li>
</ul>
</details></li>
<li class="content" name="reg_40016818"><details ontoggle="ElemCh('reg_40016818');"><summary>0x40016818<b style="margin: 20px;">BGOR</b>//   GPHA background offset register</summary>
<ul>
<li class="content" name="fld_40016818.0" onclick="ElemClick('fld_40016818.0');">
[0:13]<b style="margin: 20px;">LO</b> (def=0x0)    //    Line offset Line offset used for the background image (expressed in pixel)
</li>
</ul>
</details></li>
<li class="content" name="reg_4001681C"><details ontoggle="ElemCh('reg_4001681C');"><summary>0x4001681C<b style="margin: 20px;">FGPFCCR</b>//   GPHA foreground PFC control register</summary>
<ul>
<li class="content" name="fld_4001681C.0" onclick="ElemClick('fld_4001681C.0');">
[0:3]<b style="margin: 20px;">CM</b> (def=0x0)    //    Color mode
</li>
<li class="content" name="fld_4001681C.4" onclick="ElemClick('fld_4001681C.4');">
[4]<b style="margin: 20px;">CCM</b> (def=0x0)    //    CLUT color mode
</li>
<li class="content" name="fld_4001681C.5" onclick="ElemClick('fld_4001681C.5');">
[5]<b style="margin: 20px;">START</b> (def=0x0)    //    Start This bit can be set to start the automatic loading of the CLUT
</li>
<li class="content" name="fld_4001681C.8" onclick="ElemClick('fld_4001681C.8');">
[8:15]<b style="margin: 20px;">CS</b> (def=0x0)    //    CLUT size
</li>
<li class="content" name="fld_4001681C.16" onclick="ElemClick('fld_4001681C.16');">
[16:17]<b style="margin: 20px;">AM</b> (def=0x0)    //    Alpha mode
</li>
<li class="content" name="fld_4001681C.18" onclick="ElemClick('fld_4001681C.18');">
[18:19]<b style="margin: 20px;">CSS</b> (def=0x0)    //    Chroma Sub-Sampling
</li>
<li class="content" name="fld_4001681C.20" onclick="ElemClick('fld_4001681C.20');">
[20]<b style="margin: 20px;">AI</b> (def=0x0)    //    Alpha Inverted
</li>
<li class="content" name="fld_4001681C.21" onclick="ElemClick('fld_4001681C.21');">
[21]<b style="margin: 20px;">RBS</b> (def=0x0)    //    Red Blue Swap
</li>
<li class="content" name="fld_4001681C.24" onclick="ElemClick('fld_4001681C.24');">
[24:31]<b style="margin: 20px;">ALPHA</b> (def=0x0)    //    Alpha value
</li>
</ul>
</details></li>
<li class="content" name="reg_40016820"><details ontoggle="ElemCh('reg_40016820');"><summary>0x40016820<b style="margin: 20px;">FGCOLR</b>//   GPHA foreground color register</summary>
<ul>
<li class="content" name="fld_40016820.0" onclick="ElemClick('fld_40016820.0');">
[0:7]<b style="margin: 20px;">BLUE</b> (def=0x0)    //    Blue Value These bits defines the blue value for the A4 or A8 mode of the foreground 
</li>
<li class="content" name="fld_40016820.8" onclick="ElemClick('fld_40016820.8');">
[8:15]<b style="margin: 20px;">GREEN</b> (def=0x0)    //    Green Value These bits defines the green value for the A4 or A8 mode of the foregroun
</li>
<li class="content" name="fld_40016820.16" onclick="ElemClick('fld_40016820.16');">
[16:23]<b style="margin: 20px;">RED</b> (def=0x0)    //    Red Value These bits defines the red value for the A4 or A8 mode of the foreground im
</li>
</ul>
</details></li>
<li class="content" name="reg_40016824"><details ontoggle="ElemCh('reg_40016824');"><summary>0x40016824<b style="margin: 20px;">BGPFCCR</b>//   GPHA background PFC control register</summary>
<ul>
<li class="content" name="fld_40016824.0" onclick="ElemClick('fld_40016824.0');">
[0:3]<b style="margin: 20px;">CM</b> (def=0x0)    //    Color mode
</li>
<li class="content" name="fld_40016824.4" onclick="ElemClick('fld_40016824.4');">
[4]<b style="margin: 20px;">CCM</b> (def=0x0)    //    CLUT Color mode These bits define the color format of the CLUT
</li>
<li class="content" name="fld_40016824.5" onclick="ElemClick('fld_40016824.5');">
[5]<b style="margin: 20px;">START</b> (def=0x0)    //    Start This bit is set to start the automatic loading of the CLUT
</li>
<li class="content" name="fld_40016824.8" onclick="ElemClick('fld_40016824.8');">
[8:15]<b style="margin: 20px;">CS</b> (def=0x0)    //    CLUT size
</li>
<li class="content" name="fld_40016824.16" onclick="ElemClick('fld_40016824.16');">
[16:17]<b style="margin: 20px;">AM</b> (def=0x0)    //    Alpha mode
</li>
<li class="content" name="fld_40016824.20" onclick="ElemClick('fld_40016824.20');">
[20]<b style="margin: 20px;">AI</b> (def=0x0)    //    Alpha Inverted
</li>
<li class="content" name="fld_40016824.21" onclick="ElemClick('fld_40016824.21');">
[21]<b style="margin: 20px;">RBS</b> (def=0x0)    //    Red Blue Swap
</li>
<li class="content" name="fld_40016824.24" onclick="ElemClick('fld_40016824.24');">
[24:31]<b style="margin: 20px;">ALPHA</b> (def=0x0)    //    Alpha value
</li>
</ul>
</details></li>
<li class="content" name="reg_40016828"><details ontoggle="ElemCh('reg_40016828');"><summary>0x40016828<b style="margin: 20px;">BGCOLR</b>//   GPHA background color register</summary>
<ul>
<li class="content" name="fld_40016828.0" onclick="ElemClick('fld_40016828.0');">
[0:7]<b style="margin: 20px;">BLUE</b> (def=0x0)    //    Blue Value These bits define the blue value for the A4 or A8 mode of the background
</li>
<li class="content" name="fld_40016828.8" onclick="ElemClick('fld_40016828.8');">
[8:15]<b style="margin: 20px;">GREEN</b> (def=0x0)    //    Green Value These bits define the green value for the A4 or A8 mode of the background
</li>
<li class="content" name="fld_40016828.16" onclick="ElemClick('fld_40016828.16');">
[16:23]<b style="margin: 20px;">RED</b> (def=0x0)    //    Red Value These bits define the red value for the A4 or A8 mode of the background
</li>
</ul>
</details></li>
<li class="content" name="reg_4001682C"><details ontoggle="ElemCh('reg_4001682C');"><summary>0x4001682C<b style="margin: 20px;">FGCMAR</b>//   GPHA foreground CLUT memory address register</summary>
<ul>
<li class="content" name="fld_4001682C.0" onclick="ElemClick('fld_4001682C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory Address Address of the data used for the CLUT address dedicated to the foregro
</li>
</ul>
</details></li>
<li class="content" name="reg_40016830"><details ontoggle="ElemCh('reg_40016830');"><summary>0x40016830<b style="margin: 20px;">BGCMAR</b>//   GPHA background CLUT memory address register</summary>
<ul>
<li class="content" name="fld_40016830.0" onclick="ElemClick('fld_40016830.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address Address of the data used for the CLUT address dedicated to the backgro
</li>
</ul>
</details></li>
<li class="content" name="reg_40016834"><details ontoggle="ElemCh('reg_40016834');"><summary>0x40016834<b style="margin: 20px;">OPFCCR</b>//   GPHA output PFC control register</summary>
<ul>
<li class="content" name="fld_40016834.0" onclick="ElemClick('fld_40016834.0');">
[0:2]<b style="margin: 20px;">CM</b> (def=0x0)    //    Color mode These bits define the color format of the output image
</li>
<li class="content" name="fld_40016834.20" onclick="ElemClick('fld_40016834.20');">
[20]<b style="margin: 20px;">AI</b> (def=0x0)    //    Alpha Inverted This bit inverts the alpha value
</li>
<li class="content" name="fld_40016834.21" onclick="ElemClick('fld_40016834.21');">
[21]<b style="margin: 20px;">RBS</b> (def=0x0)    //    Red Blue Swap
</li>
</ul>
</details></li>
<li class="content" name="reg_40016838"><details ontoggle="ElemCh('reg_40016838');"><summary>0x40016838<b style="margin: 20px;">OCOLR</b>//   GPHA output color register</summary>
<ul>
<li class="content" name="fld_40016838.0" onclick="ElemClick('fld_40016838.0');">
[0:7]<b style="margin: 20px;">BLUE</b> (def=0x0)    //    Blue Value These bits define the blue value of the output image
</li>
<li class="content" name="fld_40016838.8" onclick="ElemClick('fld_40016838.8');">
[8:15]<b style="margin: 20px;">GREEN</b> (def=0x0)    //    Green Value These bits define the green value of the output image
</li>
<li class="content" name="fld_40016838.16" onclick="ElemClick('fld_40016838.16');">
[16:23]<b style="margin: 20px;">RED</b> (def=0x0)    //    Red Value These bits define the red value of the output image
</li>
<li class="content" name="fld_40016838.24" onclick="ElemClick('fld_40016838.24');">
[24:31]<b style="margin: 20px;">ALPHA</b> (def=0x0)    //    Alpha Channel Value These bits define the alpha channel of the output color
</li>
</ul>
</details></li>
<li class="content" name="reg_4001683C"><details ontoggle="ElemCh('reg_4001683C');"><summary>0x4001683C<b style="margin: 20px;">OMAR</b>//   GPHA output memory address register</summary>
<ul>
<li class="content" name="fld_4001683C.0" onclick="ElemClick('fld_4001683C.0');">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory Address Address of the data used for the output FIFO
</li>
</ul>
</details></li>
<li class="content" name="reg_40016840"><details ontoggle="ElemCh('reg_40016840');"><summary>0x40016840<b style="margin: 20px;">OOR</b>//   GPHA output offset register</summary>
<ul>
<li class="content" name="fld_40016840.0" onclick="ElemClick('fld_40016840.0');">
[0:13]<b style="margin: 20px;">LO</b> (def=0x0)    //    Line Offset Line offset used for the output (expressed in pixels)
</li>
</ul>
</details></li>
<li class="content" name="reg_40016844"><details ontoggle="ElemCh('reg_40016844');"><summary>0x40016844<b style="margin: 20px;">NLR</b>//   GPHA number of line register</summary>
<ul>
<li class="content" name="fld_40016844.0" onclick="ElemClick('fld_40016844.0');">
[0:15]<b style="margin: 20px;">NL</b> (def=0x0)    //    Number of lines Number of lines of the area to be transferred
</li>
<li class="content" name="fld_40016844.16" onclick="ElemClick('fld_40016844.16');">
[16:29]<b style="margin: 20px;">PL</b> (def=0x0)    //    Pixel per lines Number of pixels per lines of the area to be transferred
</li>
</ul>
</details></li>
<li class="content" name="reg_40016848"><details ontoggle="ElemCh('reg_40016848');"><summary>0x40016848<b style="margin: 20px;">LWR</b>//   GPHA line watermark register</summary>
<ul>
<li class="content" name="fld_40016848.0" onclick="ElemClick('fld_40016848.0');">
[0:15]<b style="margin: 20px;">LW</b> (def=0x0)    //    Line watermark These bits allow to configure the line watermark for interrupt 
</li>
</ul>
</details></li>
<li class="content" name="reg_4001684C"><details ontoggle="ElemCh('reg_4001684C');"><summary>0x4001684C<b style="margin: 20px;">AMTCR</b>//   GPHA HB master timer configuration register</summary>
<ul>
<li class="content" name="fld_4001684C.0" onclick="ElemClick('fld_4001684C.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Enable Enables the dead time functionality.
</li>
<li class="content" name="fld_4001684C.8" onclick="ElemClick('fld_4001684C.8');">
[8:15]<b style="margin: 20px;">DT</b> (def=0x0)    //    Dead Time Dead time value in the HB clock cycle inserted between two consecutive acce
</li>
</ul>
</details></li>
<li class="content" name="reg_40016850"><details ontoggle="ElemCh('reg_40016850');"><summary>0x40016850<b style="margin: 20px;">FGCWRS</b>//   GPHA foreground layer CLUT read/write setting register</summary>
<ul>
<li class="content" name="fld_40016850.0" onclick="ElemClick('fld_40016850.0');">
[0:7]<b style="margin: 20px;">FG_CLUT_INDEX</b> (def=0x0)    //    set the address of the lookup table
</li>
<li class="content" name="fld_40016850.8" onclick="ElemClick('fld_40016850.8');">
[8]<b style="margin: 20px;">FG_CLUT_EN</b> (def=0x0)    //    enable CPU read/write lookup table
</li>
</ul>
</details></li>
<li class="content" name="reg_40016854"><details ontoggle="ElemCh('reg_40016854');"><summary>0x40016854<b style="margin: 20px;">FGCDAT</b>//   GPHA foreground layer CLUT read/write data register</summary>
<ul>
<li class="content" name="fld_40016854.0" onclick="ElemClick('fld_40016854.0');">
[0:31]<b style="margin: 20px;">FG_CLUT_DATA</b> (def=0x0)    //    read data or write SRAM data for lookup table
</li>
</ul>
</details></li>
<li class="content" name="reg_40016858"><details ontoggle="ElemCh('reg_40016858');"><summary>0x40016858<b style="margin: 20px;">BGCWRS</b>//   GPHA background layer CLUT read/write setting register</summary>
<ul>
<li class="content" name="fld_40016858.0" onclick="ElemClick('fld_40016858.0');">
[0:7]<b style="margin: 20px;">BG_CLUT_INDEX</b> (def=0x0)    //    set the address of the lookup table
</li>
<li class="content" name="fld_40016858.8" onclick="ElemClick('fld_40016858.8');">
[8]<b style="margin: 20px;">BG_CLUT_EN</b> (def=0x0)    //    enable CPU read/write lookup table
</li>
</ul>
</details></li>
<li class="content" name="reg_4001685C"><details ontoggle="ElemCh('reg_4001685C');"><summary>0x4001685C<b style="margin: 20px;">BGCDAT</b>//   GPHA background layer CLUT read/write data register</summary>
<ul>
<li class="content" name="fld_4001685C.0" onclick="ElemClick('fld_4001685C.0');">
[0:31]<b style="margin: 20px;">BG_CLUT_DATA</b> (def=0x0)    //    read data or write SRAM data for lookup table
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40016800.125" onclick="ElemClick('isr_40016800.125');">[125]  <b>GPHA</b>    //    GPHA global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40017000"><details ontoggle="ElemCh('per_40017000');"><summary>0x40017000<b style="margin: 20px;">DFSDM</b>// Digital filter for sigma delta modulators</summary>
<ul>
<li class="content" name="reg_40017000"><details ontoggle="ElemCh('reg_40017000');"><summary>0x40017000<b style="margin: 20px;">CH0CFGR1</b>//   channel configuration 0 register</summary>
<ul>
<li class="content" name="fld_40017000.31" onclick="ElemClick('fld_40017000.31');">
[31]<b style="margin: 20px;">DFSDMEN</b> (def=0x0)    //    The DFSDM interface is globally enabled
</li>
<li class="content" name="fld_40017000.30" onclick="ElemClick('fld_40017000.30');">
[30]<b style="margin: 20px;">CKOUTSRC</b> (def=0x0)    //    Output Serial Clock Source Selection
</li>
<li class="content" name="fld_40017000.16" onclick="ElemClick('fld_40017000.16');">
[16:23]<b style="margin: 20px;">CKOUTDIV</b> (def=0x0)    //    Output Serial Clock Divider
</li>
<li class="content" name="fld_40017000.14" onclick="ElemClick('fld_40017000.14');">
[14:15]<b style="margin: 20px;">DATPACK</b> (def=0x0)    //    R32_DFSDM_CHyDATINR register data encapsulation mode
</li>
<li class="content" name="fld_40017000.12" onclick="ElemClick('fld_40017000.12');">
[12:13]<b style="margin: 20px;">DATMPX</b> (def=0x0)    //    Channel 0 Input Data Multiplexer
</li>
<li class="content" name="fld_40017000.8" onclick="ElemClick('fld_40017000.8');">
[8]<b style="margin: 20px;">CHINSEL</b> (def=0x0)    //    Channel Input Selection
</li>
<li class="content" name="fld_40017000.7" onclick="ElemClick('fld_40017000.7');">
[7]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel 0 enables
</li>
<li class="content" name="fld_40017000.6" onclick="ElemClick('fld_40017000.6');">
[6]<b style="margin: 20px;">CKABEN</b> (def=0x0)    //    Channel 0 Clock Missing Detector Enables
</li>
<li class="content" name="fld_40017000.5" onclick="ElemClick('fld_40017000.5');">
[5]<b style="margin: 20px;">SCDEN</b> (def=0x0)    //    Channel 0 Short Circuit Detector Enables
</li>
<li class="content" name="fld_40017000.2" onclick="ElemClick('fld_40017000.2');">
[2:3]<b style="margin: 20px;">SPICKSEL</b> (def=0x0)    //    Channel 0 SPI Clock Selection
</li>
<li class="content" name="fld_40017000.0" onclick="ElemClick('fld_40017000.0');">
[0]<b style="margin: 20px;">SITP</b> (def=0x0)    //    Channel 0 Serial Interface Type
</li>
</ul>
</details></li>
<li class="content" name="reg_40017004"><details ontoggle="ElemCh('reg_40017004');"><summary>0x40017004<b style="margin: 20px;">CH1CFGR1</b>//   channel configuration 1 register</summary>
<ul>
<li class="content" name="fld_40017004.31" onclick="ElemClick('fld_40017004.31');">
[31]<b style="margin: 20px;">DFSDMEN</b> (def=0x0)    //    The DFSDM interface is globally enabled
</li>
<li class="content" name="fld_40017004.30" onclick="ElemClick('fld_40017004.30');">
[30]<b style="margin: 20px;">CKOUTSRC</b> (def=0x0)    //    Output Serial Clock Source Selection
</li>
<li class="content" name="fld_40017004.16" onclick="ElemClick('fld_40017004.16');">
[16:23]<b style="margin: 20px;">CKOUTDIV</b> (def=0x0)    //    Output Serial Clock Divider
</li>
<li class="content" name="fld_40017004.14" onclick="ElemClick('fld_40017004.14');">
[14:15]<b style="margin: 20px;">DATPACK</b> (def=0x0)    //    R32_DFSDM_CHyDATINR register data encapsulation mode
</li>
<li class="content" name="fld_40017004.12" onclick="ElemClick('fld_40017004.12');">
[12:13]<b style="margin: 20px;">DATMPX</b> (def=0x0)    //    Channel 1 Input Data Multiplexer
</li>
<li class="content" name="fld_40017004.8" onclick="ElemClick('fld_40017004.8');">
[8]<b style="margin: 20px;">CHINSEL</b> (def=0x0)    //    Channel Input Selection
</li>
<li class="content" name="fld_40017004.7" onclick="ElemClick('fld_40017004.7');">
[7]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel 1 enables
</li>
<li class="content" name="fld_40017004.6" onclick="ElemClick('fld_40017004.6');">
[6]<b style="margin: 20px;">CKABEN</b> (def=0x0)    //    Channel 1 Clock Missing Detector Enables
</li>
<li class="content" name="fld_40017004.5" onclick="ElemClick('fld_40017004.5');">
[5]<b style="margin: 20px;">SCDEN</b> (def=0x0)    //    Channel 1 Short Circuit Detector Enables
</li>
<li class="content" name="fld_40017004.2" onclick="ElemClick('fld_40017004.2');">
[2:3]<b style="margin: 20px;">SPICKSEL</b> (def=0x0)    //    Channel 1 SPI Clock Selection
</li>
<li class="content" name="fld_40017004.0" onclick="ElemClick('fld_40017004.0');">
[0:1]<b style="margin: 20px;">SITP</b> (def=0x0)    //    Channel 1 Serial Interface Type
</li>
</ul>
</details></li>
<li class="content" name="reg_40017008"><details ontoggle="ElemCh('reg_40017008');"><summary>0x40017008<b style="margin: 20px;">CH0CFGR2</b>//   channel configuration 0 register</summary>
<ul>
<li class="content" name="fld_40017008.8" onclick="ElemClick('fld_40017008.8');">
[8:31]<b style="margin: 20px;">OFFSET</b> (def=0x0)    //    Channel 0 24-bit calibration offset
</li>
<li class="content" name="fld_40017008.3" onclick="ElemClick('fld_40017008.3');">
[3:7]<b style="margin: 20px;">DTRBS</b> (def=0x0)    //    Channel 0 data right shift
</li>
</ul>
</details></li>
<li class="content" name="reg_4001700C"><details ontoggle="ElemCh('reg_4001700C');"><summary>0x4001700C<b style="margin: 20px;">CH1CFGR2</b>//   channel configuration 1 register</summary>
<ul>
<li class="content" name="fld_4001700C.8" onclick="ElemClick('fld_4001700C.8');">
[8:31]<b style="margin: 20px;">OFFSET</b> (def=0x0)    //    Channel 1 24-bit calibration offset
</li>
<li class="content" name="fld_4001700C.3" onclick="ElemClick('fld_4001700C.3');">
[3:7]<b style="margin: 20px;">DTRBS</b> (def=0x0)    //    Channel 1 data right shift
</li>
</ul>
</details></li>
<li class="content" name="reg_40017010"><details ontoggle="ElemCh('reg_40017010');"><summary>0x40017010<b style="margin: 20px;">CH0AWSCDR</b>//   analog watchdog and short-circuit detector register</summary>
<ul>
<li class="content" name="fld_40017010.22" onclick="ElemClick('fld_40017010.22');">
[22:23]<b style="margin: 20px;">AWFORD</b> (def=0x0)    //    Channel 0 analog watchdog Sinc filter order
</li>
<li class="content" name="fld_40017010.16" onclick="ElemClick('fld_40017010.16');">
[16:20]<b style="margin: 20px;">AWFOSR</b> (def=0x0)    //    Channel 0 analog watchdog filter oversampling rate
</li>
<li class="content" name="fld_40017010.12" onclick="ElemClick('fld_40017010.12');">
[12:15]<b style="margin: 20px;">BKSCD</b> (def=0x0)    //    Channel 0 Short Circuit Detector Open Signal Distribution
</li>
<li class="content" name="fld_40017010.0" onclick="ElemClick('fld_40017010.0');">
[0:7]<b style="margin: 20px;">SCDT</b> (def=0x0)    //    Short Circuit Detector Threshold for Channel 0
</li>
</ul>
</details></li>
<li class="content" name="reg_40017014"><details ontoggle="ElemCh('reg_40017014');"><summary>0x40017014<b style="margin: 20px;">CH1AWSCDR</b>//   analog watchdog and short-circuit detector register</summary>
<ul>
<li class="content" name="fld_40017014.22" onclick="ElemClick('fld_40017014.22');">
[22:23]<b style="margin: 20px;">AWFORD</b> (def=0x0)    //    Channel 1 analog watchdog Sinc filter order
</li>
<li class="content" name="fld_40017014.16" onclick="ElemClick('fld_40017014.16');">
[16:20]<b style="margin: 20px;">AWFOSR</b> (def=0x0)    //    Channel 1 analog watchdog filter oversampling rate
</li>
<li class="content" name="fld_40017014.12" onclick="ElemClick('fld_40017014.12');">
[12:15]<b style="margin: 20px;">BKSCD</b> (def=0x0)    //    Channel 1 Short Circuit Detector Open Signal Distribution
</li>
<li class="content" name="fld_40017014.0" onclick="ElemClick('fld_40017014.0');">
[0:7]<b style="margin: 20px;">SCDT</b> (def=0x0)    //    Short Circuit Detector Threshold for Channel 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40017018"><details ontoggle="ElemCh('reg_40017018');"><summary>0x40017018<b style="margin: 20px;">CH0WDATR</b>//   channel watchdog filter data register</summary>
<ul>
<li class="content" name="fld_40017018.0" onclick="ElemClick('fld_40017018.0');">
[0:15]<b style="margin: 20px;">WDATA</b> (def=0x0)    //    Enter channel 0 watchdog data
</li>
</ul>
</details></li>
<li class="content" name="reg_4001701C"><details ontoggle="ElemCh('reg_4001701C');"><summary>0x4001701C<b style="margin: 20px;">CH1WDATR</b>//   channel watchdog filter data register</summary>
<ul>
<li class="content" name="fld_4001701C.0" onclick="ElemClick('fld_4001701C.0');">
[0:15]<b style="margin: 20px;">WDATA</b> (def=0x0)    //    Enter channel 1 watchdog data
</li>
</ul>
</details></li>
<li class="content" name="reg_40017020"><details ontoggle="ElemCh('reg_40017020');"><summary>0x40017020<b style="margin: 20px;">CH0DATINR</b>//   channel data input register</summary>
<ul>
<li class="content" name="fld_40017020.16" onclick="ElemClick('fld_40017020.16');">
[16:31]<b style="margin: 20px;">INDAT1</b> (def=0x0)    //    Input data for channel y or channel y+1
</li>
<li class="content" name="fld_40017020.0" onclick="ElemClick('fld_40017020.0');">
[0:15]<b style="margin: 20px;">INDAT0</b> (def=0x0)    //    Channel Y Input Data
</li>
</ul>
</details></li>
<li class="content" name="reg_40017024"><details ontoggle="ElemCh('reg_40017024');"><summary>0x40017024<b style="margin: 20px;">CH1DATINR</b>//   channel data input register</summary>
<ul>
<li class="content" name="fld_40017024.16" onclick="ElemClick('fld_40017024.16');">
[16:31]<b style="margin: 20px;">INDAT1</b> (def=0x0)    //    Input data for channel 1 or channel 2
</li>
<li class="content" name="fld_40017024.0" onclick="ElemClick('fld_40017024.0');">
[0:15]<b style="margin: 20px;">INDAT0</b> (def=0x0)    //    Channel 1 Input Data
</li>
</ul>
</details></li>
<li class="content" name="reg_40017028"><details ontoggle="ElemCh('reg_40017028');"><summary>0x40017028<b style="margin: 20px;">DFSDM_FLT0CR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_40017028.30" onclick="ElemClick('fld_40017028.30');">
[30]<b style="margin: 20px;">AWFSEL</b> (def=0x0)    //    Analog watchdog fast mode select
</li>
<li class="content" name="fld_40017028.29" onclick="ElemClick('fld_40017028.29');">
[29]<b style="margin: 20px;">FAST</b> (def=0x0)    //    Fast conversion mode selection for regular conversions
</li>
<li class="content" name="fld_40017028.24" onclick="ElemClick('fld_40017028.24');">
[24:26]<b style="margin: 20px;">RCH</b> (def=0x0)    //    Regular channel selection
</li>
<li class="content" name="fld_40017028.21" onclick="ElemClick('fld_40017028.21');">
[21]<b style="margin: 20px;">RDMAEN</b> (def=0x0)    //    DMA channel enabled to read data for the regular conversion
</li>
<li class="content" name="fld_40017028.19" onclick="ElemClick('fld_40017028.19');">
[19]<b style="margin: 20px;">RSYNC</b> (def=0x0)    //    Launch regular conversion synchronously with DFSDM0
</li>
<li class="content" name="fld_40017028.18" onclick="ElemClick('fld_40017028.18');">
[18]<b style="margin: 20px;">RCONT</b> (def=0x0)    //    Continuous mode selection for regular conversions
</li>
<li class="content" name="fld_40017028.17" onclick="ElemClick('fld_40017028.17');">
[17]<b style="margin: 20px;">RSWSTART</b> (def=0x0)    //    Software start of a conversion on the regular channel
</li>
<li class="content" name="fld_40017028.13" onclick="ElemClick('fld_40017028.13');">
[13:14]<b style="margin: 20px;">JEXTEN</b> (def=0x0)    //    Trigger enable and trigger edge selection for injected conversions
</li>
<li class="content" name="fld_40017028.8" onclick="ElemClick('fld_40017028.8');">
[8:11]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    Trigger signal selection for launching injected conversions
</li>
<li class="content" name="fld_40017028.5" onclick="ElemClick('fld_40017028.5');">
[5]<b style="margin: 20px;">JDMAEN</b> (def=0x0)    //    DMA channel enabled to read data for the injected channel group
</li>
<li class="content" name="fld_40017028.4" onclick="ElemClick('fld_40017028.4');">
[4]<b style="margin: 20px;">JSCAN</b> (def=0x0)    //    Scanning conversion mode for injected conversions
</li>
<li class="content" name="fld_40017028.3" onclick="ElemClick('fld_40017028.3');">
[3]<b style="margin: 20px;">JSYNC</b> (def=0x0)    //    Launch an injected conversion synchronously with the DFSDM0 JSWSTART tr
</li>
<li class="content" name="fld_40017028.1" onclick="ElemClick('fld_40017028.1');">
[1]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start a conversion of the injected group of channels
</li>
<li class="content" name="fld_40017028.0" onclick="ElemClick('fld_40017028.0');">
[0]<b style="margin: 20px;">DFEN</b> (def=0x0)    //    DFSDM enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40017030"><details ontoggle="ElemCh('reg_40017030');"><summary>0x40017030<b style="margin: 20px;">DFSDM_FLT0CR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40017030.16" onclick="ElemClick('fld_40017030.16');">
[16:23]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel selection
</li>
<li class="content" name="fld_40017030.8" onclick="ElemClick('fld_40017030.8');">
[8:15]<b style="margin: 20px;">EXCH</b> (def=0x0)    //    Extremes detector channel selection
</li>
<li class="content" name="fld_40017030.6" onclick="ElemClick('fld_40017030.6');">
[6]<b style="margin: 20px;">CKABIE</b> (def=0x0)    //    Clock absence interrupt enable
</li>
<li class="content" name="fld_40017030.5" onclick="ElemClick('fld_40017030.5');">
[5]<b style="margin: 20px;">SCDIE</b> (def=0x0)    //    Short-circuit detector interrupt enable
</li>
<li class="content" name="fld_40017030.4" onclick="ElemClick('fld_40017030.4');">
[4]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content" name="fld_40017030.3" onclick="ElemClick('fld_40017030.3');">
[3]<b style="margin: 20px;">ROVRIE</b> (def=0x0)    //    Regular data overrun interrupt enable
</li>
<li class="content" name="fld_40017030.2" onclick="ElemClick('fld_40017030.2');">
[2]<b style="margin: 20px;">JOVRIE</b> (def=0x0)    //    Injected data overrun interrupt enable
</li>
<li class="content" name="fld_40017030.1" onclick="ElemClick('fld_40017030.1');">
[1]<b style="margin: 20px;">REOCIE</b> (def=0x0)    //    Regular end of conversion interrupt enable
</li>
<li class="content" name="fld_40017030.0" onclick="ElemClick('fld_40017030.0');">
[0]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Injected end of conversion interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40017038"><details ontoggle="ElemCh('reg_40017038');"><summary>0x40017038<b style="margin: 20px;">DFSDM_FLT0ISR</b>//   interrupt and status register</summary>
<ul>
<li class="content" name="fld_40017038.24" onclick="ElemClick('fld_40017038.24');">
[24:31]<b style="margin: 20px;">SCDF</b> (def=0x0)    //    short-circuit detector flag
</li>
<li class="content" name="fld_40017038.16" onclick="ElemClick('fld_40017038.16');">
[16:23]<b style="margin: 20px;">CKABF</b> (def=0x0)    //    Clock absence flag
</li>
<li class="content" name="fld_40017038.14" onclick="ElemClick('fld_40017038.14');">
[14]<b style="margin: 20px;">RCIP</b> (def=0x0)    //    Regular conversion in progress status
</li>
<li class="content" name="fld_40017038.13" onclick="ElemClick('fld_40017038.13');">
[13]<b style="margin: 20px;">JCIP</b> (def=0x0)    //    Injected conversion in progress status
</li>
<li class="content" name="fld_40017038.4" onclick="ElemClick('fld_40017038.4');">
[4]<b style="margin: 20px;">AWDF</b> (def=0x0)    //    Analog watchdog
</li>
<li class="content" name="fld_40017038.3" onclick="ElemClick('fld_40017038.3');">
[3]<b style="margin: 20px;">ROVRF</b> (def=0x0)    //    Regular conversion overrun flag
</li>
<li class="content" name="fld_40017038.2" onclick="ElemClick('fld_40017038.2');">
[2]<b style="margin: 20px;">JOVRF</b> (def=0x0)    //    Injected conversion overrun flag
</li>
<li class="content" name="fld_40017038.1" onclick="ElemClick('fld_40017038.1');">
[1]<b style="margin: 20px;">REOCF</b> (def=0x0)    //    End of regular conversion flag
</li>
<li class="content" name="fld_40017038.0" onclick="ElemClick('fld_40017038.0');">
[0]<b style="margin: 20px;">JEOCF</b> (def=0x0)    //    End of injected conversion flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40017040"><details ontoggle="ElemCh('reg_40017040');"><summary>0x40017040<b style="margin: 20px;">DFSDM_FLT0ICR</b>//   interrupt flag clear register</summary>
<ul>
<li class="content" name="fld_40017040.24" onclick="ElemClick('fld_40017040.24');">
[24:31]<b style="margin: 20px;">CLRSCDF</b> (def=0x0)    //    Clear the short-circuit detector flag
</li>
<li class="content" name="fld_40017040.16" onclick="ElemClick('fld_40017040.16');">
[16:23]<b style="margin: 20px;">CLRCKABF</b> (def=0x0)    //    Clear the clock absence flag
</li>
<li class="content" name="fld_40017040.3" onclick="ElemClick('fld_40017040.3');">
[3]<b style="margin: 20px;">CLRROVRF</b> (def=0x0)    //    Clear the regular conversion overrun flag
</li>
<li class="content" name="fld_40017040.2" onclick="ElemClick('fld_40017040.2');">
[2]<b style="margin: 20px;">CLRJOVRF</b> (def=0x0)    //    Clear the injected conversion overrun flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40017048"><details ontoggle="ElemCh('reg_40017048');"><summary>0x40017048<b style="margin: 20px;">DFSDM_FLT0JCHGR</b>//   injected channel group selection register</summary>
<ul>
<li class="content" name="fld_40017048.0" onclick="ElemClick('fld_40017048.0');">
[0:1]<b style="margin: 20px;">JCHG</b> (def=0x1)    //    Injected channel group selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40017050"><details ontoggle="ElemCh('reg_40017050');"><summary>0x40017050<b style="margin: 20px;">DFSDM_FLT0FCR3</b>//   control register 3</summary>
<ul>
<li class="content" name="fld_40017050.29" onclick="ElemClick('fld_40017050.29');">
[29:31]<b style="margin: 20px;">FORD</b> (def=0x0)    //    Sinc Filter Order
</li>
<li class="content" name="fld_40017050.16" onclick="ElemClick('fld_40017050.16');">
[16:25]<b style="margin: 20px;">FOSR</b> (def=0x0)    //    Sinc filter oversampling rate
</li>
<li class="content" name="fld_40017050.0" onclick="ElemClick('fld_40017050.0');">
[0:3]<b style="margin: 20px;">IOSR</b> (def=0x0)    //    The integrator oversampling rate is 2 to the power of IOSR
</li>
</ul>
</details></li>
<li class="content" name="reg_40017058"><details ontoggle="ElemCh('reg_40017058');"><summary>0x40017058<b style="margin: 20px;">DFSDM_FLT0JDATAR</b>//   data register for injected group</summary>
<ul>
<li class="content" name="fld_40017058.8" onclick="ElemClick('fld_40017058.8');">
[8:31]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected group conversion data
</li>
<li class="content" name="fld_40017058.0" onclick="ElemClick('fld_40017058.0');">
[0]<b style="margin: 20px;">JDATACH</b> (def=0x0)    //    Injected channel most recently converted
</li>
</ul>
</details></li>
<li class="content" name="reg_40017060"><details ontoggle="ElemCh('reg_40017060');"><summary>0x40017060<b style="margin: 20px;">DFSDM_FLT0RDATAR</b>//   data register for the regular channel</summary>
<ul>
<li class="content" name="fld_40017060.8" onclick="ElemClick('fld_40017060.8');">
[8:31]<b style="margin: 20px;">RDATA</b> (def=0x0)    //    Regular channel conversion data
</li>
<li class="content" name="fld_40017060.4" onclick="ElemClick('fld_40017060.4');">
[4]<b style="margin: 20px;">RPEND</b> (def=0x0)    //    Regular channel pending data
</li>
<li class="content" name="fld_40017060.0" onclick="ElemClick('fld_40017060.0');">
[0]<b style="margin: 20px;">RDATACH</b> (def=0x0)    //    Regular channel most recently converted
</li>
</ul>
</details></li>
<li class="content" name="reg_40017068"><details ontoggle="ElemCh('reg_40017068');"><summary>0x40017068<b style="margin: 20px;">DFSDM_FLT0AWHTR</b>//   analog watchdog high threshold register</summary>
<ul>
<li class="content" name="fld_40017068.8" onclick="ElemClick('fld_40017068.8');">
[8:31]<b style="margin: 20px;">AWHT</b> (def=0x0)    //    Analog watchdog high threshold
</li>
<li class="content" name="fld_40017068.0" onclick="ElemClick('fld_40017068.0');">
[0:3]<b style="margin: 20px;">BKAWH</b> (def=0x0)    //    Break signal assignment to analog watchdog high threshold event
</li>
</ul>
</details></li>
<li class="content" name="reg_40017070"><details ontoggle="ElemCh('reg_40017070');"><summary>0x40017070<b style="margin: 20px;">DFSDM_FLT0AWLTR</b>//   analog watchdog low threshold register</summary>
<ul>
<li class="content" name="fld_40017070.8" onclick="ElemClick('fld_40017070.8');">
[8:31]<b style="margin: 20px;">AWLT</b> (def=0x0)    //    Analog watchdog low threshold
</li>
<li class="content" name="fld_40017070.0" onclick="ElemClick('fld_40017070.0');">
[0:1]<b style="margin: 20px;">BKAWL</b> (def=0x0)    //    Break signal assignment to analog watchdog low threshold event
</li>
</ul>
</details></li>
<li class="content" name="reg_40017078"><details ontoggle="ElemCh('reg_40017078');"><summary>0x40017078<b style="margin: 20px;">DFSDM_FLT0AWSR</b>//   analog watchdog status register</summary>
<ul>
<li class="content" name="fld_40017078.8" onclick="ElemClick('fld_40017078.8');">
[8:15]<b style="margin: 20px;">AWHTF</b> (def=0x0)    //    Analog watchdog high threshold flag
</li>
<li class="content" name="fld_40017078.0" onclick="ElemClick('fld_40017078.0');">
[0:7]<b style="margin: 20px;">AWLTF</b> (def=0x0)    //    Analog watchdog low threshold flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40017080"><details ontoggle="ElemCh('reg_40017080');"><summary>0x40017080<b style="margin: 20px;">DFSDM_FLT0AWCFR</b>//   analog watchdog clear flag register</summary>
<ul>
<li class="content" name="fld_40017080.8" onclick="ElemClick('fld_40017080.8');">
[8:9]<b style="margin: 20px;">CLRAWHTF</b> (def=0x0)    //    Clear the analog watchdog high threshold flag
</li>
<li class="content" name="fld_40017080.0" onclick="ElemClick('fld_40017080.0');">
[0:1]<b style="margin: 20px;">CLRAWLTF</b> (def=0x0)    //    Clear the analog watchdog low threshold flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40017088"><details ontoggle="ElemCh('reg_40017088');"><summary>0x40017088<b style="margin: 20px;">DFSDM_FLT0EXMAX</b>//   Extremes detector maximum register</summary>
<ul>
<li class="content" name="fld_40017088.8" onclick="ElemClick('fld_40017088.8');">
[8:31]<b style="margin: 20px;">EXMAX</b> (def=0x0)    //    Extremes detector maximum value
</li>
<li class="content" name="fld_40017088.0" onclick="ElemClick('fld_40017088.0');">
[0]<b style="margin: 20px;">EXMAXCH</b> (def=0x0)    //    Extremes detector maximum data channel
</li>
</ul>
</details></li>
<li class="content" name="reg_40017090"><details ontoggle="ElemCh('reg_40017090');"><summary>0x40017090<b style="margin: 20px;">DFSDM_FLT0EXMIN</b>//   Extremes detector minimum register</summary>
<ul>
<li class="content" name="fld_40017090.8" onclick="ElemClick('fld_40017090.8');">
[8:31]<b style="margin: 20px;">EXMIN</b> (def=0x0)    //    EXMIN
</li>
<li class="content" name="fld_40017090.0" onclick="ElemClick('fld_40017090.0');">
[0]<b style="margin: 20px;">EXMINCH</b> (def=0x0)    //    Extremes detector minimum data channel
</li>
</ul>
</details></li>
<li class="content" name="reg_40017098"><details ontoggle="ElemCh('reg_40017098');"><summary>0x40017098<b style="margin: 20px;">DFSDM_FLT0CNVTIMR</b>//   conversion timer register</summary>
<ul>
<li class="content" name="fld_40017098.4" onclick="ElemClick('fld_40017098.4');">
[4:31]<b style="margin: 20px;">CNVCNT</b> (def=0x0)    //    28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN
</li>
</ul>
</details></li>
<li class="content" name="reg_4001702C"><details ontoggle="ElemCh('reg_4001702C');"><summary>0x4001702C<b style="margin: 20px;">DFSDM_FLT1CR1</b>//   control register 1</summary>
<ul>
<li class="content" name="fld_4001702C.30" onclick="ElemClick('fld_4001702C.30');">
[30]<b style="margin: 20px;">AWFSEL</b> (def=0x0)    //    Analog watchdog fast mode select
</li>
<li class="content" name="fld_4001702C.29" onclick="ElemClick('fld_4001702C.29');">
[29]<b style="margin: 20px;">FAST</b> (def=0x0)    //    Fast conversion mode selection for regular conversions
</li>
<li class="content" name="fld_4001702C.24" onclick="ElemClick('fld_4001702C.24');">
[24:26]<b style="margin: 20px;">RCH</b> (def=0x0)    //    Regular channel selection
</li>
<li class="content" name="fld_4001702C.21" onclick="ElemClick('fld_4001702C.21');">
[21]<b style="margin: 20px;">RDMAEN</b> (def=0x0)    //    DMA channel enabled to read data for the regular conversion
</li>
<li class="content" name="fld_4001702C.19" onclick="ElemClick('fld_4001702C.19');">
[19]<b style="margin: 20px;">RSYNC</b> (def=0x0)    //    Launch regular conversion synchronously with DFSDM0
</li>
<li class="content" name="fld_4001702C.18" onclick="ElemClick('fld_4001702C.18');">
[18]<b style="margin: 20px;">RCONT</b> (def=0x0)    //    Continuous mode selection for regular conversions
</li>
<li class="content" name="fld_4001702C.17" onclick="ElemClick('fld_4001702C.17');">
[17]<b style="margin: 20px;">RSWSTART</b> (def=0x0)    //    Software start of a conversion on the regular channel
</li>
<li class="content" name="fld_4001702C.13" onclick="ElemClick('fld_4001702C.13');">
[13:14]<b style="margin: 20px;">JEXTEN</b> (def=0x0)    //    Trigger enable and trigger edge selection for injected conversions
</li>
<li class="content" name="fld_4001702C.8" onclick="ElemClick('fld_4001702C.8');">
[8:11]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    Trigger signal selection for launching injected conversions
</li>
<li class="content" name="fld_4001702C.5" onclick="ElemClick('fld_4001702C.5');">
[5]<b style="margin: 20px;">JDMAEN</b> (def=0x0)    //    DMA channel enabled to read data for the injected channel group
</li>
<li class="content" name="fld_4001702C.4" onclick="ElemClick('fld_4001702C.4');">
[4]<b style="margin: 20px;">JSCAN</b> (def=0x0)    //    Scanning conversion mode for injected conversions
</li>
<li class="content" name="fld_4001702C.3" onclick="ElemClick('fld_4001702C.3');">
[3]<b style="margin: 20px;">JSYNC</b> (def=0x0)    //    Launch an injected conversion synchronously with the DFSDM0 JSWSTART tr
</li>
<li class="content" name="fld_4001702C.1" onclick="ElemClick('fld_4001702C.1');">
[1]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start a conversion of the injected group of channels
</li>
<li class="content" name="fld_4001702C.0" onclick="ElemClick('fld_4001702C.0');">
[0]<b style="margin: 20px;">DFEN</b> (def=0x0)    //    DFSDM enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40017034"><details ontoggle="ElemCh('reg_40017034');"><summary>0x40017034<b style="margin: 20px;">DFSDM_FLT1CR2</b>//   control register 2</summary>
<ul>
<li class="content" name="fld_40017034.16" onclick="ElemClick('fld_40017034.16');">
[16:23]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel selection
</li>
<li class="content" name="fld_40017034.8" onclick="ElemClick('fld_40017034.8');">
[8:15]<b style="margin: 20px;">EXCH</b> (def=0x0)    //    Extremes detector channel selection
</li>
<li class="content" name="fld_40017034.6" onclick="ElemClick('fld_40017034.6');">
[6]<b style="margin: 20px;">CKABIE</b> (def=0x0)    //    Clock absence interrupt enable
</li>
<li class="content" name="fld_40017034.5" onclick="ElemClick('fld_40017034.5');">
[5]<b style="margin: 20px;">SCDIE</b> (def=0x0)    //    Short-circuit detector interrupt enable
</li>
<li class="content" name="fld_40017034.4" onclick="ElemClick('fld_40017034.4');">
[4]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content" name="fld_40017034.3" onclick="ElemClick('fld_40017034.3');">
[3]<b style="margin: 20px;">ROVRIE</b> (def=0x0)    //    Regular data overrun interrupt enable
</li>
<li class="content" name="fld_40017034.2" onclick="ElemClick('fld_40017034.2');">
[2]<b style="margin: 20px;">JOVRIE</b> (def=0x0)    //    Injected data overrun interrupt enable
</li>
<li class="content" name="fld_40017034.1" onclick="ElemClick('fld_40017034.1');">
[1]<b style="margin: 20px;">REOCIE</b> (def=0x0)    //    Regular end of conversion interrupt enable
</li>
<li class="content" name="fld_40017034.0" onclick="ElemClick('fld_40017034.0');">
[0]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Injected end of conversion interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4001703C"><details ontoggle="ElemCh('reg_4001703C');"><summary>0x4001703C<b style="margin: 20px;">DFSDM_FLT1ISR</b>//   interrupt and status register</summary>
<ul>
<li class="content" name="fld_4001703C.24" onclick="ElemClick('fld_4001703C.24');">
[24:31]<b style="margin: 20px;">SCDF</b> (def=0x0)    //    short-circuit detector flag
</li>
<li class="content" name="fld_4001703C.16" onclick="ElemClick('fld_4001703C.16');">
[16:23]<b style="margin: 20px;">CKABF</b> (def=0x0)    //    Clock absence flag
</li>
<li class="content" name="fld_4001703C.14" onclick="ElemClick('fld_4001703C.14');">
[14]<b style="margin: 20px;">RCIP</b> (def=0x0)    //    Regular conversion in progress status
</li>
<li class="content" name="fld_4001703C.13" onclick="ElemClick('fld_4001703C.13');">
[13]<b style="margin: 20px;">JCIP</b> (def=0x0)    //    Injected conversion in progress status
</li>
<li class="content" name="fld_4001703C.4" onclick="ElemClick('fld_4001703C.4');">
[4]<b style="margin: 20px;">AWDF</b> (def=0x0)    //    Analog watchdog
</li>
<li class="content" name="fld_4001703C.3" onclick="ElemClick('fld_4001703C.3');">
[3]<b style="margin: 20px;">ROVRF</b> (def=0x0)    //    Regular conversion overrun flag
</li>
<li class="content" name="fld_4001703C.2" onclick="ElemClick('fld_4001703C.2');">
[2]<b style="margin: 20px;">JOVRF</b> (def=0x0)    //    Injected conversion overrun flag
</li>
<li class="content" name="fld_4001703C.1" onclick="ElemClick('fld_4001703C.1');">
[1]<b style="margin: 20px;">REOCF</b> (def=0x0)    //    End of regular conversion flag
</li>
<li class="content" name="fld_4001703C.0" onclick="ElemClick('fld_4001703C.0');">
[0]<b style="margin: 20px;">JEOCF</b> (def=0x0)    //    End of injected conversion flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40017044"><details ontoggle="ElemCh('reg_40017044');"><summary>0x40017044<b style="margin: 20px;">DFSDM_FLT1ICR</b>//   interrupt flag clear register</summary>
<ul>
<li class="content" name="fld_40017044.24" onclick="ElemClick('fld_40017044.24');">
[24:31]<b style="margin: 20px;">CLRSCDF</b> (def=0x0)    //    Clear the short-circuit detector flag
</li>
<li class="content" name="fld_40017044.16" onclick="ElemClick('fld_40017044.16');">
[16:23]<b style="margin: 20px;">CLRCKABF</b> (def=0x0)    //    Clear the clock absence flag
</li>
<li class="content" name="fld_40017044.3" onclick="ElemClick('fld_40017044.3');">
[3]<b style="margin: 20px;">CLRROVRF</b> (def=0x0)    //    Clear the regular conversion overrun flag
</li>
<li class="content" name="fld_40017044.2" onclick="ElemClick('fld_40017044.2');">
[2]<b style="margin: 20px;">CLRJOVRF</b> (def=0x0)    //    Clear the injected conversion overrun flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4001704C"><details ontoggle="ElemCh('reg_4001704C');"><summary>0x4001704C<b style="margin: 20px;">DFSDM_FLT1JCHGR</b>//   injected channel group selection register</summary>
<ul>
<li class="content" name="fld_4001704C.0" onclick="ElemClick('fld_4001704C.0');">
[0:1]<b style="margin: 20px;">JCHG</b> (def=0x1)    //    Injected channel group selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40017054"><details ontoggle="ElemCh('reg_40017054');"><summary>0x40017054<b style="margin: 20px;">DFSDM_FLT1FCR3</b>//   control register 3</summary>
<ul>
<li class="content" name="fld_40017054.29" onclick="ElemClick('fld_40017054.29');">
[29:31]<b style="margin: 20px;">FORD</b> (def=0x0)    //    Sinc Filter Order
</li>
<li class="content" name="fld_40017054.16" onclick="ElemClick('fld_40017054.16');">
[16:25]<b style="margin: 20px;">FOSR</b> (def=0x0)    //    Sinc filter oversampling rate
</li>
<li class="content" name="fld_40017054.0" onclick="ElemClick('fld_40017054.0');">
[0:3]<b style="margin: 20px;">IOSR</b> (def=0x0)    //    The integrator oversampling rate is 2 to the power of IOSR
</li>
</ul>
</details></li>
<li class="content" name="reg_4001705C"><details ontoggle="ElemCh('reg_4001705C');"><summary>0x4001705C<b style="margin: 20px;">DFSDM_FLT1JDATAR</b>//   data register for injected group</summary>
<ul>
<li class="content" name="fld_4001705C.8" onclick="ElemClick('fld_4001705C.8');">
[8:31]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected group conversion data
</li>
<li class="content" name="fld_4001705C.0" onclick="ElemClick('fld_4001705C.0');">
[0]<b style="margin: 20px;">JDATACH</b> (def=0x0)    //    Injected channel most recently converted
</li>
</ul>
</details></li>
<li class="content" name="reg_40017064"><details ontoggle="ElemCh('reg_40017064');"><summary>0x40017064<b style="margin: 20px;">DFSDM_FLT1RDATAR</b>//   data register for the regular channel</summary>
<ul>
<li class="content" name="fld_40017064.8" onclick="ElemClick('fld_40017064.8');">
[8:31]<b style="margin: 20px;">RDATA</b> (def=0x0)    //    Regular channel conversion data
</li>
<li class="content" name="fld_40017064.4" onclick="ElemClick('fld_40017064.4');">
[4]<b style="margin: 20px;">RPEND</b> (def=0x0)    //    Regular channel pending data
</li>
<li class="content" name="fld_40017064.0" onclick="ElemClick('fld_40017064.0');">
[0]<b style="margin: 20px;">RDATACH</b> (def=0x0)    //    Regular channel most recently converted
</li>
</ul>
</details></li>
<li class="content" name="reg_4001706C"><details ontoggle="ElemCh('reg_4001706C');"><summary>0x4001706C<b style="margin: 20px;">DFSDM_FLT1AWHTR</b>//   analog watchdog high threshold register</summary>
<ul>
<li class="content" name="fld_4001706C.8" onclick="ElemClick('fld_4001706C.8');">
[8:31]<b style="margin: 20px;">AWHT</b> (def=0x0)    //    Analog watchdog high threshold
</li>
<li class="content" name="fld_4001706C.0" onclick="ElemClick('fld_4001706C.0');">
[0:3]<b style="margin: 20px;">BKAWH</b> (def=0x0)    //    Break signal assignment to analog watchdog high threshold event
</li>
</ul>
</details></li>
<li class="content" name="reg_40017074"><details ontoggle="ElemCh('reg_40017074');"><summary>0x40017074<b style="margin: 20px;">DFSDM_FLT1AWLTR</b>//   analog watchdog low threshold register</summary>
<ul>
<li class="content" name="fld_40017074.8" onclick="ElemClick('fld_40017074.8');">
[8:31]<b style="margin: 20px;">AWLT</b> (def=0x0)    //    Analog watchdog low threshold
</li>
<li class="content" name="fld_40017074.0" onclick="ElemClick('fld_40017074.0');">
[0:1]<b style="margin: 20px;">BKAWL</b> (def=0x0)    //    Break signal assignment to analog watchdog low threshold event
</li>
</ul>
</details></li>
<li class="content" name="reg_4001707C"><details ontoggle="ElemCh('reg_4001707C');"><summary>0x4001707C<b style="margin: 20px;">DFSDM_FLT1AWSR</b>//   analog watchdog status register</summary>
<ul>
<li class="content" name="fld_4001707C.8" onclick="ElemClick('fld_4001707C.8');">
[8:15]<b style="margin: 20px;">AWHTF</b> (def=0x0)    //    Analog watchdog high threshold flag
</li>
<li class="content" name="fld_4001707C.0" onclick="ElemClick('fld_4001707C.0');">
[0:7]<b style="margin: 20px;">AWLTF</b> (def=0x0)    //    Analog watchdog low threshold flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40017084"><details ontoggle="ElemCh('reg_40017084');"><summary>0x40017084<b style="margin: 20px;">DFSDM_FLT1AWCFR</b>//   analog watchdog clear flag register</summary>
<ul>
<li class="content" name="fld_40017084.8" onclick="ElemClick('fld_40017084.8');">
[8:9]<b style="margin: 20px;">CLRAWHTF</b> (def=0x0)    //    Clear the analog watchdog high threshold flag
</li>
<li class="content" name="fld_40017084.0" onclick="ElemClick('fld_40017084.0');">
[0:1]<b style="margin: 20px;">CLRAWLTF</b> (def=0x0)    //    Clear the analog watchdog low threshold flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4001708C"><details ontoggle="ElemCh('reg_4001708C');"><summary>0x4001708C<b style="margin: 20px;">DFSDM_FLT1EXMAX</b>//   Extremes detector maximum register</summary>
<ul>
<li class="content" name="fld_4001708C.8" onclick="ElemClick('fld_4001708C.8');">
[8:31]<b style="margin: 20px;">EXMAX</b> (def=0x0)    //    Extremes detector maximum value
</li>
<li class="content" name="fld_4001708C.0" onclick="ElemClick('fld_4001708C.0');">
[0]<b style="margin: 20px;">EXMAXCH</b> (def=0x0)    //    Extremes detector maximum data channel
</li>
</ul>
</details></li>
<li class="content" name="reg_40017094"><details ontoggle="ElemCh('reg_40017094');"><summary>0x40017094<b style="margin: 20px;">DFSDM_FLT1EXMIN</b>//   Extremes detector minimum register</summary>
<ul>
<li class="content" name="fld_40017094.8" onclick="ElemClick('fld_40017094.8');">
[8:31]<b style="margin: 20px;">EXMIN</b> (def=0x0)    //    EXMIN
</li>
<li class="content" name="fld_40017094.0" onclick="ElemClick('fld_40017094.0');">
[0]<b style="margin: 20px;">EXMINCH</b> (def=0x0)    //    Extremes detector minimum data channel
</li>
</ul>
</details></li>
<li class="content" name="reg_4001709C"><details ontoggle="ElemCh('reg_4001709C');"><summary>0x4001709C<b style="margin: 20px;">DFSDM_FLT1CNVTIMR</b>//   conversion timer register</summary>
<ul>
<li class="content" name="fld_4001709C.4" onclick="ElemClick('fld_4001709C.4');">
[4:31]<b style="margin: 20px;">CNVCNT</b> (def=0x0)    //    28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40017000.127" onclick="ElemClick('isr_40017000.127');">[127]  <b>DFSDM0</b>    //    DFSDM0 global interrupt</li>
<li class="content" name="isr_40017000.128" onclick="ElemClick('isr_40017000.128');">[128]  <b>DFSDM1</b>    //    DFSDM1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40024C00"><details ontoggle="ElemCh('per_40024C00');"><summary>0x40024C00<b style="margin: 20px;">QSPI1</b>// QSPI1</summary>
<ul>
<li class="content" name="reg_40024C00"><details ontoggle="ElemCh('reg_40024C00');"><summary>0x40024C00<b style="margin: 20px;">CR</b>//   QSPI control register</summary>
<ul>
<li class="content" name="fld_40024C00.0" onclick="ElemClick('fld_40024C00.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Enable Enable the QSPI
</li>
<li class="content" name="fld_40024C00.1" onclick="ElemClick('fld_40024C00.1');">
[1]<b style="margin: 20px;">ABORT</b> (def=0x0)    //    Abort request This bit aborts the on-going command sequence
</li>
<li class="content" name="fld_40024C00.2" onclick="ElemClick('fld_40024C00.2');">
[2]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA mode enabled
</li>
<li class="content" name="fld_40024C00.3" onclick="ElemClick('fld_40024C00.3');">
[3]<b style="margin: 20px;">TCEN</b> (def=0x0)    //    Timeout counter enable
</li>
<li class="content" name="fld_40024C00.5" onclick="ElemClick('fld_40024C00.5');">
[5]<b style="margin: 20px;">START</b> (def=0x0)    //    start the FLASH command sequence
</li>
<li class="content" name="fld_40024C00.6" onclick="ElemClick('fld_40024C00.6');">
[6]<b style="margin: 20px;">DFM</b> (def=0x0)    //    Dual-flash mode This bit activates dual-flash mode
</li>
<li class="content" name="fld_40024C00.7" onclick="ElemClick('fld_40024C00.7');">
[7]<b style="margin: 20px;">FSEL</b> (def=0x0)    //    Flash memory selection
</li>
<li class="content" name="fld_40024C00.8" onclick="ElemClick('fld_40024C00.8');">
[8:12]<b style="margin: 20px;">FTHRES</b> (def=0x0)    //    FIFO threshold level Defines
</li>
<li class="content" name="fld_40024C00.13" onclick="ElemClick('fld_40024C00.13');">
[13]<b style="margin: 20px;">SIOXEN</b> (def=0x0)    //    SIOX enable
</li>
<li class="content" name="fld_40024C00.16" onclick="ElemClick('fld_40024C00.16');">
[16]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable This bit enables the transfer error interrupt.
</li>
<li class="content" name="fld_40024C00.17" onclick="ElemClick('fld_40024C00.17');">
[17]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable This bit enables the transfer complete 
</li>
<li class="content" name="fld_40024C00.18" onclick="ElemClick('fld_40024C00.18');">
[18]<b style="margin: 20px;">FTIE</b> (def=0x0)    //    FIFO threshold interrupt enable This bit enables the FIFO threshold interrupt.
</li>
<li class="content" name="fld_40024C00.19" onclick="ElemClick('fld_40024C00.19');">
[19]<b style="margin: 20px;">SMIE</b> (def=0x0)    //    Status match interrupt enable This bit enables the status match interrupt.
</li>
<li class="content" name="fld_40024C00.20" onclick="ElemClick('fld_40024C00.20');">
[20]<b style="margin: 20px;">TOIE</b> (def=0x0)    //    TimeOut interrupt enable This bit enables the TimeOut interrupt.
</li>
<li class="content" name="fld_40024C00.22" onclick="ElemClick('fld_40024C00.22');">
[22]<b style="margin: 20px;">APMS</b> (def=0x0)    //    Automatic poll mode stop
</li>
<li class="content" name="fld_40024C00.23" onclick="ElemClick('fld_40024C00.23');">
[23]<b style="margin: 20px;">PMM</b> (def=0x0)    //    Polling match mode
</li>
<li class="content" name="fld_40024C00.24" onclick="ElemClick('fld_40024C00.24');">
[24:31]<b style="margin: 20px;">PRESCALER</b> (def=0x0)    //    clock prescaler
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C04"><details ontoggle="ElemCh('reg_40024C04');"><summary>0x40024C04<b style="margin: 20px;">DCR</b>//   QSPI device configuration register</summary>
<ul>
<li class="content" name="fld_40024C04.0" onclick="ElemClick('fld_40024C04.0');">
[0]<b style="margin: 20px;">CKMODE</b> (def=0x0)    //    indicates the level that clk takes between command
</li>
<li class="content" name="fld_40024C04.8" onclick="ElemClick('fld_40024C04.8');">
[8:10]<b style="margin: 20px;">CSHT</b> (def=0x0)    //    Chip select high time
</li>
<li class="content" name="fld_40024C04.16" onclick="ElemClick('fld_40024C04.16');">
[16:20]<b style="margin: 20px;">FSIZE</b> (def=0x0)    //    Flash memory size
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C08"><details ontoggle="ElemCh('reg_40024C08');"><summary>0x40024C08<b style="margin: 20px;">SR</b>//   QSPI status register</summary>
<ul>
<li class="content" name="fld_40024C08.0" onclick="ElemClick('fld_40024C08.0');">
[0]<b style="margin: 20px;">TEF</b> (def=0x0)    //    Transfer error flag
</li>
<li class="content" name="fld_40024C08.1" onclick="ElemClick('fld_40024C08.1');">
[1]<b style="margin: 20px;">TCF</b> (def=0x0)    //    Transfer complete flag
</li>
<li class="content" name="fld_40024C08.2" onclick="ElemClick('fld_40024C08.2');">
[2]<b style="margin: 20px;">FTF</b> (def=0x0)    //    FIFO threshold flag
</li>
<li class="content" name="fld_40024C08.3" onclick="ElemClick('fld_40024C08.3');">
[3]<b style="margin: 20px;">SMF</b> (def=0x0)    //    Status match flag
</li>
<li class="content" name="fld_40024C08.4" onclick="ElemClick('fld_40024C08.4');">
[4]<b style="margin: 20px;">TOF</b> (def=0x0)    //    Timeout flag This bit is set when timeout occurs
</li>
<li class="content" name="fld_40024C08.5" onclick="ElemClick('fld_40024C08.5');">
[5]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Busy This bit is set when an operation is on going
</li>
<li class="content" name="fld_40024C08.8" onclick="ElemClick('fld_40024C08.8');">
[8:13]<b style="margin: 20px;">FLEVEL</b> (def=0x0)    //    FIFO level
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C0C"><details ontoggle="ElemCh('reg_40024C0C');"><summary>0x40024C0C<b style="margin: 20px;">FCR</b>//   QSPI flag clear register</summary>
<ul>
<li class="content" name="fld_40024C0C.0" onclick="ElemClick('fld_40024C0C.0');">
[0]<b style="margin: 20px;">CTEF</b> (def=0x0)    //    Clear transfer error flag Writing 1 clears the TEF flag in the QSPI_SR 
</li>
<li class="content" name="fld_40024C0C.1" onclick="ElemClick('fld_40024C0C.1');">
[1]<b style="margin: 20px;">CTCF</b> (def=0x0)    //    Clear transfer complete flag Writing 1 clears the TCF flag in the QSPI_SR 
</li>
<li class="content" name="fld_40024C0C.3" onclick="ElemClick('fld_40024C0C.3');">
[3]<b style="margin: 20px;">CSMF</b> (def=0x0)    //    Clear status match flag Writing 1 clears the SMF flag in the QSPI_SR register
</li>
<li class="content" name="fld_40024C0C.4" onclick="ElemClick('fld_40024C0C.4');">
[4]<b style="margin: 20px;">CTOF</b> (def=0x0)    //    Clear timeout flag Writing 1 clears the TOF flag in the QSPI_SR register
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C10"><details ontoggle="ElemCh('reg_40024C10');"><summary>0x40024C10<b style="margin: 20px;">DLR</b>//   QSPI data length register</summary>
<ul>
<li class="content" name="fld_40024C10.0" onclick="ElemClick('fld_40024C10.0');">
[0:31]<b style="margin: 20px;">DL</b> (def=0x0)    //    Data length
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C14"><details ontoggle="ElemCh('reg_40024C14');"><summary>0x40024C14<b style="margin: 20px;">CCR</b>//   QSPI communication configuration register</summary>
<ul>
<li class="content" name="fld_40024C14.0" onclick="ElemClick('fld_40024C14.0');">
[0:7]<b style="margin: 20px;">INSTRUCTION</b> (def=0x0)    //    Instruction
</li>
<li class="content" name="fld_40024C14.8" onclick="ElemClick('fld_40024C14.8');">
[8:9]<b style="margin: 20px;">IMODE</b> (def=0x0)    //    Instruction mode
</li>
<li class="content" name="fld_40024C14.10" onclick="ElemClick('fld_40024C14.10');">
[10:11]<b style="margin: 20px;">ADMODE</b> (def=0x0)    //    Address mode
</li>
<li class="content" name="fld_40024C14.12" onclick="ElemClick('fld_40024C14.12');">
[12:13]<b style="margin: 20px;">ADSIZE</b> (def=0x0)    //    Address size
</li>
<li class="content" name="fld_40024C14.14" onclick="ElemClick('fld_40024C14.14');">
[14:15]<b style="margin: 20px;">ABMODE</b> (def=0x0)    //    Alternate bytes mode
</li>
<li class="content" name="fld_40024C14.16" onclick="ElemClick('fld_40024C14.16');">
[16:17]<b style="margin: 20px;">ABSIZE</b> (def=0x0)    //    Alternate bytes size
</li>
<li class="content" name="fld_40024C14.18" onclick="ElemClick('fld_40024C14.18');">
[18:22]<b style="margin: 20px;">DCYC</b> (def=0x0)    //    Number of dummy cycles
</li>
<li class="content" name="fld_40024C14.24" onclick="ElemClick('fld_40024C14.24');">
[24:25]<b style="margin: 20px;">DMODE</b> (def=0x0)    //    Data mode
</li>
<li class="content" name="fld_40024C14.26" onclick="ElemClick('fld_40024C14.26');">
[26:27]<b style="margin: 20px;">FMODE</b> (def=0x0)    //    Functional mode
</li>
<li class="content" name="fld_40024C14.28" onclick="ElemClick('fld_40024C14.28');">
[28]<b style="margin: 20px;">SIOO</b> (def=0x0)    //    Send instruction only once mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C18"><details ontoggle="ElemCh('reg_40024C18');"><summary>0x40024C18<b style="margin: 20px;">AR</b>//   QSPI address register</summary>
<ul>
<li class="content" name="fld_40024C18.0" onclick="ElemClick('fld_40024C18.0');">
[0:31]<b style="margin: 20px;">ADDRESS</b> (def=0x0)    //    QSPI Address
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C1C"><details ontoggle="ElemCh('reg_40024C1C');"><summary>0x40024C1C<b style="margin: 20px;">ABR</b>//   QSPI alternate bytes registers</summary>
<ul>
<li class="content" name="fld_40024C1C.0" onclick="ElemClick('fld_40024C1C.0');">
[0:31]<b style="margin: 20px;">ALTERNATE</b> (def=0x0)    //    Alternate Bytes Optional data to be send to the external SPI device right after the a
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C20"><details ontoggle="ElemCh('reg_40024C20');"><summary>0x40024C20<b style="margin: 20px;">DR</b>//   QSPI data register</summary>
<ul>
<li class="content" name="fld_40024C20.0" onclick="ElemClick('fld_40024C20.0');">
[0:31]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Data
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C24"><details ontoggle="ElemCh('reg_40024C24');"><summary>0x40024C24<b style="margin: 20px;">PSMKR</b>//   QSPI polling status mask register</summary>
<ul>
<li class="content" name="fld_40024C24.0" onclick="ElemClick('fld_40024C24.0');">
[0:31]<b style="margin: 20px;">MASK</b> (def=0x0)    //    Status mask Mask to be applied to the status bytes received in polling mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C28"><details ontoggle="ElemCh('reg_40024C28');"><summary>0x40024C28<b style="margin: 20px;">PSMAR</b>//   QSPI polling status match register</summary>
<ul>
<li class="content" name="fld_40024C28.0" onclick="ElemClick('fld_40024C28.0');">
[0:31]<b style="margin: 20px;">MATCH</b> (def=0x0)    //    Status match Value to be compared with the masked status register to get a match. Thi
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C2C"><details ontoggle="ElemCh('reg_40024C2C');"><summary>0x40024C2C<b style="margin: 20px;">PIR</b>//   QSPI polling interval register</summary>
<ul>
<li class="content" name="fld_40024C2C.0" onclick="ElemClick('fld_40024C2C.0');">
[0:15]<b style="margin: 20px;">INTERVAL</b> (def=0x0)    //    Polling interval Number of CLK cycles between to read during automatic polling phases
</li>
</ul>
</details></li>
<li class="content" name="reg_40024C30"><details ontoggle="ElemCh('reg_40024C30');"><summary>0x40024C30<b style="margin: 20px;">LPTR</b>//   QSPI low-power timeout register</summary>
<ul>
<li class="content" name="fld_40024C30.0" onclick="ElemClick('fld_40024C30.0');">
[0:15]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40024C00.82" onclick="ElemClick('isr_40024C00.82');">[82]  <b>QSPI1</b>    //    QSPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40025000"><details ontoggle="ElemCh('per_40025000');"><summary>0x40025000<b style="margin: 20px;">QSPI2</b>// </summary>
<ul>
<li class="content" name="reg_40025000"><details ontoggle="ElemCh('reg_40025000');"><summary>0x40025000<b style="margin: 20px;">CR</b>//   QSPI control register</summary>
<ul>
<li class="content" name="fld_40025000.0" onclick="ElemClick('fld_40025000.0');">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Enable Enable the QSPI
</li>
<li class="content" name="fld_40025000.1" onclick="ElemClick('fld_40025000.1');">
[1]<b style="margin: 20px;">ABORT</b> (def=0x0)    //    Abort request This bit aborts the on-going command sequence
</li>
<li class="content" name="fld_40025000.2" onclick="ElemClick('fld_40025000.2');">
[2]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA mode enabled
</li>
<li class="content" name="fld_40025000.3" onclick="ElemClick('fld_40025000.3');">
[3]<b style="margin: 20px;">TCEN</b> (def=0x0)    //    Timeout counter enable
</li>
<li class="content" name="fld_40025000.5" onclick="ElemClick('fld_40025000.5');">
[5]<b style="margin: 20px;">START</b> (def=0x0)    //    start the FLASH command sequence
</li>
<li class="content" name="fld_40025000.6" onclick="ElemClick('fld_40025000.6');">
[6]<b style="margin: 20px;">DFM</b> (def=0x0)    //    Dual-flash mode This bit activates dual-flash mode
</li>
<li class="content" name="fld_40025000.7" onclick="ElemClick('fld_40025000.7');">
[7]<b style="margin: 20px;">FSEL</b> (def=0x0)    //    Flash memory selection
</li>
<li class="content" name="fld_40025000.8" onclick="ElemClick('fld_40025000.8');">
[8:12]<b style="margin: 20px;">FTHRES</b> (def=0x0)    //    FIFO threshold level Defines
</li>
<li class="content" name="fld_40025000.13" onclick="ElemClick('fld_40025000.13');">
[13]<b style="margin: 20px;">SIOXEN</b> (def=0x0)    //    SIOX enable
</li>
<li class="content" name="fld_40025000.16" onclick="ElemClick('fld_40025000.16');">
[16]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable This bit enables the transfer error interrupt.
</li>
<li class="content" name="fld_40025000.17" onclick="ElemClick('fld_40025000.17');">
[17]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable This bit enables the transfer complete 
</li>
<li class="content" name="fld_40025000.18" onclick="ElemClick('fld_40025000.18');">
[18]<b style="margin: 20px;">FTIE</b> (def=0x0)    //    FIFO threshold interrupt enable This bit enables the FIFO threshold interrupt.
</li>
<li class="content" name="fld_40025000.19" onclick="ElemClick('fld_40025000.19');">
[19]<b style="margin: 20px;">SMIE</b> (def=0x0)    //    Status match interrupt enable This bit enables the status match interrupt.
</li>
<li class="content" name="fld_40025000.20" onclick="ElemClick('fld_40025000.20');">
[20]<b style="margin: 20px;">TOIE</b> (def=0x0)    //    TimeOut interrupt enable This bit enables the TimeOut interrupt.
</li>
<li class="content" name="fld_40025000.22" onclick="ElemClick('fld_40025000.22');">
[22]<b style="margin: 20px;">APMS</b> (def=0x0)    //    Automatic poll mode stop
</li>
<li class="content" name="fld_40025000.23" onclick="ElemClick('fld_40025000.23');">
[23]<b style="margin: 20px;">PMM</b> (def=0x0)    //    Polling match mode
</li>
<li class="content" name="fld_40025000.24" onclick="ElemClick('fld_40025000.24');">
[24:31]<b style="margin: 20px;">PRESCALER</b> (def=0x0)    //    clock prescaler
</li>
</ul>
</details></li>
<li class="content" name="reg_40025004"><details ontoggle="ElemCh('reg_40025004');"><summary>0x40025004<b style="margin: 20px;">DCR</b>//   QSPI device configuration register</summary>
<ul>
<li class="content" name="fld_40025004.0" onclick="ElemClick('fld_40025004.0');">
[0]<b style="margin: 20px;">CKMODE</b> (def=0x0)    //    indicates the level that clk takes between command
</li>
<li class="content" name="fld_40025004.8" onclick="ElemClick('fld_40025004.8');">
[8:10]<b style="margin: 20px;">CSHT</b> (def=0x0)    //    Chip select high time
</li>
<li class="content" name="fld_40025004.16" onclick="ElemClick('fld_40025004.16');">
[16:20]<b style="margin: 20px;">FSIZE</b> (def=0x0)    //    Flash memory size
</li>
</ul>
</details></li>
<li class="content" name="reg_40025008"><details ontoggle="ElemCh('reg_40025008');"><summary>0x40025008<b style="margin: 20px;">SR</b>//   QSPI status register</summary>
<ul>
<li class="content" name="fld_40025008.0" onclick="ElemClick('fld_40025008.0');">
[0]<b style="margin: 20px;">TEF</b> (def=0x0)    //    Transfer error flag
</li>
<li class="content" name="fld_40025008.1" onclick="ElemClick('fld_40025008.1');">
[1]<b style="margin: 20px;">TCF</b> (def=0x0)    //    Transfer complete flag
</li>
<li class="content" name="fld_40025008.2" onclick="ElemClick('fld_40025008.2');">
[2]<b style="margin: 20px;">FTF</b> (def=0x0)    //    FIFO threshold flag
</li>
<li class="content" name="fld_40025008.3" onclick="ElemClick('fld_40025008.3');">
[3]<b style="margin: 20px;">SMF</b> (def=0x0)    //    Status match flag
</li>
<li class="content" name="fld_40025008.4" onclick="ElemClick('fld_40025008.4');">
[4]<b style="margin: 20px;">TOF</b> (def=0x0)    //    Timeout flag This bit is set when timeout occurs
</li>
<li class="content" name="fld_40025008.5" onclick="ElemClick('fld_40025008.5');">
[5]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Busy This bit is set when an operation is on going
</li>
<li class="content" name="fld_40025008.8" onclick="ElemClick('fld_40025008.8');">
[8:13]<b style="margin: 20px;">FLEVEL</b> (def=0x0)    //    FIFO level
</li>
</ul>
</details></li>
<li class="content" name="reg_4002500C"><details ontoggle="ElemCh('reg_4002500C');"><summary>0x4002500C<b style="margin: 20px;">FCR</b>//   QSPI flag clear register</summary>
<ul>
<li class="content" name="fld_4002500C.0" onclick="ElemClick('fld_4002500C.0');">
[0]<b style="margin: 20px;">CTEF</b> (def=0x0)    //    Clear transfer error flag Writing 1 clears the TEF flag in the QSPI_SR 
</li>
<li class="content" name="fld_4002500C.1" onclick="ElemClick('fld_4002500C.1');">
[1]<b style="margin: 20px;">CTCF</b> (def=0x0)    //    Clear transfer complete flag Writing 1 clears the TCF flag in the QSPI_SR 
</li>
<li class="content" name="fld_4002500C.3" onclick="ElemClick('fld_4002500C.3');">
[3]<b style="margin: 20px;">CSMF</b> (def=0x0)    //    Clear status match flag Writing 1 clears the SMF flag in the QSPI_SR register
</li>
<li class="content" name="fld_4002500C.4" onclick="ElemClick('fld_4002500C.4');">
[4]<b style="margin: 20px;">CTOF</b> (def=0x0)    //    Clear timeout flag Writing 1 clears the TOF flag in the QSPI_SR register
</li>
</ul>
</details></li>
<li class="content" name="reg_40025010"><details ontoggle="ElemCh('reg_40025010');"><summary>0x40025010<b style="margin: 20px;">DLR</b>//   QSPI data length register</summary>
<ul>
<li class="content" name="fld_40025010.0" onclick="ElemClick('fld_40025010.0');">
[0:31]<b style="margin: 20px;">DL</b> (def=0x0)    //    Data length
</li>
</ul>
</details></li>
<li class="content" name="reg_40025014"><details ontoggle="ElemCh('reg_40025014');"><summary>0x40025014<b style="margin: 20px;">CCR</b>//   QSPI communication configuration register</summary>
<ul>
<li class="content" name="fld_40025014.0" onclick="ElemClick('fld_40025014.0');">
[0:7]<b style="margin: 20px;">INSTRUCTION</b> (def=0x0)    //    Instruction
</li>
<li class="content" name="fld_40025014.8" onclick="ElemClick('fld_40025014.8');">
[8:9]<b style="margin: 20px;">IMODE</b> (def=0x0)    //    Instruction mode
</li>
<li class="content" name="fld_40025014.10" onclick="ElemClick('fld_40025014.10');">
[10:11]<b style="margin: 20px;">ADMODE</b> (def=0x0)    //    Address mode
</li>
<li class="content" name="fld_40025014.12" onclick="ElemClick('fld_40025014.12');">
[12:13]<b style="margin: 20px;">ADSIZE</b> (def=0x0)    //    Address size
</li>
<li class="content" name="fld_40025014.14" onclick="ElemClick('fld_40025014.14');">
[14:15]<b style="margin: 20px;">ABMODE</b> (def=0x0)    //    Alternate bytes mode
</li>
<li class="content" name="fld_40025014.16" onclick="ElemClick('fld_40025014.16');">
[16:17]<b style="margin: 20px;">ABSIZE</b> (def=0x0)    //    Alternate bytes size
</li>
<li class="content" name="fld_40025014.18" onclick="ElemClick('fld_40025014.18');">
[18:22]<b style="margin: 20px;">DCYC</b> (def=0x0)    //    Number of dummy cycles
</li>
<li class="content" name="fld_40025014.24" onclick="ElemClick('fld_40025014.24');">
[24:25]<b style="margin: 20px;">DMODE</b> (def=0x0)    //    Data mode
</li>
<li class="content" name="fld_40025014.26" onclick="ElemClick('fld_40025014.26');">
[26:27]<b style="margin: 20px;">FMODE</b> (def=0x0)    //    Functional mode
</li>
<li class="content" name="fld_40025014.28" onclick="ElemClick('fld_40025014.28');">
[28]<b style="margin: 20px;">SIOO</b> (def=0x0)    //    Send instruction only once mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025018"><details ontoggle="ElemCh('reg_40025018');"><summary>0x40025018<b style="margin: 20px;">AR</b>//   QSPI address register</summary>
<ul>
<li class="content" name="fld_40025018.0" onclick="ElemClick('fld_40025018.0');">
[0:31]<b style="margin: 20px;">ADDRESS</b> (def=0x0)    //    QSPI Address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002501C"><details ontoggle="ElemCh('reg_4002501C');"><summary>0x4002501C<b style="margin: 20px;">ABR</b>//   QSPI alternate bytes registers</summary>
<ul>
<li class="content" name="fld_4002501C.0" onclick="ElemClick('fld_4002501C.0');">
[0:31]<b style="margin: 20px;">ALTERNATE</b> (def=0x0)    //    Alternate Bytes Optional data to be send to the external SPI device right after the a
</li>
</ul>
</details></li>
<li class="content" name="reg_40025020"><details ontoggle="ElemCh('reg_40025020');"><summary>0x40025020<b style="margin: 20px;">DR</b>//   QSPI data register</summary>
<ul>
<li class="content" name="fld_40025020.0" onclick="ElemClick('fld_40025020.0');">
[0:31]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Data
</li>
</ul>
</details></li>
<li class="content" name="reg_40025024"><details ontoggle="ElemCh('reg_40025024');"><summary>0x40025024<b style="margin: 20px;">PSMKR</b>//   QSPI polling status mask register</summary>
<ul>
<li class="content" name="fld_40025024.0" onclick="ElemClick('fld_40025024.0');">
[0:31]<b style="margin: 20px;">MASK</b> (def=0x0)    //    Status mask Mask to be applied to the status bytes received in polling mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025028"><details ontoggle="ElemCh('reg_40025028');"><summary>0x40025028<b style="margin: 20px;">PSMAR</b>//   QSPI polling status match register</summary>
<ul>
<li class="content" name="fld_40025028.0" onclick="ElemClick('fld_40025028.0');">
[0:31]<b style="margin: 20px;">MATCH</b> (def=0x0)    //    Status match Value to be compared with the masked status register to get a match. Thi
</li>
</ul>
</details></li>
<li class="content" name="reg_4002502C"><details ontoggle="ElemCh('reg_4002502C');"><summary>0x4002502C<b style="margin: 20px;">PIR</b>//   QSPI polling interval register</summary>
<ul>
<li class="content" name="fld_4002502C.0" onclick="ElemClick('fld_4002502C.0');">
[0:15]<b style="margin: 20px;">INTERVAL</b> (def=0x0)    //    Polling interval Number of CLK cycles between to read during automatic polling phases
</li>
</ul>
</details></li>
<li class="content" name="reg_40025030"><details ontoggle="ElemCh('reg_40025030');"><summary>0x40025030<b style="margin: 20px;">LPTR</b>//   QSPI low-power timeout register</summary>
<ul>
<li class="content" name="fld_40025030.0" onclick="ElemClick('fld_40025030.0');">
[0:15]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40025000.134" onclick="ElemClick('isr_40025000.134');">[134]  <b>QSPI2</b>    //    QSPI2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40008400"><details ontoggle="ElemCh('per_40008400');"><summary>0x40008400<b style="margin: 20px;">SWPMI</b>// Single Wire Protocol Master Interface</summary>
<ul>
<li class="content" name="reg_40008400"><details ontoggle="ElemCh('reg_40008400');"><summary>0x40008400<b style="margin: 20px;">CR</b>//   SWPMI Configuration/Control register</summary>
<ul>
<li class="content" name="fld_40008400.0" onclick="ElemClick('fld_40008400.0');">
[0]<b style="margin: 20px;">RXDMA</b> (def=0x0)    //    Reception DMA enable
</li>
<li class="content" name="fld_40008400.1" onclick="ElemClick('fld_40008400.1');">
[1]<b style="margin: 20px;">TXDMA</b> (def=0x0)    //    Transmission DMA enable
</li>
<li class="content" name="fld_40008400.2" onclick="ElemClick('fld_40008400.2');">
[2]<b style="margin: 20px;">RXMODE</b> (def=0x0)    //    Reception buffering mode
</li>
<li class="content" name="fld_40008400.3" onclick="ElemClick('fld_40008400.3');">
[3]<b style="margin: 20px;">TXMODE</b> (def=0x0)    //    Transmission buffering mode
</li>
<li class="content" name="fld_40008400.4" onclick="ElemClick('fld_40008400.4');">
[4]<b style="margin: 20px;">LPBK</b> (def=0x0)    //    Loopback mode enable
</li>
<li class="content" name="fld_40008400.5" onclick="ElemClick('fld_40008400.5');">
[5]<b style="margin: 20px;">SWPACT</b> (def=0x0)    //    Single wire protocol master interface activate
</li>
<li class="content" name="fld_40008400.10" onclick="ElemClick('fld_40008400.10');">
[10]<b style="margin: 20px;">DEACT</b> (def=0x0)    //    Single wire protocol master interface deactivate
</li>
<li class="content" name="fld_40008400.11" onclick="ElemClick('fld_40008400.11');">
[11]<b style="margin: 20px;">SWPTEN</b> (def=0x0)    //    Single wire protocol master transceiver enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40008404"><details ontoggle="ElemCh('reg_40008404');"><summary>0x40008404<b style="margin: 20px;">BRR</b>//   SWPMI Bitrate register</summary>
<ul>
<li class="content" name="fld_40008404.0" onclick="ElemClick('fld_40008404.0');">
[0:7]<b style="margin: 20px;">BR</b> (def=0x1)    //    Bitrate prescaler
</li>
</ul>
</details></li>
<li class="content" name="reg_4000840C"><details ontoggle="ElemCh('reg_4000840C');"><summary>0x4000840C<b style="margin: 20px;">ISR</b>//   SWPMI Interrupt and Status register</summary>
<ul>
<li class="content" name="fld_4000840C.0" onclick="ElemClick('fld_4000840C.0');">
[0]<b style="margin: 20px;">RXBFF</b> (def=0x0)    //    Receive buffer full flag
</li>
<li class="content" name="fld_4000840C.1" onclick="ElemClick('fld_4000840C.1');">
[1]<b style="margin: 20px;">TXBEF</b> (def=0x1)    //    Transmit buffer empty flag
</li>
<li class="content" name="fld_4000840C.2" onclick="ElemClick('fld_4000840C.2');">
[2]<b style="margin: 20px;">RXBERF</b> (def=0x0)    //    Receive CRC error flag
</li>
<li class="content" name="fld_4000840C.3" onclick="ElemClick('fld_4000840C.3');">
[3]<b style="margin: 20px;">RXOVRF</b> (def=0x0)    //    Receive overrun error flag
</li>
<li class="content" name="fld_4000840C.4" onclick="ElemClick('fld_4000840C.4');">
[4]<b style="margin: 20px;">TXUNRF</b> (def=0x0)    //    Transmit underrun error flag
</li>
<li class="content" name="fld_4000840C.5" onclick="ElemClick('fld_4000840C.5');">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive data register not empty
</li>
<li class="content" name="fld_4000840C.6" onclick="ElemClick('fld_4000840C.6');">
[6]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content" name="fld_4000840C.7" onclick="ElemClick('fld_4000840C.7');">
[7]<b style="margin: 20px;">TCF</b> (def=0x1)    //    Transfer complete flag
</li>
<li class="content" name="fld_4000840C.8" onclick="ElemClick('fld_4000840C.8');">
[8]<b style="margin: 20px;">SRF</b> (def=0x0)    //    Slave resume flag
</li>
<li class="content" name="fld_4000840C.9" onclick="ElemClick('fld_4000840C.9');">
[9]<b style="margin: 20px;">SUSP</b> (def=0x1)    //    SUSPEND flag
</li>
<li class="content" name="fld_4000840C.10" onclick="ElemClick('fld_4000840C.10');">
[10]<b style="margin: 20px;">DEACTF</b> (def=0x0)    //    DEACTIVATED flag
</li>
<li class="content" name="fld_4000840C.11" onclick="ElemClick('fld_4000840C.11');">
[11]<b style="margin: 20px;">RDYF</b> (def=0x0)    //    transceiver ready flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40008410"><details ontoggle="ElemCh('reg_40008410');"><summary>0x40008410<b style="margin: 20px;">ICR</b>//   SWPMI Interrupt Flag Clear register</summary>
<ul>
<li class="content" name="fld_40008410.0" onclick="ElemClick('fld_40008410.0');">
[0]<b style="margin: 20px;">CRXBFF</b> (def=0x0)    //    Clear receive buffer full flag
</li>
<li class="content" name="fld_40008410.1" onclick="ElemClick('fld_40008410.1');">
[1]<b style="margin: 20px;">CTXBEF</b> (def=0x0)    //    Clear transmit buffer empty flag
</li>
<li class="content" name="fld_40008410.2" onclick="ElemClick('fld_40008410.2');">
[2]<b style="margin: 20px;">CRXBERF</b> (def=0x0)    //    Clear receive CRC error flag
</li>
<li class="content" name="fld_40008410.3" onclick="ElemClick('fld_40008410.3');">
[3]<b style="margin: 20px;">CRXOVRF</b> (def=0x0)    //    Clear receive overrun error flag
</li>
<li class="content" name="fld_40008410.4" onclick="ElemClick('fld_40008410.4');">
[4]<b style="margin: 20px;">CTXUNRF</b> (def=0x0)    //    Clear transmit underrun error flag
</li>
<li class="content" name="fld_40008410.7" onclick="ElemClick('fld_40008410.7');">
[7]<b style="margin: 20px;">CTCF</b> (def=0x0)    //    Clear transfer complete flag
</li>
<li class="content" name="fld_40008410.8" onclick="ElemClick('fld_40008410.8');">
[8]<b style="margin: 20px;">CSRF</b> (def=0x0)    //    Clear slave resume flag
</li>
<li class="content" name="fld_40008410.11" onclick="ElemClick('fld_40008410.11');">
[11]<b style="margin: 20px;">CRDYF</b> (def=0x0)    //    Clear transceiver ready flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40008414"><details ontoggle="ElemCh('reg_40008414');"><summary>0x40008414<b style="margin: 20px;">IER</b>//   SWPMI Interrupt Enable register</summary>
<ul>
<li class="content" name="fld_40008414.0" onclick="ElemClick('fld_40008414.0');">
[0]<b style="margin: 20px;">RXBFIE</b> (def=0x0)    //    Receive buffer full interrupt enable
</li>
<li class="content" name="fld_40008414.1" onclick="ElemClick('fld_40008414.1');">
[1]<b style="margin: 20px;">TXBEIE</b> (def=0x0)    //    Transmit buffer empty interrupt enable
</li>
<li class="content" name="fld_40008414.2" onclick="ElemClick('fld_40008414.2');">
[2]<b style="margin: 20px;">RXBERIE</b> (def=0x0)    //    Receive CRC error interrupt enable
</li>
<li class="content" name="fld_40008414.3" onclick="ElemClick('fld_40008414.3');">
[3]<b style="margin: 20px;">RXOVRIE</b> (def=0x0)    //    Receive overrun error interrupt enable
</li>
<li class="content" name="fld_40008414.4" onclick="ElemClick('fld_40008414.4');">
[4]<b style="margin: 20px;">TXUNRIE</b> (def=0x0)    //    Transmit underrun error interrupt enable
</li>
<li class="content" name="fld_40008414.5" onclick="ElemClick('fld_40008414.5');">
[5]<b style="margin: 20px;">RIE</b> (def=0x0)    //    Receive interrupt enable
</li>
<li class="content" name="fld_40008414.6" onclick="ElemClick('fld_40008414.6');">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Transmit interrupt enable
</li>
<li class="content" name="fld_40008414.7" onclick="ElemClick('fld_40008414.7');">
[7]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmit complete interrupt enable
</li>
<li class="content" name="fld_40008414.8" onclick="ElemClick('fld_40008414.8');">
[8]<b style="margin: 20px;">SRIE</b> (def=0x0)    //    Slave resume interrupt enable
</li>
<li class="content" name="fld_40008414.11" onclick="ElemClick('fld_40008414.11');">
[11]<b style="margin: 20px;">RDYIE</b> (def=0x0)    //    Transceiver ready interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40008418"><details ontoggle="ElemCh('reg_40008418');"><summary>0x40008418<b style="margin: 20px;">RFL</b>//   SWPMI Receive Frame Length register</summary>
<ul>
<li class="content" name="fld_40008418.0" onclick="ElemClick('fld_40008418.0');">
[0:4]<b style="margin: 20px;">RFL</b> (def=0x0)    //    Receive frame length
</li>
</ul>
</details></li>
<li class="content" name="reg_4000841C"><details ontoggle="ElemCh('reg_4000841C');"><summary>0x4000841C<b style="margin: 20px;">TDR</b>//   SWPMI Transmit data register</summary>
<ul>
<li class="content" name="fld_4000841C.0" onclick="ElemClick('fld_4000841C.0');">
[0:31]<b style="margin: 20px;">TD</b> (def=0x0)    //    Transmit data
</li>
</ul>
</details></li>
<li class="content" name="reg_40008420"><details ontoggle="ElemCh('reg_40008420');"><summary>0x40008420<b style="margin: 20px;">RDR</b>//   SWPMI Receive data register</summary>
<ul>
<li class="content" name="fld_40008420.0" onclick="ElemClick('fld_40008420.0');">
[0:31]<b style="margin: 20px;">RD</b> (def=0x0)    //    received data
</li>
</ul>
</details></li>
<li class="content" name="reg_40008424"><details ontoggle="ElemCh('reg_40008424');"><summary>0x40008424<b style="margin: 20px;">OR</b>//   SWPMI Option register</summary>
<ul>
<li class="content" name="fld_40008424.0" onclick="ElemClick('fld_40008424.0');">
[0]<b style="margin: 20px;">SWP_TBYP</b> (def=0x0)    //    SWP transceiver bypass
</li>
<li class="content" name="fld_40008424.2" onclick="ElemClick('fld_40008424.2');">
[2:3]<b style="margin: 20px;">SWP_ISEL</b> (def=0x0)    //    SWP current selection
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40008400.131" onclick="ElemClick('isr_40008400.131');">[131]  <b>SWPMI</b>    //    SWPMI global interrupt</li>
<li class="content" name="isr_40008400.135" onclick="ElemClick('isr_40008400.135');">[135]  <b>SWPMIWakeUP</b>    //    SWPMI wake-up interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40015800"><details ontoggle="ElemCh('per_40015800');"><summary>0x40015800<b style="margin: 20px;">SAI</b>// SAI</summary>
<ul>
<li class="content" name="reg_40015804"><details ontoggle="ElemCh('reg_40015804');"><summary>0x40015804<b style="margin: 20px;">SAI_ACFGR1</b>//   Configuration register 1</summary>
<ul>
<li class="content" name="fld_40015804.0" onclick="ElemClick('fld_40015804.0');">
[0:1]<b style="margin: 20px;">MODE</b> (def=0x0)    //    SAIx audio block mode immediately
</li>
<li class="content" name="fld_40015804.2" onclick="ElemClick('fld_40015804.2');">
[2:3]<b style="margin: 20px;">PRTCFG</b> (def=0x0)    //    Protocol configuration
</li>
<li class="content" name="fld_40015804.5" onclick="ElemClick('fld_40015804.5');">
[5:7]<b style="margin: 20px;">DS</b> (def=0x2)    //    Data size
</li>
<li class="content" name="fld_40015804.8" onclick="ElemClick('fld_40015804.8');">
[8]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Least significant bit first
</li>
<li class="content" name="fld_40015804.9" onclick="ElemClick('fld_40015804.9');">
[9]<b style="margin: 20px;">CKSTR</b> (def=0x0)    //    Clock strobing edge
</li>
<li class="content" name="fld_40015804.10" onclick="ElemClick('fld_40015804.10');">
[10:11]<b style="margin: 20px;">SYNCEN</b> (def=0x0)    //    Synchronization enable
</li>
<li class="content" name="fld_40015804.12" onclick="ElemClick('fld_40015804.12');">
[12]<b style="margin: 20px;">MONO</b> (def=0x0)    //    Mono mode
</li>
<li class="content" name="fld_40015804.13" onclick="ElemClick('fld_40015804.13');">
[13]<b style="margin: 20px;">OUTDRIV</b> (def=0x0)    //    Output drive
</li>
<li class="content" name="fld_40015804.16" onclick="ElemClick('fld_40015804.16');">
[16]<b style="margin: 20px;">SAIXEN</b> (def=0x0)    //    Audio block enable
</li>
<li class="content" name="fld_40015804.17" onclick="ElemClick('fld_40015804.17');">
[17]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA enable
</li>
<li class="content" name="fld_40015804.19" onclick="ElemClick('fld_40015804.19');">
[19]<b style="margin: 20px;">NOMCK</b> (def=0x0)    //    No divider
</li>
<li class="content" name="fld_40015804.20" onclick="ElemClick('fld_40015804.20');">
[20:25]<b style="margin: 20px;">MCKDIV</b> (def=0x0)    //    Master clock divider
</li>
<li class="content" name="fld_40015804.26" onclick="ElemClick('fld_40015804.26');">
[26]<b style="margin: 20px;">OSR</b> (def=0x0)    //    Oversampling ratio for master clock
</li>
</ul>
</details></li>
<li class="content" name="reg_40015808"><details ontoggle="ElemCh('reg_40015808');"><summary>0x40015808<b style="margin: 20px;">SAI_ACFGR2</b>//   Configuration register 2</summary>
<ul>
<li class="content" name="fld_40015808.0" onclick="ElemClick('fld_40015808.0');">
[0:2]<b style="margin: 20px;">FTH</b> (def=0x0)    //    FIFO threshold
</li>
<li class="content" name="fld_40015808.3" onclick="ElemClick('fld_40015808.3');">
[3]<b style="margin: 20px;">FFLUSH</b> (def=0x0)    //    FIFO flush
</li>
<li class="content" name="fld_40015808.4" onclick="ElemClick('fld_40015808.4');">
[4]<b style="margin: 20px;">TRIS</b> (def=0x0)    //    Tristate management on data line
</li>
<li class="content" name="fld_40015808.5" onclick="ElemClick('fld_40015808.5');">
[5]<b style="margin: 20px;">MUTE</b> (def=0x0)    //    Mute mode enable
</li>
<li class="content" name="fld_40015808.6" onclick="ElemClick('fld_40015808.6');">
[6]<b style="margin: 20px;">MUTEVAL</b> (def=0x0)    //    Mute value
</li>
<li class="content" name="fld_40015808.7" onclick="ElemClick('fld_40015808.7');">
[7:12]<b style="margin: 20px;">MUTECNT</b> (def=0x0)    //    Mute counter
</li>
<li class="content" name="fld_40015808.13" onclick="ElemClick('fld_40015808.13');">
[13]<b style="margin: 20px;">CPL</b> (def=0x0)    //    Complement bit
</li>
<li class="content" name="fld_40015808.14" onclick="ElemClick('fld_40015808.14');">
[14:15]<b style="margin: 20px;">COMP</b> (def=0x0)    //    Companding mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4001580C"><details ontoggle="ElemCh('reg_4001580C');"><summary>0x4001580C<b style="margin: 20px;">SAI_AFRCR</b>//   This register has no meaning in AC97 and SPDIF audio protocol</summary>
<ul>
<li class="content" name="fld_4001580C.0" onclick="ElemClick('fld_4001580C.0');">
[0:7]<b style="margin: 20px;">FRL</b> (def=0x7)    //    Frame length
</li>
<li class="content" name="fld_4001580C.8" onclick="ElemClick('fld_4001580C.8');">
[8:14]<b style="margin: 20px;">FSALL</b> (def=0x0)    //    Frame synchronization active level length
</li>
<li class="content" name="fld_4001580C.16" onclick="ElemClick('fld_4001580C.16');">
[16]<b style="margin: 20px;">FSDEF</b> (def=0x0)    //    Frame synchronization definition
</li>
<li class="content" name="fld_4001580C.17" onclick="ElemClick('fld_4001580C.17');">
[17]<b style="margin: 20px;">FSPOL</b> (def=0x0)    //    Frame synchronization polarity
</li>
<li class="content" name="fld_4001580C.18" onclick="ElemClick('fld_4001580C.18');">
[18]<b style="margin: 20px;">FSOFF</b> (def=0x0)    //    Frame synchronization offset
</li>
</ul>
</details></li>
<li class="content" name="reg_40015810"><details ontoggle="ElemCh('reg_40015810');"><summary>0x40015810<b style="margin: 20px;">SAI_ASLOTR</b>//   This register has no meaning in AC97 and SPDIF audio protocol</summary>
<ul>
<li class="content" name="fld_40015810.0" onclick="ElemClick('fld_40015810.0');">
[0:4]<b style="margin: 20px;">FBOFF</b> (def=0x0)    //    First bit offset
</li>
<li class="content" name="fld_40015810.6" onclick="ElemClick('fld_40015810.6');">
[6:7]<b style="margin: 20px;">SLOTSZ</b> (def=0x0)    //    Slot size
</li>
<li class="content" name="fld_40015810.8" onclick="ElemClick('fld_40015810.8');">
[8:11]<b style="margin: 20px;">NBSLOT</b> (def=0x0)    //    Number of slots in an audio frame
</li>
<li class="content" name="fld_40015810.16" onclick="ElemClick('fld_40015810.16');">
[16:31]<b style="margin: 20px;">SLOTEN</b> (def=0x0)    //    Slot enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015814"><details ontoggle="ElemCh('reg_40015814');"><summary>0x40015814<b style="margin: 20px;">SAI_AINTENR</b>//   Interrupt mask register 2</summary>
<ul>
<li class="content" name="fld_40015814.0" onclick="ElemClick('fld_40015814.0');">
[0]<b style="margin: 20px;">OVRUDRIE</b> (def=0x0)    //    Overrun/underrun interrupt enable
</li>
<li class="content" name="fld_40015814.1" onclick="ElemClick('fld_40015814.1');">
[1]<b style="margin: 20px;">MUTEDETIE</b> (def=0x0)    //    Mute detection interrupt enable
</li>
<li class="content" name="fld_40015814.2" onclick="ElemClick('fld_40015814.2');">
[2]<b style="margin: 20px;">WCKCFGIE</b> (def=0x0)    //    Wrong clock configuration interrupt enable
</li>
<li class="content" name="fld_40015814.3" onclick="ElemClick('fld_40015814.3');">
[3]<b style="margin: 20px;">FREQIE</b> (def=0x0)    //    FIFO request interrupt enable
</li>
<li class="content" name="fld_40015814.4" onclick="ElemClick('fld_40015814.4');">
[4]<b style="margin: 20px;">CNRDYIE</b> (def=0x0)    //    Codec not ready interrupt enable (AC97). 
</li>
<li class="content" name="fld_40015814.5" onclick="ElemClick('fld_40015814.5');">
[5]<b style="margin: 20px;">AFSDETIE</b> (def=0x0)    //    Anticipated frame synchronization detection interrupt enable
</li>
<li class="content" name="fld_40015814.6" onclick="ElemClick('fld_40015814.6');">
[6]<b style="margin: 20px;">LFSDETIE</b> (def=0x0)    //    Late frame synchronization detection interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015818"><details ontoggle="ElemCh('reg_40015818');"><summary>0x40015818<b style="margin: 20px;">SAI_ASR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40015818.0" onclick="ElemClick('fld_40015818.0');">
[0]<b style="margin: 20px;">OVRUDR</b> (def=0x0)    //    Overrun/underrun error flag
</li>
<li class="content" name="fld_40015818.1" onclick="ElemClick('fld_40015818.1');">
[1]<b style="margin: 20px;">MUTEDET</b> (def=0x0)    //    Mute detection flag
</li>
<li class="content" name="fld_40015818.2" onclick="ElemClick('fld_40015818.2');">
[2]<b style="margin: 20px;">WCKCFG</b> (def=0x0)    //    Wrong clock configuration error flag
</li>
<li class="content" name="fld_40015818.3" onclick="ElemClick('fld_40015818.3');">
[3]<b style="margin: 20px;">FREQ</b> (def=0x1)    //    FIFO request flag
</li>
<li class="content" name="fld_40015818.4" onclick="ElemClick('fld_40015818.4');">
[4]<b style="margin: 20px;">CNRDY</b> (def=0x0)    //    Codec not ready
</li>
<li class="content" name="fld_40015818.5" onclick="ElemClick('fld_40015818.5');">
[5]<b style="margin: 20px;">AFSDET</b> (def=0x0)    //    Anticipated frame synchronization detection
</li>
<li class="content" name="fld_40015818.6" onclick="ElemClick('fld_40015818.6');">
[6]<b style="margin: 20px;">LFSDET</b> (def=0x0)    //    Late frame synchronization detection
</li>
<li class="content" name="fld_40015818.16" onclick="ElemClick('fld_40015818.16');">
[16:18]<b style="margin: 20px;">FLVL</b> (def=0x0)    //    FIFO level threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_40015820"><details ontoggle="ElemCh('reg_40015820');"><summary>0x40015820<b style="margin: 20px;">SAI_ADATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40015820.0" onclick="ElemClick('fld_40015820.0');">
[0:31]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Data
</li>
</ul>
</details></li>
<li class="content" name="reg_40015824"><details ontoggle="ElemCh('reg_40015824');"><summary>0x40015824<b style="margin: 20px;">SAI_BCFGR1</b>//   Configuration register 1</summary>
<ul>
<li class="content" name="fld_40015824.0" onclick="ElemClick('fld_40015824.0');">
[0:1]<b style="margin: 20px;">MODE</b> (def=0x0)    //    SAIx audio block mode immediately
</li>
<li class="content" name="fld_40015824.2" onclick="ElemClick('fld_40015824.2');">
[2:3]<b style="margin: 20px;">PRTCFG</b> (def=0x0)    //    Protocol configuration
</li>
<li class="content" name="fld_40015824.5" onclick="ElemClick('fld_40015824.5');">
[5:7]<b style="margin: 20px;">DS</b> (def=0x2)    //    Data size
</li>
<li class="content" name="fld_40015824.8" onclick="ElemClick('fld_40015824.8');">
[8]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Least significant bit first
</li>
<li class="content" name="fld_40015824.9" onclick="ElemClick('fld_40015824.9');">
[9]<b style="margin: 20px;">CKSTR</b> (def=0x0)    //    Clock strobing edge
</li>
<li class="content" name="fld_40015824.10" onclick="ElemClick('fld_40015824.10');">
[10:11]<b style="margin: 20px;">SYNCEN</b> (def=0x0)    //    Synchronization enable
</li>
<li class="content" name="fld_40015824.12" onclick="ElemClick('fld_40015824.12');">
[12]<b style="margin: 20px;">MONO</b> (def=0x0)    //    Mono mode
</li>
<li class="content" name="fld_40015824.13" onclick="ElemClick('fld_40015824.13');">
[13]<b style="margin: 20px;">OUTDRIV</b> (def=0x0)    //    Output drive
</li>
<li class="content" name="fld_40015824.16" onclick="ElemClick('fld_40015824.16');">
[16]<b style="margin: 20px;">SAIXEN</b> (def=0x0)    //    Audio block enable
</li>
<li class="content" name="fld_40015824.17" onclick="ElemClick('fld_40015824.17');">
[17]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA enable
</li>
<li class="content" name="fld_40015824.19" onclick="ElemClick('fld_40015824.19');">
[19]<b style="margin: 20px;">NOMCK</b> (def=0x0)    //    No divider
</li>
<li class="content" name="fld_40015824.20" onclick="ElemClick('fld_40015824.20');">
[20:25]<b style="margin: 20px;">MCKDIV</b> (def=0x0)    //    Master clock divider
</li>
<li class="content" name="fld_40015824.26" onclick="ElemClick('fld_40015824.26');">
[26]<b style="margin: 20px;">OSR</b> (def=0x0)    //    Oversampling ratio for master clock
</li>
</ul>
</details></li>
<li class="content" name="reg_40015828"><details ontoggle="ElemCh('reg_40015828');"><summary>0x40015828<b style="margin: 20px;">SAI_BCFGR2</b>//   Configuration register 2</summary>
<ul>
<li class="content" name="fld_40015828.0" onclick="ElemClick('fld_40015828.0');">
[0:2]<b style="margin: 20px;">FTH</b> (def=0x0)    //    FIFO threshold
</li>
<li class="content" name="fld_40015828.3" onclick="ElemClick('fld_40015828.3');">
[3]<b style="margin: 20px;">FFLUSH</b> (def=0x0)    //    FIFO flush
</li>
<li class="content" name="fld_40015828.4" onclick="ElemClick('fld_40015828.4');">
[4]<b style="margin: 20px;">TRIS</b> (def=0x0)    //    Tristate management on data line
</li>
<li class="content" name="fld_40015828.5" onclick="ElemClick('fld_40015828.5');">
[5]<b style="margin: 20px;">MUTE</b> (def=0x0)    //    Mute mode enable
</li>
<li class="content" name="fld_40015828.6" onclick="ElemClick('fld_40015828.6');">
[6]<b style="margin: 20px;">MUTEVAL</b> (def=0x0)    //    Mute value
</li>
<li class="content" name="fld_40015828.7" onclick="ElemClick('fld_40015828.7');">
[7:12]<b style="margin: 20px;">MUTECNT</b> (def=0x0)    //    Mute counter
</li>
<li class="content" name="fld_40015828.13" onclick="ElemClick('fld_40015828.13');">
[13]<b style="margin: 20px;">CPL</b> (def=0x0)    //    Complement bit
</li>
<li class="content" name="fld_40015828.14" onclick="ElemClick('fld_40015828.14');">
[14:15]<b style="margin: 20px;">COMP</b> (def=0x0)    //    Companding mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4001582C"><details ontoggle="ElemCh('reg_4001582C');"><summary>0x4001582C<b style="margin: 20px;">SAI_BFRCR</b>//   This register has no meaning in AC97 and SPDIF audio protocol</summary>
<ul>
<li class="content" name="fld_4001582C.0" onclick="ElemClick('fld_4001582C.0');">
[0:7]<b style="margin: 20px;">FRL</b> (def=0x7)    //    Frame length
</li>
<li class="content" name="fld_4001582C.8" onclick="ElemClick('fld_4001582C.8');">
[8:14]<b style="margin: 20px;">FSALL</b> (def=0x0)    //    Frame synchronization active level length
</li>
<li class="content" name="fld_4001582C.16" onclick="ElemClick('fld_4001582C.16');">
[16]<b style="margin: 20px;">FSDEF</b> (def=0x0)    //    Frame synchronization definition
</li>
<li class="content" name="fld_4001582C.17" onclick="ElemClick('fld_4001582C.17');">
[17]<b style="margin: 20px;">FSPOL</b> (def=0x0)    //    Frame synchronization polarity
</li>
<li class="content" name="fld_4001582C.18" onclick="ElemClick('fld_4001582C.18');">
[18]<b style="margin: 20px;">FSOFF</b> (def=0x0)    //    Frame synchronization offset
</li>
</ul>
</details></li>
<li class="content" name="reg_40015830"><details ontoggle="ElemCh('reg_40015830');"><summary>0x40015830<b style="margin: 20px;">SAI_BSLOTR</b>//   This register has no meaning in AC97 and SPDIF audio protocol</summary>
<ul>
<li class="content" name="fld_40015830.0" onclick="ElemClick('fld_40015830.0');">
[0:4]<b style="margin: 20px;">FBOFF</b> (def=0x0)    //    First bit offset
</li>
<li class="content" name="fld_40015830.6" onclick="ElemClick('fld_40015830.6');">
[6:7]<b style="margin: 20px;">SLOTSZ</b> (def=0x0)    //    Slot size
</li>
<li class="content" name="fld_40015830.8" onclick="ElemClick('fld_40015830.8');">
[8:11]<b style="margin: 20px;">NBSLOT</b> (def=0x0)    //    Number of slots in an audio frame
</li>
<li class="content" name="fld_40015830.16" onclick="ElemClick('fld_40015830.16');">
[16:31]<b style="margin: 20px;">SLOTEN</b> (def=0x0)    //    Slot enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015834"><details ontoggle="ElemCh('reg_40015834');"><summary>0x40015834<b style="margin: 20px;">SAI_BINTENR</b>//   Interrupt mask register 2</summary>
<ul>
<li class="content" name="fld_40015834.0" onclick="ElemClick('fld_40015834.0');">
[0]<b style="margin: 20px;">OVRUDRIE</b> (def=0x0)    //    Overrun/underrun interrupt enable
</li>
<li class="content" name="fld_40015834.1" onclick="ElemClick('fld_40015834.1');">
[1]<b style="margin: 20px;">MUTEDETIE</b> (def=0x0)    //    Mute detection interrupt enable
</li>
<li class="content" name="fld_40015834.2" onclick="ElemClick('fld_40015834.2');">
[2]<b style="margin: 20px;">WCKCFGIE</b> (def=0x0)    //    Wrong clock configuration interrupt enable
</li>
<li class="content" name="fld_40015834.3" onclick="ElemClick('fld_40015834.3');">
[3]<b style="margin: 20px;">FREQIE</b> (def=0x0)    //    FIFO request interrupt enable
</li>
<li class="content" name="fld_40015834.4" onclick="ElemClick('fld_40015834.4');">
[4]<b style="margin: 20px;">CNRDYIE</b> (def=0x0)    //    Codec not ready interrupt enable (AC97). 
</li>
<li class="content" name="fld_40015834.5" onclick="ElemClick('fld_40015834.5');">
[5]<b style="margin: 20px;">AFSDETIE</b> (def=0x0)    //    Anticipated frame synchronization detection interrupt enable
</li>
<li class="content" name="fld_40015834.6" onclick="ElemClick('fld_40015834.6');">
[6]<b style="margin: 20px;">LFSDETIE</b> (def=0x0)    //    Late frame synchronization detection interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40015838"><details ontoggle="ElemCh('reg_40015838');"><summary>0x40015838<b style="margin: 20px;">SAI_BSR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_40015838.0" onclick="ElemClick('fld_40015838.0');">
[0]<b style="margin: 20px;">OVRUDR</b> (def=0x0)    //    Overrun/underrun error flag
</li>
<li class="content" name="fld_40015838.1" onclick="ElemClick('fld_40015838.1');">
[1]<b style="margin: 20px;">MUTEDET</b> (def=0x0)    //    Mute detection flag
</li>
<li class="content" name="fld_40015838.2" onclick="ElemClick('fld_40015838.2');">
[2]<b style="margin: 20px;">WCKCFG</b> (def=0x0)    //    Wrong clock configuration error flag
</li>
<li class="content" name="fld_40015838.3" onclick="ElemClick('fld_40015838.3');">
[3]<b style="margin: 20px;">FREQ</b> (def=0x1)    //    FIFO request flag
</li>
<li class="content" name="fld_40015838.4" onclick="ElemClick('fld_40015838.4');">
[4]<b style="margin: 20px;">CNRDY</b> (def=0x0)    //    Codec not ready
</li>
<li class="content" name="fld_40015838.5" onclick="ElemClick('fld_40015838.5');">
[5]<b style="margin: 20px;">AFSDET</b> (def=0x0)    //    Anticipated frame synchronization detection
</li>
<li class="content" name="fld_40015838.6" onclick="ElemClick('fld_40015838.6');">
[6]<b style="margin: 20px;">LFSDET</b> (def=0x0)    //    Late frame synchronization detection
</li>
<li class="content" name="fld_40015838.16" onclick="ElemClick('fld_40015838.16');">
[16:18]<b style="margin: 20px;">FLVL</b> (def=0x0)    //    FIFO level threshold
</li>
</ul>
</details></li>
<li class="content" name="reg_40015840"><details ontoggle="ElemCh('reg_40015840');"><summary>0x40015840<b style="margin: 20px;">SAI_BDATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_40015840.0" onclick="ElemClick('fld_40015840.0');">
[0:31]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40015800.123" onclick="ElemClick('isr_40015800.123');">[123]  <b>SAI</b>    //    SAI global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40025400"><details ontoggle="ElemCh('per_40025400');"><summary>0x40025400<b style="margin: 20px;">FMC</b>// FMC</summary>
<ul>
<li class="content" name="reg_40025400"><details ontoggle="ElemCh('reg_40025400');"><summary>0x40025400<b style="margin: 20px;">BCR1</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_40025400.0" onclick="ElemClick('fld_40025400.0');">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    Memory bank enable
</li>
<li class="content" name="fld_40025400.1" onclick="ElemClick('fld_40025400.1');">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x1)    //    Address/data multiplexing enable bit
</li>
<li class="content" name="fld_40025400.2" onclick="ElemClick('fld_40025400.2');">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    Memory type
</li>
<li class="content" name="fld_40025400.4" onclick="ElemClick('fld_40025400.4');">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    Memory data bus width Defines the external memory device width, valid for all type of
</li>
<li class="content" name="fld_40025400.6" onclick="ElemClick('fld_40025400.6');">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    Flash access enable
</li>
<li class="content" name="fld_40025400.8" onclick="ElemClick('fld_40025400.8');">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    Burst enable bit
</li>
<li class="content" name="fld_40025400.9" onclick="ElemClick('fld_40025400.9');">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    Wait signal polarity bit
</li>
<li class="content" name="fld_40025400.11" onclick="ElemClick('fld_40025400.11');">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    Wait timing configuration
</li>
<li class="content" name="fld_40025400.12" onclick="ElemClick('fld_40025400.12');">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    Write enable bit
</li>
<li class="content" name="fld_40025400.13" onclick="ElemClick('fld_40025400.13');">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    Wait enable bit
</li>
<li class="content" name="fld_40025400.14" onclick="ElemClick('fld_40025400.14');">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    Extended mode enable
</li>
<li class="content" name="fld_40025400.15" onclick="ElemClick('fld_40025400.15');">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    Wait signal during asynchronous transfers
</li>
<li class="content" name="fld_40025400.16" onclick="ElemClick('fld_40025400.16');">
[16:18]<b style="margin: 20px;">CPSIZE</b> (def=0x0)    //    CRAM Page Size
</li>
<li class="content" name="fld_40025400.19" onclick="ElemClick('fld_40025400.19');">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    Write burst enable
</li>
<li class="content" name="fld_40025400.24" onclick="ElemClick('fld_40025400.24');">
[24:25]<b style="margin: 20px;">BMP</b> (def=0x0)    //    FMC bank mapping
</li>
<li class="content" name="fld_40025400.31" onclick="ElemClick('fld_40025400.31');">
[31]<b style="margin: 20px;">FMC_EN</b> (def=0x0)    //    FMC controller Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40025404"><details ontoggle="ElemCh('reg_40025404');"><summary>0x40025404<b style="margin: 20px;">BTR1</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_40025404.0" onclick="ElemClick('fld_40025404.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_40025404.4" onclick="ElemClick('fld_40025404.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_40025404.8" onclick="ElemClick('fld_40025404.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_40025404.16" onclick="ElemClick('fld_40025404.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_40025404.20" onclick="ElemClick('fld_40025404.20');">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    Clock divide ratio (for FMC_CLK signal)
</li>
<li class="content" name="fld_40025404.24" onclick="ElemClick('fld_40025404.24');">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    Data latency for synchronous memory For synchronous access with read write burst mode
</li>
<li class="content" name="fld_40025404.28" onclick="ElemClick('fld_40025404.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025408"><details ontoggle="ElemCh('reg_40025408');"><summary>0x40025408<b style="margin: 20px;">BCR2</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_40025408.0" onclick="ElemClick('fld_40025408.0');">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    Memory bank enable bit
</li>
<li class="content" name="fld_40025408.1" onclick="ElemClick('fld_40025408.1');">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x1)    //    Address/data multiplexing enable bit
</li>
<li class="content" name="fld_40025408.2" onclick="ElemClick('fld_40025408.2');">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    Memory type
</li>
<li class="content" name="fld_40025408.4" onclick="ElemClick('fld_40025408.4');">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    Memory data bus width Defines the external memory device width, valid for all type of
</li>
<li class="content" name="fld_40025408.6" onclick="ElemClick('fld_40025408.6');">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    Flash access enable
</li>
<li class="content" name="fld_40025408.8" onclick="ElemClick('fld_40025408.8');">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    Burst enable bit
</li>
<li class="content" name="fld_40025408.9" onclick="ElemClick('fld_40025408.9');">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    Wait signal polarity bit
</li>
<li class="content" name="fld_40025408.11" onclick="ElemClick('fld_40025408.11');">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    Wait timing configuration
</li>
<li class="content" name="fld_40025408.12" onclick="ElemClick('fld_40025408.12');">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    Write enable bit
</li>
<li class="content" name="fld_40025408.13" onclick="ElemClick('fld_40025408.13');">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    Wait enable bit
</li>
<li class="content" name="fld_40025408.14" onclick="ElemClick('fld_40025408.14');">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    Extended mode enable
</li>
<li class="content" name="fld_40025408.15" onclick="ElemClick('fld_40025408.15');">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    Wait signal during asynchronous transfers
</li>
<li class="content" name="fld_40025408.16" onclick="ElemClick('fld_40025408.16');">
[16:18]<b style="margin: 20px;">CPSIZE</b> (def=0x0)    //    CRAM Page Size
</li>
<li class="content" name="fld_40025408.19" onclick="ElemClick('fld_40025408.19');">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    Write burst enable For PSRAM (CRAM) operating in Burst mode
</li>
<li class="content" name="fld_40025408.24" onclick="ElemClick('fld_40025408.24');">
[24:25]<b style="margin: 20px;">BMP</b> (def=0x0)    //    FMC bank mapping
</li>
<li class="content" name="fld_40025408.31" onclick="ElemClick('fld_40025408.31');">
[31]<b style="margin: 20px;">FMC_EN</b> (def=0x0)    //    FMC controller Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002540C"><details ontoggle="ElemCh('reg_4002540C');"><summary>0x4002540C<b style="margin: 20px;">BTR2</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_4002540C.0" onclick="ElemClick('fld_4002540C.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_4002540C.4" onclick="ElemClick('fld_4002540C.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_4002540C.8" onclick="ElemClick('fld_4002540C.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_4002540C.16" onclick="ElemClick('fld_4002540C.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_4002540C.20" onclick="ElemClick('fld_4002540C.20');">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    Clock divide ratio (for FMC_CLK signal)
</li>
<li class="content" name="fld_4002540C.24" onclick="ElemClick('fld_4002540C.24');">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    Data latency for synchronous memory For synchronous access with read write burst mode
</li>
<li class="content" name="fld_4002540C.28" onclick="ElemClick('fld_4002540C.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025410"><details ontoggle="ElemCh('reg_40025410');"><summary>0x40025410<b style="margin: 20px;">BCR3</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_40025410.0" onclick="ElemClick('fld_40025410.0');">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    Memory bank enable bit
</li>
<li class="content" name="fld_40025410.1" onclick="ElemClick('fld_40025410.1');">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x1)    //    Address/data multiplexing enable bit
</li>
<li class="content" name="fld_40025410.2" onclick="ElemClick('fld_40025410.2');">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    Memory type
</li>
<li class="content" name="fld_40025410.4" onclick="ElemClick('fld_40025410.4');">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    Memory data bus width Defines the external memory device width, valid for all type of
</li>
<li class="content" name="fld_40025410.6" onclick="ElemClick('fld_40025410.6');">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    Flash access enable
</li>
<li class="content" name="fld_40025410.8" onclick="ElemClick('fld_40025410.8');">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    Burst enable bit
</li>
<li class="content" name="fld_40025410.9" onclick="ElemClick('fld_40025410.9');">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    Wait signal polarity bit
</li>
<li class="content" name="fld_40025410.11" onclick="ElemClick('fld_40025410.11');">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    Wait timing configuration
</li>
<li class="content" name="fld_40025410.12" onclick="ElemClick('fld_40025410.12');">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    Write enable bit
</li>
<li class="content" name="fld_40025410.13" onclick="ElemClick('fld_40025410.13');">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    Wait enable bit
</li>
<li class="content" name="fld_40025410.14" onclick="ElemClick('fld_40025410.14');">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    Extended mode enable
</li>
<li class="content" name="fld_40025410.15" onclick="ElemClick('fld_40025410.15');">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    Wait signal during asynchronous transfers
</li>
<li class="content" name="fld_40025410.16" onclick="ElemClick('fld_40025410.16');">
[16:18]<b style="margin: 20px;">CPSIZE</b> (def=0x0)    //    CRAM Page Size
</li>
<li class="content" name="fld_40025410.19" onclick="ElemClick('fld_40025410.19');">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    Write burst enable For PSRAM (CRAM) operating in Burst mode
</li>
<li class="content" name="fld_40025410.24" onclick="ElemClick('fld_40025410.24');">
[24:25]<b style="margin: 20px;">BMP</b> (def=0x0)    //    FMC bank mapping
</li>
<li class="content" name="fld_40025410.31" onclick="ElemClick('fld_40025410.31');">
[31]<b style="margin: 20px;">FMC_EN</b> (def=0x0)    //    FMC controller Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40025414"><details ontoggle="ElemCh('reg_40025414');"><summary>0x40025414<b style="margin: 20px;">BTR3</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_40025414.0" onclick="ElemClick('fld_40025414.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_40025414.4" onclick="ElemClick('fld_40025414.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_40025414.8" onclick="ElemClick('fld_40025414.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_40025414.16" onclick="ElemClick('fld_40025414.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_40025414.20" onclick="ElemClick('fld_40025414.20');">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    Clock divide ratio (for FMC_CLK signal)
</li>
<li class="content" name="fld_40025414.24" onclick="ElemClick('fld_40025414.24');">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    Data latency for synchronous memory For synchronous access with read write burst mode
</li>
<li class="content" name="fld_40025414.28" onclick="ElemClick('fld_40025414.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025418"><details ontoggle="ElemCh('reg_40025418');"><summary>0x40025418<b style="margin: 20px;">BCR4</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_40025418.0" onclick="ElemClick('fld_40025418.0');">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    Memory bank enable bit
</li>
<li class="content" name="fld_40025418.1" onclick="ElemClick('fld_40025418.1');">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x1)    //    Address/data multiplexing enable bit
</li>
<li class="content" name="fld_40025418.2" onclick="ElemClick('fld_40025418.2');">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    Memory type
</li>
<li class="content" name="fld_40025418.4" onclick="ElemClick('fld_40025418.4');">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    Memory data bus width Defines the external memory device width, valid for all type of
</li>
<li class="content" name="fld_40025418.6" onclick="ElemClick('fld_40025418.6');">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    Flash access enable
</li>
<li class="content" name="fld_40025418.8" onclick="ElemClick('fld_40025418.8');">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    Burst enable bit
</li>
<li class="content" name="fld_40025418.9" onclick="ElemClick('fld_40025418.9');">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    Wait signal polarity bit
</li>
<li class="content" name="fld_40025418.11" onclick="ElemClick('fld_40025418.11');">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    Wait timing configuration
</li>
<li class="content" name="fld_40025418.12" onclick="ElemClick('fld_40025418.12');">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    Write enable bit
</li>
<li class="content" name="fld_40025418.13" onclick="ElemClick('fld_40025418.13');">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    Wait enable bit
</li>
<li class="content" name="fld_40025418.14" onclick="ElemClick('fld_40025418.14');">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    Extended mode enable
</li>
<li class="content" name="fld_40025418.15" onclick="ElemClick('fld_40025418.15');">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    Wait signal during asynchronous transfers
</li>
<li class="content" name="fld_40025418.16" onclick="ElemClick('fld_40025418.16');">
[16:18]<b style="margin: 20px;">CPSIZE</b> (def=0x0)    //    CRAM Page Size
</li>
<li class="content" name="fld_40025418.19" onclick="ElemClick('fld_40025418.19');">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    Write burst enable For PSRAM (CRAM) operating in Burst mode
</li>
<li class="content" name="fld_40025418.24" onclick="ElemClick('fld_40025418.24');">
[24:25]<b style="margin: 20px;">BMP</b> (def=0x0)    //    FMC bank mapping
</li>
<li class="content" name="fld_40025418.31" onclick="ElemClick('fld_40025418.31');">
[31]<b style="margin: 20px;">FMC_EN</b> (def=0x0)    //    FMC controller Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002541C"><details ontoggle="ElemCh('reg_4002541C');"><summary>0x4002541C<b style="margin: 20px;">BTR4</b>//   This register contains the control information of each memory bank, used for SRAMs, PSRAM</summary>
<ul>
<li class="content" name="fld_4002541C.0" onclick="ElemClick('fld_4002541C.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_4002541C.4" onclick="ElemClick('fld_4002541C.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_4002541C.8" onclick="ElemClick('fld_4002541C.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_4002541C.16" onclick="ElemClick('fld_4002541C.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_4002541C.20" onclick="ElemClick('fld_4002541C.20');">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    Clock divide ratio (for FMC_CLK signal)
</li>
<li class="content" name="fld_4002541C.24" onclick="ElemClick('fld_4002541C.24');">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    Data latency for synchronous memory For synchronous access with read write burst mode
</li>
<li class="content" name="fld_4002541C.28" onclick="ElemClick('fld_4002541C.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025480"><details ontoggle="ElemCh('reg_40025480');"><summary>0x40025480<b style="margin: 20px;">PCR</b>//   NAND Flash control registers</summary>
<ul>
<li class="content" name="fld_40025480.1" onclick="ElemClick('fld_40025480.1');">
[1]<b style="margin: 20px;">PWAITEN</b> (def=0x0)    //    Wait feature enable bit
</li>
<li class="content" name="fld_40025480.2" onclick="ElemClick('fld_40025480.2');">
[2]<b style="margin: 20px;">PBKEN</b> (def=0x0)    //    NAND Flash memory bank enable bit
</li>
<li class="content" name="fld_40025480.3" onclick="ElemClick('fld_40025480.3');">
[3]<b style="margin: 20px;">PTYP</b> (def=0x1)    //    memory type
</li>
<li class="content" name="fld_40025480.4" onclick="ElemClick('fld_40025480.4');">
[4:5]<b style="margin: 20px;">PWID</b> (def=0x1)    //    Data bus width
</li>
<li class="content" name="fld_40025480.6" onclick="ElemClick('fld_40025480.6');">
[6]<b style="margin: 20px;">ECCEN</b> (def=0x0)    //    ECC computation logic enable bit
</li>
<li class="content" name="fld_40025480.9" onclick="ElemClick('fld_40025480.9');">
[9:12]<b style="margin: 20px;">TCLR</b> (def=0x0)    //    CLE to RE delay
</li>
<li class="content" name="fld_40025480.13" onclick="ElemClick('fld_40025480.13');">
[13:16]<b style="margin: 20px;">TAR</b> (def=0x0)    //    ALE to RE delay
</li>
<li class="content" name="fld_40025480.17" onclick="ElemClick('fld_40025480.17');">
[17:19]<b style="margin: 20px;">ECCPS</b> (def=0x0)    //    ECC page size
</li>
</ul>
</details></li>
<li class="content" name="reg_40025484"><details ontoggle="ElemCh('reg_40025484');"><summary>0x40025484<b style="margin: 20px;">SR</b>//   This register contains information about the FIFO status and interrupt</summary>
<ul>
<li class="content" name="fld_40025484.0" onclick="ElemClick('fld_40025484.0');">
[0]<b style="margin: 20px;">IRS</b> (def=0x0)    //    Interrupt rising edge status 
</li>
<li class="content" name="fld_40025484.1" onclick="ElemClick('fld_40025484.1');">
[1]<b style="margin: 20px;">ILS</b> (def=0x0)    //    Interrupt high-level status
</li>
<li class="content" name="fld_40025484.2" onclick="ElemClick('fld_40025484.2');">
[2]<b style="margin: 20px;">IFS</b> (def=0x0)    //    Interrupt falling edge status
</li>
<li class="content" name="fld_40025484.3" onclick="ElemClick('fld_40025484.3');">
[3]<b style="margin: 20px;">IREN</b> (def=0x0)    //    Interrupt rising edge detection enable bit
</li>
<li class="content" name="fld_40025484.4" onclick="ElemClick('fld_40025484.4');">
[4]<b style="margin: 20px;">ILEN</b> (def=0x0)    //    Interrupt high-level detection enable bit
</li>
<li class="content" name="fld_40025484.5" onclick="ElemClick('fld_40025484.5');">
[5]<b style="margin: 20px;">IFEN</b> (def=0x0)    //    Interrupt falling edge detection enable bit
</li>
<li class="content" name="fld_40025484.6" onclick="ElemClick('fld_40025484.6');">
[6]<b style="margin: 20px;">FEMPT</b> (def=0x1)    //    FIFO empty
</li>
</ul>
</details></li>
<li class="content" name="reg_40025488"><details ontoggle="ElemCh('reg_40025488');"><summary>0x40025488<b style="margin: 20px;">PMEM</b>//   The FMC_PMEM read/write register contains the timing information for NAND Flash memory ba</summary>
<ul>
<li class="content" name="fld_40025488.0" onclick="ElemClick('fld_40025488.0');">
[0:7]<b style="margin: 20px;">MEMSET</b> (def=0xFC)    //    Common memory x setup time
</li>
<li class="content" name="fld_40025488.8" onclick="ElemClick('fld_40025488.8');">
[8:15]<b style="margin: 20px;">MEMWAIT</b> (def=0xFC)    //    Common memory wait time
</li>
<li class="content" name="fld_40025488.16" onclick="ElemClick('fld_40025488.16');">
[16:23]<b style="margin: 20px;">MEMHOLD</b> (def=0xFC)    //    Common memory hold time
</li>
<li class="content" name="fld_40025488.24" onclick="ElemClick('fld_40025488.24');">
[24:31]<b style="margin: 20px;">MEMHIZ</b> (def=0xFC)    //    Common memory x data bus Hi-Z time
</li>
</ul>
</details></li>
<li class="content" name="reg_4002548C"><details ontoggle="ElemCh('reg_4002548C');"><summary>0x4002548C<b style="margin: 20px;">PATT</b>//   The FMC_PATT read/write register contains the timing information for NAND Flash memory ba</summary>
<ul>
<li class="content" name="fld_4002548C.0" onclick="ElemClick('fld_4002548C.0');">
[0:7]<b style="margin: 20px;">ATTSET</b> (def=0xFC)    //    Attribute memory setup time
</li>
<li class="content" name="fld_4002548C.8" onclick="ElemClick('fld_4002548C.8');">
[8:15]<b style="margin: 20px;">ATTWAIT</b> (def=0xFC)    //    Attribute memory wait time
</li>
<li class="content" name="fld_4002548C.16" onclick="ElemClick('fld_4002548C.16');">
[16:23]<b style="margin: 20px;">ATTHOLD</b> (def=0xFC)    //    Attribute memory hold time
</li>
<li class="content" name="fld_4002548C.24" onclick="ElemClick('fld_4002548C.24');">
[24:31]<b style="margin: 20px;">ATTHIZ</b> (def=0xFC)    //    Attribute memory data bus Hi-Z time
</li>
</ul>
</details></li>
<li class="content" name="reg_40025494"><details ontoggle="ElemCh('reg_40025494');"><summary>0x40025494<b style="margin: 20px;">ECCR</b>//   This register contain the current error correction code value computed by the ECC computa</summary>
<ul>
<li class="content" name="fld_40025494.0" onclick="ElemClick('fld_40025494.0');">
[0:31]<b style="margin: 20px;">ECC</b> (def=0x0)    //    ECC result This field contains the value computed by the ECC computation logic. Table
</li>
</ul>
</details></li>
<li class="content" name="reg_40025504"><details ontoggle="ElemCh('reg_40025504');"><summary>0x40025504<b style="margin: 20px;">BWTR1</b>//   This register contains the control information of each memory bank. It is used for SRAMs,</summary>
<ul>
<li class="content" name="fld_40025504.0" onclick="ElemClick('fld_40025504.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_40025504.4" onclick="ElemClick('fld_40025504.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_40025504.8" onclick="ElemClick('fld_40025504.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_40025504.16" onclick="ElemClick('fld_40025504.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_40025504.28" onclick="ElemClick('fld_40025504.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4002550C"><details ontoggle="ElemCh('reg_4002550C');"><summary>0x4002550C<b style="margin: 20px;">BWTR2</b>//   This register contains the control information of each memory bank. It is used for SRAMs,</summary>
<ul>
<li class="content" name="fld_4002550C.0" onclick="ElemClick('fld_4002550C.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_4002550C.4" onclick="ElemClick('fld_4002550C.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_4002550C.8" onclick="ElemClick('fld_4002550C.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_4002550C.16" onclick="ElemClick('fld_4002550C.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_4002550C.28" onclick="ElemClick('fld_4002550C.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025514"><details ontoggle="ElemCh('reg_40025514');"><summary>0x40025514<b style="margin: 20px;">BWTR3</b>//   This register contains the control information of each memory bank. It is used for SRAMs,</summary>
<ul>
<li class="content" name="fld_40025514.0" onclick="ElemClick('fld_40025514.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_40025514.4" onclick="ElemClick('fld_40025514.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_40025514.8" onclick="ElemClick('fld_40025514.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_40025514.16" onclick="ElemClick('fld_40025514.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_40025514.28" onclick="ElemClick('fld_40025514.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4002551C"><details ontoggle="ElemCh('reg_4002551C');"><summary>0x4002551C<b style="margin: 20px;">BWTR4</b>//   This register contains the control information of each memory bank. It is used for SRAMs,</summary>
<ul>
<li class="content" name="fld_4002551C.0" onclick="ElemClick('fld_4002551C.0');">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
<li class="content" name="fld_4002551C.4" onclick="ElemClick('fld_4002551C.4');">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content" name="fld_4002551C.8" onclick="ElemClick('fld_4002551C.8');">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content" name="fld_4002551C.16" onclick="ElemClick('fld_4002551C.16');">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content" name="fld_4002551C.28" onclick="ElemClick('fld_4002551C.28');">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40025540"><details ontoggle="ElemCh('reg_40025540');"><summary>0x40025540<b style="margin: 20px;">SDCR1</b>//   This register contains the control parameters for each SDRAM memory bank</summary>
<ul>
<li class="content" name="fld_40025540.0" onclick="ElemClick('fld_40025540.0');">
[0:1]<b style="margin: 20px;">NC</b> (def=0x0)    //    Number of column address bits These bits define the number of bits of a column 
</li>
<li class="content" name="fld_40025540.2" onclick="ElemClick('fld_40025540.2');">
[2:3]<b style="margin: 20px;">NR</b> (def=0x0)    //    Number of row address bits These bits define the number of bits of a row 
</li>
<li class="content" name="fld_40025540.4" onclick="ElemClick('fld_40025540.4');">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    Memory data bus width. These bits define the memory device width.
</li>
<li class="content" name="fld_40025540.6" onclick="ElemClick('fld_40025540.6');">
[6]<b style="margin: 20px;">NB</b> (def=0x1)    //    Number of internal banks This bit sets the number of internal banks.
</li>
<li class="content" name="fld_40025540.7" onclick="ElemClick('fld_40025540.7');">
[7:8]<b style="margin: 20px;">CAS</b> (def=0x1)    //    CAS Latency This bits sets the SDRAM CAS latency in number of memory clock 
</li>
<li class="content" name="fld_40025540.9" onclick="ElemClick('fld_40025540.9');">
[9]<b style="margin: 20px;">WP</b> (def=0x1)    //    Write protection This bit enables write mode access to the SDRAM bank.
</li>
<li class="content" name="fld_40025540.10" onclick="ElemClick('fld_40025540.10');">
[10:11]<b style="margin: 20px;">SDCLK</b> (def=0x0)    //    SDRAM clock configuration
</li>
<li class="content" name="fld_40025540.12" onclick="ElemClick('fld_40025540.12');">
[12]<b style="margin: 20px;">RBURST</b> (def=0x0)    //    Burst read
</li>
<li class="content" name="fld_40025540.13" onclick="ElemClick('fld_40025540.13');">
[13:14]<b style="margin: 20px;">RPIPE</b> (def=0x0)    //    Read pipe
</li>
</ul>
</details></li>
<li class="content" name="reg_40025544"><details ontoggle="ElemCh('reg_40025544');"><summary>0x40025544<b style="margin: 20px;">SDCR2</b>//   This register contains the control parameters for each SDRAM memory bank</summary>
<ul>
<li class="content" name="fld_40025544.0" onclick="ElemClick('fld_40025544.0');">
[0:1]<b style="margin: 20px;">NC</b> (def=0x0)    //    Number of column address bits These bits define the number of bits of a column 
</li>
<li class="content" name="fld_40025544.2" onclick="ElemClick('fld_40025544.2');">
[2:3]<b style="margin: 20px;">NR</b> (def=0x0)    //    Number of row address bits These bits define the number of bits of a row 
</li>
<li class="content" name="fld_40025544.4" onclick="ElemClick('fld_40025544.4');">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    Memory data bus width. These bits define the memory device width.
</li>
<li class="content" name="fld_40025544.6" onclick="ElemClick('fld_40025544.6');">
[6]<b style="margin: 20px;">NB</b> (def=0x1)    //    Number of internal banks This bit sets the number of internal banks.
</li>
<li class="content" name="fld_40025544.7" onclick="ElemClick('fld_40025544.7');">
[7:8]<b style="margin: 20px;">CAS</b> (def=0x1)    //    CAS Latency This bits sets the SDRAM CAS latency in number of memory clock 
</li>
<li class="content" name="fld_40025544.9" onclick="ElemClick('fld_40025544.9');">
[9]<b style="margin: 20px;">WP</b> (def=0x1)    //    Write protection This bit enables write mode access to the SDRAM bank.
</li>
<li class="content" name="fld_40025544.10" onclick="ElemClick('fld_40025544.10');">
[10:11]<b style="margin: 20px;">SDCLK</b> (def=0x0)    //    SDRAM clock configuration
</li>
<li class="content" name="fld_40025544.12" onclick="ElemClick('fld_40025544.12');">
[12]<b style="margin: 20px;">RBURST</b> (def=0x0)    //    Burst read
</li>
<li class="content" name="fld_40025544.13" onclick="ElemClick('fld_40025544.13');">
[13:14]<b style="margin: 20px;">RPIPE</b> (def=0x0)    //    Read pipe
</li>
</ul>
</details></li>
<li class="content" name="reg_40025548"><details ontoggle="ElemCh('reg_40025548');"><summary>0x40025548<b style="margin: 20px;">SDTR1</b>//   This register contains the timing parameters of each SDRAM bank</summary>
<ul>
<li class="content" name="fld_40025548.0" onclick="ElemClick('fld_40025548.0');">
[0:3]<b style="margin: 20px;">TMRD</b> (def=0xF)    //    Load Mode Register to Active
</li>
<li class="content" name="fld_40025548.4" onclick="ElemClick('fld_40025548.4');">
[4:7]<b style="margin: 20px;">TXSR</b> (def=0xF)    //    Exit Self-refresh delay
</li>
<li class="content" name="fld_40025548.8" onclick="ElemClick('fld_40025548.8');">
[8:11]<b style="margin: 20px;">TRAS</b> (def=0xF)    //    Self refresh time
</li>
<li class="content" name="fld_40025548.12" onclick="ElemClick('fld_40025548.12');">
[12:15]<b style="margin: 20px;">TRC</b> (def=0xF)    //    Row cycle delay
</li>
<li class="content" name="fld_40025548.16" onclick="ElemClick('fld_40025548.16');">
[16:19]<b style="margin: 20px;">TWR</b> (def=0xF)    //    Recovery delay
</li>
<li class="content" name="fld_40025548.20" onclick="ElemClick('fld_40025548.20');">
[20:23]<b style="margin: 20px;">TRP</b> (def=0xF)    //    Row precharge delay
</li>
<li class="content" name="fld_40025548.24" onclick="ElemClick('fld_40025548.24');">
[24:27]<b style="margin: 20px;">TRCD</b> (def=0xF)    //    Row to column delay
</li>
</ul>
</details></li>
<li class="content" name="reg_4002554C"><details ontoggle="ElemCh('reg_4002554C');"><summary>0x4002554C<b style="margin: 20px;">SDTR2</b>//   This register contains the timing parameters of each SDRAM bank</summary>
<ul>
<li class="content" name="fld_4002554C.0" onclick="ElemClick('fld_4002554C.0');">
[0:3]<b style="margin: 20px;">TMRD</b> (def=0xF)    //    Load Mode Register to Active
</li>
<li class="content" name="fld_4002554C.4" onclick="ElemClick('fld_4002554C.4');">
[4:7]<b style="margin: 20px;">TXSR</b> (def=0xF)    //    Exit Self-refresh delay
</li>
<li class="content" name="fld_4002554C.8" onclick="ElemClick('fld_4002554C.8');">
[8:11]<b style="margin: 20px;">TRAS</b> (def=0xF)    //    Self refresh time
</li>
<li class="content" name="fld_4002554C.12" onclick="ElemClick('fld_4002554C.12');">
[12:15]<b style="margin: 20px;">TRC</b> (def=0xF)    //    Row cycle delay
</li>
<li class="content" name="fld_4002554C.16" onclick="ElemClick('fld_4002554C.16');">
[16:19]<b style="margin: 20px;">TWR</b> (def=0xF)    //    Recovery delay
</li>
<li class="content" name="fld_4002554C.20" onclick="ElemClick('fld_4002554C.20');">
[20:23]<b style="margin: 20px;">TRP</b> (def=0xF)    //    Row precharge delay
</li>
<li class="content" name="fld_4002554C.24" onclick="ElemClick('fld_4002554C.24');">
[24:27]<b style="margin: 20px;">TRCD</b> (def=0xF)    //    Row to column delay
</li>
</ul>
</details></li>
<li class="content" name="reg_40025550"><details ontoggle="ElemCh('reg_40025550');"><summary>0x40025550<b style="margin: 20px;">SDCMR</b>//   This register contains the command issued when the SDRAM device is accessed</summary>
<ul>
<li class="content" name="fld_40025550.0" onclick="ElemClick('fld_40025550.0');">
[0:2]<b style="margin: 20px;">MODE</b> (def=0x0)    //    Command mode These bits define the command issued to the SDRAM device.
</li>
<li class="content" name="fld_40025550.3" onclick="ElemClick('fld_40025550.3');">
[3]<b style="margin: 20px;">CTB2</b> (def=0x0)    //    Command Target Bank 2 This bit indicates whether the command will be issued to SDRAM 
</li>
<li class="content" name="fld_40025550.4" onclick="ElemClick('fld_40025550.4');">
[4]<b style="margin: 20px;">CTB1</b> (def=0x0)    //    Command Target Bank 1 This bit indicates whether the command will be issued to SDRAM 
</li>
<li class="content" name="fld_40025550.5" onclick="ElemClick('fld_40025550.5');">
[5:8]<b style="margin: 20px;">NRFS</b> (def=0x0)    //    Number of Auto-refresh
</li>
<li class="content" name="fld_40025550.9" onclick="ElemClick('fld_40025550.9');">
[9:22]<b style="margin: 20px;">MRD</b> (def=0x0)    //    Mode Register definition
</li>
</ul>
</details></li>
<li class="content" name="reg_40025554"><details ontoggle="ElemCh('reg_40025554');"><summary>0x40025554<b style="margin: 20px;">SDRTR</b>//   This register sets the refresh rate in number of SDCLK clock cycles between the refresh c</summary>
<ul>
<li class="content" name="fld_40025554.0" onclick="ElemClick('fld_40025554.0');">
[0]<b style="margin: 20px;">CRE</b> (def=0x0)    //    Clear Refresh error flag 
</li>
<li class="content" name="fld_40025554.1" onclick="ElemClick('fld_40025554.1');">
[1:13]<b style="margin: 20px;">COUNT</b> (def=0x0)    //    Refresh Timer Count
</li>
<li class="content" name="fld_40025554.14" onclick="ElemClick('fld_40025554.14');">
[14]<b style="margin: 20px;">REIE</b> (def=0x0)    //    RES Interrupt Enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40025558"><details ontoggle="ElemCh('reg_40025558');"><summary>0x40025558<b style="margin: 20px;">SDSR</b>//   SDRAM Status register</summary>
<ul>
<li class="content" name="fld_40025558.0" onclick="ElemClick('fld_40025558.0');">
[0]<b style="margin: 20px;">RE</b> (def=0x0)    //    Refresh error flag An interrupt is generated if REIE = 1 and RE = 1
</li>
<li class="content" name="fld_40025558.1" onclick="ElemClick('fld_40025558.1');">
[1:2]<b style="margin: 20px;">MODES1</b> (def=0x0)    //    Status Mode for Bank 1 These bits define the Status Mode of SDRAM Bank 1.
</li>
<li class="content" name="fld_40025558.3" onclick="ElemClick('fld_40025558.3');">
[3:4]<b style="margin: 20px;">MODES2</b> (def=0x0)    //    Status Mode for Bank 2 These bits define the Status Mode of SDRAM Bank 2.
</li>
<li class="content" name="fld_40025558.5" onclick="ElemClick('fld_40025558.5');">
[5]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    BUSY
</li>
</ul>
</details></li>
<li class="content" name="reg_40025580"><details ontoggle="ElemCh('reg_40025580');"><summary>0x40025580<b style="margin: 20px;">MISC</b>//   SDRAM custom registers</summary>
<ul>
<li class="content" name="fld_40025580.0" onclick="ElemClick('fld_40025580.0');">
[0:3]<b style="margin: 20px;">NRFS_CNT</b> (def=0x0)    //    Define the number of times the controller self-refreshes each time
</li>
<li class="content" name="fld_40025580.4" onclick="ElemClick('fld_40025580.4');">
[4:7]<b style="margin: 20px;">Phase_Sel</b> (def=0x0)    //    Phase offset of the output SDR_CLK
</li>
<li class="content" name="fld_40025580.15" onclick="ElemClick('fld_40025580.15');">
[15]<b style="margin: 20px;">Enhance_read_mode</b> (def=0x0)    //    Read enhancement/prefetch mode
</li>
<li class="content" name="fld_40025580.16" onclick="ElemClick('fld_40025580.16');">
[16]<b style="margin: 20px;">En_Bank1</b> (def=0x0)    //    Enable SDRAM1
</li>
<li class="content" name="fld_40025580.17" onclick="ElemClick('fld_40025580.17');">
[17]<b style="margin: 20px;">En_Bank2</b> (def=0x0)    //    Enable SDRAM2
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40025400.94" onclick="ElemClick('isr_40025400.94');">[94]  <b>FMC</b>    //    FMC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40028000"><details ontoggle="ElemCh('per_40028000');"><summary>0x40028000<b style="margin: 20px;">ETHERNET_MAC</b>// Ethernet: media access control</summary>
<ul>
<li class="content" name="reg_40028000"><details ontoggle="ElemCh('reg_40028000');"><summary>0x40028000<b style="margin: 20px;">MACCR</b>//   Ethernet MAC configuration register (ETH_MACCR)</summary>
<ul>
<li class="content" name="fld_40028000.1" onclick="ElemClick('fld_40028000.1');">
[1]<b style="margin: 20px;">TCF</b> (def=0x0)    //    Send clock reversal
</li>
<li class="content" name="fld_40028000.2" onclick="ElemClick('fld_40028000.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_40028000.3" onclick="ElemClick('fld_40028000.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_40028000.7" onclick="ElemClick('fld_40028000.7');">
[7]<b style="margin: 20px;">APCS</b> (def=0x0)    //    Automatic pad/CRC stripping
</li>
<li class="content" name="fld_40028000.10" onclick="ElemClick('fld_40028000.10');">
[10]<b style="margin: 20px;">IPCO</b> (def=0x0)    //    IPv4 checksum offload
</li>
<li class="content" name="fld_40028000.11" onclick="ElemClick('fld_40028000.11');">
[11]<b style="margin: 20px;">DM</b> (def=0x0)    //    Duplex mode
</li>
<li class="content" name="fld_40028000.12" onclick="ElemClick('fld_40028000.12');">
[12]<b style="margin: 20px;">LM</b> (def=0x0)    //    Loopback mode
</li>
<li class="content" name="fld_40028000.14" onclick="ElemClick('fld_40028000.14');">
[14:15]<b style="margin: 20px;">FES</b> (def=0x0)    //    Fast Ethernet speed
</li>
<li class="content" name="fld_40028000.17" onclick="ElemClick('fld_40028000.17');">
[17:19]<b style="margin: 20px;">IFG</b> (def=0x0)    //    Interframe gap
</li>
<li class="content" name="fld_40028000.22" onclick="ElemClick('fld_40028000.22');">
[22]<b style="margin: 20px;">JD</b> (def=0x0)    //    Jabber disable
</li>
<li class="content" name="fld_40028000.23" onclick="ElemClick('fld_40028000.23');">
[23]<b style="margin: 20px;">WD</b> (def=0x0)    //    Watchdog disable
</li>
<li class="content" name="fld_40028000.29" onclick="ElemClick('fld_40028000.29');">
[29:31]<b style="margin: 20px;">TCD</b> (def=0x0)    //    SEND clock delay
</li>
</ul>
</details></li>
<li class="content" name="reg_40028004"><details ontoggle="ElemCh('reg_40028004');"><summary>0x40028004<b style="margin: 20px;">MACFFR</b>//   Ethernet MAC frame filter register (ETH_MACCFFR)</summary>
<ul>
<li class="content" name="fld_40028004.0" onclick="ElemClick('fld_40028004.0');">
[0]<b style="margin: 20px;">PM</b> (def=0x0)    //    Promiscuous mode
</li>
<li class="content" name="fld_40028004.1" onclick="ElemClick('fld_40028004.1');">
[1]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hash unicast
</li>
<li class="content" name="fld_40028004.2" onclick="ElemClick('fld_40028004.2');">
[2]<b style="margin: 20px;">HM</b> (def=0x0)    //    Hash multicast
</li>
<li class="content" name="fld_40028004.3" onclick="ElemClick('fld_40028004.3');">
[3]<b style="margin: 20px;">DAIF</b> (def=0x0)    //    Destination address inverse filtering
</li>
<li class="content" name="fld_40028004.4" onclick="ElemClick('fld_40028004.4');">
[4]<b style="margin: 20px;">PAM</b> (def=0x0)    //    Pass all multicast
</li>
<li class="content" name="fld_40028004.5" onclick="ElemClick('fld_40028004.5');">
[5]<b style="margin: 20px;">BFD</b> (def=0x0)    //    Broadcast frames disable
</li>
<li class="content" name="fld_40028004.6" onclick="ElemClick('fld_40028004.6');">
[6:7]<b style="margin: 20px;">PCF</b> (def=0x0)    //    Pass control frames
</li>
<li class="content" name="fld_40028004.8" onclick="ElemClick('fld_40028004.8');">
[8]<b style="margin: 20px;">SAIF</b> (def=0x0)    //    Source address inverse filtering
</li>
<li class="content" name="fld_40028004.9" onclick="ElemClick('fld_40028004.9');">
[9]<b style="margin: 20px;">SAF</b> (def=0x0)    //    Source address filter
</li>
<li class="content" name="fld_40028004.10" onclick="ElemClick('fld_40028004.10');">
[10]<b style="margin: 20px;">HPF</b> (def=0x0)    //    Hash or perfect filter
</li>
<li class="content" name="fld_40028004.31" onclick="ElemClick('fld_40028004.31');">
[31]<b style="margin: 20px;">RA</b> (def=0x0)    //    Receive all
</li>
</ul>
</details></li>
<li class="content" name="reg_40028008"><details ontoggle="ElemCh('reg_40028008');"><summary>0x40028008<b style="margin: 20px;">MACHTHR</b>//   Ethernet MAC hash table high register</summary>
<ul>
<li class="content" name="fld_40028008.0" onclick="ElemClick('fld_40028008.0');">
[0:31]<b style="margin: 20px;">HTH</b> (def=0x0)    //    Hash table high
</li>
</ul>
</details></li>
<li class="content" name="reg_4002800C"><details ontoggle="ElemCh('reg_4002800C');"><summary>0x4002800C<b style="margin: 20px;">MACHTLR</b>//   Ethernet MAC hash table low register</summary>
<ul>
<li class="content" name="fld_4002800C.0" onclick="ElemClick('fld_4002800C.0');">
[0:31]<b style="margin: 20px;">HTL</b> (def=0x0)    //    Hash table low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028010"><details ontoggle="ElemCh('reg_40028010');"><summary>0x40028010<b style="margin: 20px;">MACMIIAR</b>//   Ethernet MAC MII address register (ETH_MACMIIAR)</summary>
<ul>
<li class="content" name="fld_40028010.0" onclick="ElemClick('fld_40028010.0');">
[0]<b style="margin: 20px;">MB</b> (def=0x0)    //    MII busy
</li>
<li class="content" name="fld_40028010.1" onclick="ElemClick('fld_40028010.1');">
[1]<b style="margin: 20px;">MW</b> (def=0x0)    //    MII write
</li>
<li class="content" name="fld_40028010.2" onclick="ElemClick('fld_40028010.2');">
[2:4]<b style="margin: 20px;">CR</b> (def=0x0)    //    Clock range
</li>
<li class="content" name="fld_40028010.6" onclick="ElemClick('fld_40028010.6');">
[6:10]<b style="margin: 20px;">MR</b> (def=0x0)    //    MII register
</li>
<li class="content" name="fld_40028010.11" onclick="ElemClick('fld_40028010.11');">
[11:15]<b style="margin: 20px;">PA</b> (def=0x0)    //    PHY address
</li>
</ul>
</details></li>
<li class="content" name="reg_40028014"><details ontoggle="ElemCh('reg_40028014');"><summary>0x40028014<b style="margin: 20px;">MACMIIDR</b>//   Ethernet MAC MII data register (ETH_MACMIIDR)</summary>
<ul>
<li class="content" name="fld_40028014.0" onclick="ElemClick('fld_40028014.0');">
[0:15]<b style="margin: 20px;">MD</b> (def=0x0)    //    MII data
</li>
</ul>
</details></li>
<li class="content" name="reg_40028018"><details ontoggle="ElemCh('reg_40028018');"><summary>0x40028018<b style="margin: 20px;">MACFCR</b>//   Ethernet MAC flow control register (ETH_MACFCR)</summary>
<ul>
<li class="content" name="fld_40028018.0" onclick="ElemClick('fld_40028018.0');">
[0]<b style="margin: 20px;">FCB</b> (def=0x0)    //    Flow control busy
</li>
<li class="content" name="fld_40028018.1" onclick="ElemClick('fld_40028018.1');">
[1]<b style="margin: 20px;">TFCE</b> (def=0x0)    //    Transmit flow control enable
</li>
<li class="content" name="fld_40028018.2" onclick="ElemClick('fld_40028018.2');">
[2]<b style="margin: 20px;">RFCE</b> (def=0x0)    //    Receive flow control enable
</li>
<li class="content" name="fld_40028018.3" onclick="ElemClick('fld_40028018.3');">
[3]<b style="margin: 20px;">UPFD</b> (def=0x0)    //    Unicast pause frame detect
</li>
<li class="content" name="fld_40028018.16" onclick="ElemClick('fld_40028018.16');">
[16:31]<b style="margin: 20px;">PT</b> (def=0x0)    //    Pass control frames
</li>
</ul>
</details></li>
<li class="content" name="reg_4002801C"><details ontoggle="ElemCh('reg_4002801C');"><summary>0x4002801C<b style="margin: 20px;">MACVLAN</b>//   Ethernet MAC VLAN tag register (ETH_MACVLAN)</summary>
<ul>
<li class="content" name="fld_4002801C.0" onclick="ElemClick('fld_4002801C.0');">
[0:15]<b style="margin: 20px;">VLANTI</b> (def=0x0)    //    VLAN tag identifier (for receive frames)
</li>
<li class="content" name="fld_4002801C.16" onclick="ElemClick('fld_4002801C.16');">
[16]<b style="margin: 20px;">VLANT</b> (def=0x0)    //    VLAN tag comparison
</li>
</ul>
</details></li>
<li class="content" name="reg_40028028"><details ontoggle="ElemCh('reg_40028028');"><summary>0x40028028<b style="margin: 20px;">MACRWUFFR</b>//   Ethernet MAC remote wakeup frame filter register (ETH_MACRWUFFR)</summary>
<ul>
<li class="content" name="fld_40028028.0" onclick="ElemClick('fld_40028028.0');">
[0:31]<b style="margin: 20px;">RWUFFR</b> (def=0x0)    //    wakeup frame filter
</li>
</ul>
</details></li>
<li class="content" name="reg_4002802C"><details ontoggle="ElemCh('reg_4002802C');"><summary>0x4002802C<b style="margin: 20px;">MACPMTCSR</b>//   Ethernet MAC PMT control and status register (ETH_MACPMTCSR)</summary>
<ul>
<li class="content" name="fld_4002802C.0" onclick="ElemClick('fld_4002802C.0');">
[0]<b style="margin: 20px;">PD</b> (def=0x0)    //    Power down
</li>
<li class="content" name="fld_4002802C.1" onclick="ElemClick('fld_4002802C.1');">
[1]<b style="margin: 20px;">MPE</b> (def=0x0)    //    Magic Packet enable
</li>
<li class="content" name="fld_4002802C.2" onclick="ElemClick('fld_4002802C.2');">
[2]<b style="margin: 20px;">WFE</b> (def=0x0)    //    Wakeup frame enable
</li>
<li class="content" name="fld_4002802C.3" onclick="ElemClick('fld_4002802C.3');">
[3]<b style="margin: 20px;">PHY_PMEB_EN</b> (def=0x0)    //    PHY_PMEB enable
</li>
<li class="content" name="fld_4002802C.5" onclick="ElemClick('fld_4002802C.5');">
[5]<b style="margin: 20px;">MPR</b> (def=0x0)    //    Magic packet received
</li>
<li class="content" name="fld_4002802C.6" onclick="ElemClick('fld_4002802C.6');">
[6]<b style="margin: 20px;">WFR</b> (def=0x0)    //    Wakeup frame received
</li>
<li class="content" name="fld_4002802C.7" onclick="ElemClick('fld_4002802C.7');">
[7]<b style="margin: 20px;">PHY_PMEBR</b> (def=0x0)    //    PHY_PMEB reset
</li>
<li class="content" name="fld_4002802C.9" onclick="ElemClick('fld_4002802C.9');">
[9]<b style="margin: 20px;">GU</b> (def=0x0)    //    Global unicast
</li>
<li class="content" name="fld_4002802C.31" onclick="ElemClick('fld_4002802C.31');">
[31]<b style="margin: 20px;">WFFRPR</b> (def=0x0)    //    Wakeup frame filter register pointer reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40028038"><details ontoggle="ElemCh('reg_40028038');"><summary>0x40028038<b style="margin: 20px;">MACSR</b>//   Ethernet MAC interrupt status register (ETH_MACSR)</summary>
<ul>
<li class="content" name="fld_40028038.3" onclick="ElemClick('fld_40028038.3');">
[3]<b style="margin: 20px;">PMTS</b> (def=0x0)    //    PMT status
</li>
<li class="content" name="fld_40028038.4" onclick="ElemClick('fld_40028038.4');">
[4]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content" name="fld_40028038.5" onclick="ElemClick('fld_40028038.5');">
[5]<b style="margin: 20px;">MMCRS</b> (def=0x0)    //    MMC receive status
</li>
<li class="content" name="fld_40028038.6" onclick="ElemClick('fld_40028038.6');">
[6]<b style="margin: 20px;">MMCTS</b> (def=0x0)    //    MMC transmit status
</li>
<li class="content" name="fld_40028038.9" onclick="ElemClick('fld_40028038.9');">
[9]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
</ul>
</details></li>
<li class="content" name="reg_4002803C"><details ontoggle="ElemCh('reg_4002803C');"><summary>0x4002803C<b style="margin: 20px;">MACIMR</b>//   Ethernet MAC interrupt mask register (ETH_MACIMR)</summary>
<ul>
<li class="content" name="fld_4002803C.3" onclick="ElemClick('fld_4002803C.3');">
[3]<b style="margin: 20px;">PMTIM</b> (def=0x0)    //    PMT interrupt mask
</li>
<li class="content" name="fld_4002803C.9" onclick="ElemClick('fld_4002803C.9');">
[9]<b style="margin: 20px;">TSTIM</b> (def=0x0)    //    Time stamp trigger interrupt mask
</li>
</ul>
</details></li>
<li class="content" name="reg_40028040"><details ontoggle="ElemCh('reg_40028040');"><summary>0x40028040<b style="margin: 20px;">MACA0HR</b>//   Ethernet MAC address 0 high register (ETH_MACA0HR)</summary>
<ul>
<li class="content" name="fld_40028040.0" onclick="ElemClick('fld_40028040.0');">
[0:15]<b style="margin: 20px;">MACA0H</b> (def=0xFFFF)    //    MAC address0 high
</li>
<li class="content" name="fld_40028040.31" onclick="ElemClick('fld_40028040.31');">
[31]<b style="margin: 20px;">MO</b> (def=0x1)    //    Always 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40028044"><details ontoggle="ElemCh('reg_40028044');"><summary>0x40028044<b style="margin: 20px;">MACA0LR</b>//   Ethernet MAC address 0 low register</summary>
<ul>
<li class="content" name="fld_40028044.0" onclick="ElemClick('fld_40028044.0');">
[0:31]<b style="margin: 20px;">MACA0L</b> (def=0xFFFFFFFF)    //    MAC address0 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028048"><details ontoggle="ElemCh('reg_40028048');"><summary>0x40028048<b style="margin: 20px;">MACA1HR</b>//   Ethernet MAC address 1 high register (ETH_MACA1HR)</summary>
<ul>
<li class="content" name="fld_40028048.0" onclick="ElemClick('fld_40028048.0');">
[0:15]<b style="margin: 20px;">MACA1H</b> (def=0xFFFF)    //    MAC address1 high
</li>
<li class="content" name="fld_40028048.24" onclick="ElemClick('fld_40028048.24');">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content" name="fld_40028048.30" onclick="ElemClick('fld_40028048.30');">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content" name="fld_40028048.31" onclick="ElemClick('fld_40028048.31');">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002804C"><details ontoggle="ElemCh('reg_4002804C');"><summary>0x4002804C<b style="margin: 20px;">MACA1LR</b>//   Ethernet MAC address1 low register</summary>
<ul>
<li class="content" name="fld_4002804C.0" onclick="ElemClick('fld_4002804C.0');">
[0:31]<b style="margin: 20px;">MACA1L</b> (def=0xFFFFFFFF)    //    MAC address1 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028050"><details ontoggle="ElemCh('reg_40028050');"><summary>0x40028050<b style="margin: 20px;">MACA2HR</b>//   Ethernet MAC address 2 high register (ETH_MACA2HR)</summary>
<ul>
<li class="content" name="fld_40028050.0" onclick="ElemClick('fld_40028050.0');">
[0:15]<b style="margin: 20px;">ETH_MACA2HR</b> (def=0xFFFF)    //    Ethernet MAC address 2 high register
</li>
<li class="content" name="fld_40028050.24" onclick="ElemClick('fld_40028050.24');">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content" name="fld_40028050.30" onclick="ElemClick('fld_40028050.30');">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content" name="fld_40028050.31" onclick="ElemClick('fld_40028050.31');">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40028054"><details ontoggle="ElemCh('reg_40028054');"><summary>0x40028054<b style="margin: 20px;">MACA2LR</b>//   Ethernet MAC address 2 low register</summary>
<ul>
<li class="content" name="fld_40028054.0" onclick="ElemClick('fld_40028054.0');">
[0:31]<b style="margin: 20px;">MACA2L</b> (def=0xFFFFFFFF)    //    MAC address2 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028058"><details ontoggle="ElemCh('reg_40028058');"><summary>0x40028058<b style="margin: 20px;">MACA3HR</b>//   Ethernet MAC address 3 high register (ETH_MACA3HR)</summary>
<ul>
<li class="content" name="fld_40028058.0" onclick="ElemClick('fld_40028058.0');">
[0:15]<b style="margin: 20px;">MACA3H</b> (def=0xFFFF)    //    MAC address3 high
</li>
<li class="content" name="fld_40028058.24" onclick="ElemClick('fld_40028058.24');">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content" name="fld_40028058.30" onclick="ElemClick('fld_40028058.30');">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content" name="fld_40028058.31" onclick="ElemClick('fld_40028058.31');">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002805C"><details ontoggle="ElemCh('reg_4002805C');"><summary>0x4002805C<b style="margin: 20px;">MACA3LR</b>//   Ethernet MAC address 3 low register</summary>
<ul>
<li class="content" name="fld_4002805C.0" onclick="ElemClick('fld_4002805C.0');">
[0:31]<b style="margin: 20px;">MBCA3L</b> (def=0xFFFFFFFF)    //    MAC address3 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028080"><details ontoggle="ElemCh('reg_40028080');"><summary>0x40028080<b style="margin: 20px;">ETH_PHY_CFGR</b>//   ETH PHY configure register</summary>
<ul>
<li class="content" name="fld_40028080.31" onclick="ElemClick('fld_40028080.31');">
[31]<b style="margin: 20px;">PHY_RSTN</b> (def=0x0)    //    ETH PHY global reset control
</li>
<li class="content" name="fld_40028080.30" onclick="ElemClick('fld_40028080.30');">
[30]<b style="margin: 20px;">PHY_PD</b> (def=0x0)    //    PHY power-down mode
</li>
<li class="content" name="fld_40028080.29" onclick="ElemClick('fld_40028080.29');">
[29]<b style="margin: 20px;">PHY_EEE</b> (def=0x0)    //    PHY enters power-down mode
</li>
<li class="content" name="fld_40028080.10" onclick="ElemClick('fld_40028080.10');">
[10]<b style="margin: 20px;">DUPlEX</b> (def=0x0)    //    connected mode
</li>
<li class="content" name="fld_40028080.9" onclick="ElemClick('fld_40028080.9');">
[9]<b style="margin: 20px;">SPEED</b> (def=0x0)    //    speed selection
</li>
<li class="content" name="fld_40028080.8" onclick="ElemClick('fld_40028080.8');">
[8]<b style="margin: 20px;">LINK_STATUS</b> (def=0x0)    //    LINK status
</li>
<li class="content" name="fld_40028080.7" onclick="ElemClick('fld_40028080.7');">
[7]<b style="margin: 20px;">PHYADDR_EN</b> (def=0x0)    //    reconfigure the PHY address
</li>
<li class="content" name="fld_40028080.0" onclick="ElemClick('fld_40028080.0');">
[0:4]<b style="margin: 20px;">REPHYADDR</b> (def=0x0)    //    when the bit7 set 1,bit4:0 as PHY address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40028000.110" onclick="ElemClick('isr_40028000.110');">[110]  <b>ETH</b>    //    Ethernet global interrupt</li>
<li class="content" name="isr_40028000.111" onclick="ElemClick('isr_40028000.111');">[111]  <b>ETHWakeUP</b>    //    Ethernet Wakeup interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40028100"><details ontoggle="ElemCh('per_40028100');"><summary>0x40028100<b style="margin: 20px;">ETHERNET_MMC</b>// Ethernet: MAC management counters</summary>
<ul>
<li class="content" name="reg_40028100"><details ontoggle="ElemCh('reg_40028100');"><summary>0x40028100<b style="margin: 20px;">MMCCR</b>//   Ethernet MMC control register (ETH_MMCCR)</summary>
<ul>
<li class="content" name="fld_40028100.0" onclick="ElemClick('fld_40028100.0');">
[0]<b style="margin: 20px;">CR</b> (def=0x0)    //    Counter reset
</li>
<li class="content" name="fld_40028100.1" onclick="ElemClick('fld_40028100.1');">
[1]<b style="margin: 20px;">CSR</b> (def=0x0)    //    Counter stop rollover
</li>
<li class="content" name="fld_40028100.2" onclick="ElemClick('fld_40028100.2');">
[2]<b style="margin: 20px;">ROR</b> (def=0x0)    //    Reset on read
</li>
<li class="content" name="fld_40028100.31" onclick="ElemClick('fld_40028100.31');">
[31]<b style="margin: 20px;">MCF</b> (def=0x0)    //    MMC counter freeze
</li>
</ul>
</details></li>
<li class="content" name="reg_40028104"><details ontoggle="ElemCh('reg_40028104');"><summary>0x40028104<b style="margin: 20px;">MMCRIR</b>//   Ethernet MMC receive interrupt register (ETH_MMCRIR)</summary>
<ul>
<li class="content" name="fld_40028104.5" onclick="ElemClick('fld_40028104.5');">
[5]<b style="margin: 20px;">RFCES</b> (def=0x0)    //    Received frames CRC error status
</li>
<li class="content" name="fld_40028104.17" onclick="ElemClick('fld_40028104.17');">
[17]<b style="margin: 20px;">RGUFS</b> (def=0x0)    //    Received Good Unicast Frames Status
</li>
</ul>
</details></li>
<li class="content" name="reg_40028108"><details ontoggle="ElemCh('reg_40028108');"><summary>0x40028108<b style="margin: 20px;">MMCTIR</b>//   Ethernet MMC transmit interrupt register (ETH_MMCTIR)</summary>
<ul>
<li class="content" name="fld_40028108.21" onclick="ElemClick('fld_40028108.21');">
[21]<b style="margin: 20px;">TGFS</b> (def=0x0)    //    Transmitted good frames status
</li>
</ul>
</details></li>
<li class="content" name="reg_4002810C"><details ontoggle="ElemCh('reg_4002810C');"><summary>0x4002810C<b style="margin: 20px;">MMCRIMR</b>//   Ethernet MMC receive interrupt mask register (ETH_MMCRIMR)</summary>
<ul>
<li class="content" name="fld_4002810C.5" onclick="ElemClick('fld_4002810C.5');">
[5]<b style="margin: 20px;">RFCEM</b> (def=0x0)    //    Received frame CRC error mask
</li>
<li class="content" name="fld_4002810C.17" onclick="ElemClick('fld_4002810C.17');">
[17]<b style="margin: 20px;">RGUFM</b> (def=0x0)    //    Received good unicast frames mask
</li>
</ul>
</details></li>
<li class="content" name="reg_40028110"><details ontoggle="ElemCh('reg_40028110');"><summary>0x40028110<b style="margin: 20px;">MMCTIMR</b>//   Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR)</summary>
<ul>
<li class="content" name="fld_40028110.21" onclick="ElemClick('fld_40028110.21');">
[21]<b style="margin: 20px;">TGFM</b> (def=0x0)    //    Transmitted good frames mask
</li>
</ul>
</details></li>
<li class="content" name="reg_4002814C"><details ontoggle="ElemCh('reg_4002814C');"><summary>0x4002814C<b style="margin: 20px;">MMCTGFSCCR</b>//   Ethernet MMC transmitted good frames after a single collision counter</summary>
<ul>
<li class="content" name="fld_4002814C.0" onclick="ElemClick('fld_4002814C.0');">
[0:31]<b style="margin: 20px;">TGFSCC</b> (def=0x0)    //    Transmitted good frames after a single collision counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028150"><details ontoggle="ElemCh('reg_40028150');"><summary>0x40028150<b style="margin: 20px;">MMCTGFMSCCR</b>//   Ethernet MMC transmitted good frames after more than a single collision</summary>
<ul>
<li class="content" name="fld_40028150.0" onclick="ElemClick('fld_40028150.0');">
[0:31]<b style="margin: 20px;">TGFMSCC</b> (def=0x0)    //    Transmitted good frames after more than a single collision counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028168"><details ontoggle="ElemCh('reg_40028168');"><summary>0x40028168<b style="margin: 20px;">MMCTGFCR</b>//   Ethernet MMC transmitted good frames counter register</summary>
<ul>
<li class="content" name="fld_40028168.0" onclick="ElemClick('fld_40028168.0');">
[0:31]<b style="margin: 20px;">TGFC</b> (def=0x0)    //    Transmitted good frames counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028194"><details ontoggle="ElemCh('reg_40028194');"><summary>0x40028194<b style="margin: 20px;">MMCRFCECR</b>//   Ethernet MMC received frames with CRC error counter register</summary>
<ul>
<li class="content" name="fld_40028194.0" onclick="ElemClick('fld_40028194.0');">
[0:31]<b style="margin: 20px;">RFCFC</b> (def=0x0)    //    Received frames with CRC error counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028198"><details ontoggle="ElemCh('reg_40028198');"><summary>0x40028198<b style="margin: 20px;">MMCRFAECR</b>//   Ethernet MMC received frames with alignment error counter register</summary>
<ul>
<li class="content" name="fld_40028198.0" onclick="ElemClick('fld_40028198.0');">
[0:31]<b style="margin: 20px;">RFAEC</b> (def=0x0)    //    Received frames with alignment error counter
</li>
</ul>
</details></li>
<li class="content" name="reg_400281C4"><details ontoggle="ElemCh('reg_400281C4');"><summary>0x400281C4<b style="margin: 20px;">MMCRGUFCR</b>//   MMC received good unicast frames counter register</summary>
<ul>
<li class="content" name="fld_400281C4.0" onclick="ElemClick('fld_400281C4.0');">
[0:31]<b style="margin: 20px;">RGUFC</b> (def=0x0)    //    Received good unicast frames counter
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40028700"><details ontoggle="ElemCh('per_40028700');"><summary>0x40028700<b style="margin: 20px;">ETHERNET_PTP</b>// Ethernet: Precision time protocol</summary>
<ul>
<li class="content" name="reg_40028700"><details ontoggle="ElemCh('reg_40028700');"><summary>0x40028700<b style="margin: 20px;">PTPTSCR</b>//   Ethernet PTP time stamp control register (ETH_PTPTSCR)</summary>
<ul>
<li class="content" name="fld_40028700.0" onclick="ElemClick('fld_40028700.0');">
[0]<b style="margin: 20px;">TSE</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content" name="fld_40028700.1" onclick="ElemClick('fld_40028700.1');">
[1]<b style="margin: 20px;">TSFCU</b> (def=0x0)    //    Time stamp fine or coarse update
</li>
<li class="content" name="fld_40028700.2" onclick="ElemClick('fld_40028700.2');">
[2]<b style="margin: 20px;">TSSTI</b> (def=0x0)    //    Time stamp system time initialize
</li>
<li class="content" name="fld_40028700.3" onclick="ElemClick('fld_40028700.3');">
[3]<b style="margin: 20px;">TSSTU</b> (def=0x0)    //    Time stamp system time update
</li>
<li class="content" name="fld_40028700.4" onclick="ElemClick('fld_40028700.4');">
[4]<b style="margin: 20px;">TSITE</b> (def=0x0)    //    Time stamp interrupt trigger enable
</li>
<li class="content" name="fld_40028700.5" onclick="ElemClick('fld_40028700.5');">
[5]<b style="margin: 20px;">TSARU</b> (def=0x0)    //    Time stamp addend register update
</li>
</ul>
</details></li>
<li class="content" name="reg_40028704"><details ontoggle="ElemCh('reg_40028704');"><summary>0x40028704<b style="margin: 20px;">PTPSSIR</b>//   Ethernet PTP subsecond increment register</summary>
<ul>
<li class="content" name="fld_40028704.0" onclick="ElemClick('fld_40028704.0');">
[0:7]<b style="margin: 20px;">STSSI</b> (def=0x0)    //    System time subsecond increment
</li>
</ul>
</details></li>
<li class="content" name="reg_40028708"><details ontoggle="ElemCh('reg_40028708');"><summary>0x40028708<b style="margin: 20px;">PTPTSHR</b>//   Ethernet PTP time stamp high register</summary>
<ul>
<li class="content" name="fld_40028708.0" onclick="ElemClick('fld_40028708.0');">
[0:31]<b style="margin: 20px;">STS</b> (def=0x0)    //    System time second
</li>
</ul>
</details></li>
<li class="content" name="reg_4002870C"><details ontoggle="ElemCh('reg_4002870C');"><summary>0x4002870C<b style="margin: 20px;">PTPTSLR</b>//   Ethernet PTP time stamp low register (ETH_PTPTSLR)</summary>
<ul>
<li class="content" name="fld_4002870C.0" onclick="ElemClick('fld_4002870C.0');">
[0:30]<b style="margin: 20px;">STSS</b> (def=0x0)    //    System time subseconds
</li>
<li class="content" name="fld_4002870C.31" onclick="ElemClick('fld_4002870C.31');">
[31]<b style="margin: 20px;">STPNS</b> (def=0x0)    //    System time positive or negative sign
</li>
</ul>
</details></li>
<li class="content" name="reg_40028710"><details ontoggle="ElemCh('reg_40028710');"><summary>0x40028710<b style="margin: 20px;">PTPTSHUR</b>//   Ethernet PTP time stamp high update register</summary>
<ul>
<li class="content" name="fld_40028710.0" onclick="ElemClick('fld_40028710.0');">
[0:31]<b style="margin: 20px;">TSUS</b> (def=0x0)    //    Time stamp update second
</li>
</ul>
</details></li>
<li class="content" name="reg_40028714"><details ontoggle="ElemCh('reg_40028714');"><summary>0x40028714<b style="margin: 20px;">PTPTSLUR</b>//   Ethernet PTP time stamp low update register (ETH_PTPTSLUR)</summary>
<ul>
<li class="content" name="fld_40028714.0" onclick="ElemClick('fld_40028714.0');">
[0:30]<b style="margin: 20px;">TSUSS</b> (def=0x0)    //    Time stamp update subseconds
</li>
<li class="content" name="fld_40028714.31" onclick="ElemClick('fld_40028714.31');">
[31]<b style="margin: 20px;">TSUPNS</b> (def=0x0)    //    Time stamp update positive or negative sign
</li>
</ul>
</details></li>
<li class="content" name="reg_40028718"><details ontoggle="ElemCh('reg_40028718');"><summary>0x40028718<b style="margin: 20px;">PTPTSAR</b>//   Ethernet PTP time stamp addend register</summary>
<ul>
<li class="content" name="fld_40028718.0" onclick="ElemClick('fld_40028718.0');">
[0:31]<b style="margin: 20px;">TSA</b> (def=0x0)    //    Time stamp addend
</li>
</ul>
</details></li>
<li class="content" name="reg_4002871C"><details ontoggle="ElemCh('reg_4002871C');"><summary>0x4002871C<b style="margin: 20px;">PTPTTHR</b>//   Ethernet PTP target time high register</summary>
<ul>
<li class="content" name="fld_4002871C.0" onclick="ElemClick('fld_4002871C.0');">
[0:31]<b style="margin: 20px;">TTSH</b> (def=0x0)    //    Target time stamp high
</li>
</ul>
</details></li>
<li class="content" name="reg_40028720"><details ontoggle="ElemCh('reg_40028720');"><summary>0x40028720<b style="margin: 20px;">PTPTTLR</b>//   Ethernet PTP target time low register</summary>
<ul>
<li class="content" name="fld_40028720.0" onclick="ElemClick('fld_40028720.0');">
[0:31]<b style="margin: 20px;">TTSL</b> (def=0x0)    //    Target time stamp low
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40029000"><details ontoggle="ElemCh('per_40029000');"><summary>0x40029000<b style="margin: 20px;">ETHERNET_DMA</b>// Ethernet: DMA controller operation</summary>
<ul>
<li class="content" name="reg_40029000"><details ontoggle="ElemCh('reg_40029000');"><summary>0x40029000<b style="margin: 20px;">DMABMR</b>//   Ethernet DMA bus mode register</summary>
<ul>
<li class="content" name="fld_40029000.0" onclick="ElemClick('fld_40029000.0');">
[0]<b style="margin: 20px;">SR</b> (def=0x1)    //    Software reset
</li>
<li class="content" name="fld_40029000.2" onclick="ElemClick('fld_40029000.2');">
[2:6]<b style="margin: 20px;">DSL</b> (def=0x0)    //    Descriptor skip length
</li>
<li class="content" name="fld_40029000.7" onclick="ElemClick('fld_40029000.7');">
[7]<b style="margin: 20px;">DFM</b> (def=0x0)    //    Descriptor mode
</li>
<li class="content" name="fld_40029000.31" onclick="ElemClick('fld_40029000.31');">
[31]<b style="margin: 20px;">ERX_RST</b> (def=0x0)    //    MAC receive reset control
</li>
<li class="content" name="fld_40029000.30" onclick="ElemClick('fld_40029000.30');">
[30]<b style="margin: 20px;">ETX_RST</b> (def=0x0)    //    MAC sent reset control
</li>
<li class="content" name="fld_40029000.29" onclick="ElemClick('fld_40029000.29');">
[29]<b style="margin: 20px;">DMARX_RST</b> (def=0x0)    //    DMA receive reset control
</li>
<li class="content" name="fld_40029000.28" onclick="ElemClick('fld_40029000.28');">
[28]<b style="margin: 20px;">DMATX_RST</b> (def=0x0)    //    DMA sent reset control
</li>
</ul>
</details></li>
<li class="content" name="reg_40029004"><details ontoggle="ElemCh('reg_40029004');"><summary>0x40029004<b style="margin: 20px;">DMATPDR</b>//   Ethernet DMA transmit poll demand register</summary>
<ul>
<li class="content" name="fld_40029004.0" onclick="ElemClick('fld_40029004.0');">
[0:31]<b style="margin: 20px;">TPD</b> (def=0x0)    //    Transmit poll demand
</li>
</ul>
</details></li>
<li class="content" name="reg_40029008"><details ontoggle="ElemCh('reg_40029008');"><summary>0x40029008<b style="margin: 20px;">DMARPDR</b>//   EHERNET DMA receive poll demand register</summary>
<ul>
<li class="content" name="fld_40029008.0" onclick="ElemClick('fld_40029008.0');">
[0:31]<b style="margin: 20px;">RPD</b> (def=0x0)    //    Receive poll demand
</li>
</ul>
</details></li>
<li class="content" name="reg_4002900C"><details ontoggle="ElemCh('reg_4002900C');"><summary>0x4002900C<b style="margin: 20px;">DMARDLAR</b>//   Ethernet DMA receive descriptor list address register</summary>
<ul>
<li class="content" name="fld_4002900C.0" onclick="ElemClick('fld_4002900C.0');">
[0:31]<b style="margin: 20px;">RDLAR</b> (def=0x0)    //    Start of receive list
</li>
</ul>
</details></li>
<li class="content" name="reg_40029010"><details ontoggle="ElemCh('reg_40029010');"><summary>0x40029010<b style="margin: 20px;">DMATDLAR</b>//   Ethernet DMA transmit descriptor list address register</summary>
<ul>
<li class="content" name="fld_40029010.0" onclick="ElemClick('fld_40029010.0');">
[0:31]<b style="margin: 20px;">TDLAR</b> (def=0x0)    //    Start of transmit list
</li>
</ul>
</details></li>
<li class="content" name="reg_40029014"><details ontoggle="ElemCh('reg_40029014');"><summary>0x40029014<b style="margin: 20px;">DMASR</b>//   Ethernet DMA status register</summary>
<ul>
<li class="content" name="fld_40029014.0" onclick="ElemClick('fld_40029014.0');">
[0]<b style="margin: 20px;">TS</b> (def=0x0)    //    Transmit status
</li>
<li class="content" name="fld_40029014.1" onclick="ElemClick('fld_40029014.1');">
[1]<b style="margin: 20px;">TPSS</b> (def=0x0)    //    Transmit process stopped status
</li>
<li class="content" name="fld_40029014.2" onclick="ElemClick('fld_40029014.2');">
[2]<b style="margin: 20px;">TBUS</b> (def=0x0)    //    Transmit buffer unavailable status
</li>
<li class="content" name="fld_40029014.3" onclick="ElemClick('fld_40029014.3');">
[3]<b style="margin: 20px;">TJTS</b> (def=0x0)    //    Transmit jabber timeout status
</li>
<li class="content" name="fld_40029014.4" onclick="ElemClick('fld_40029014.4');">
[4]<b style="margin: 20px;">ROS</b> (def=0x0)    //    Receive overflow status
</li>
<li class="content" name="fld_40029014.5" onclick="ElemClick('fld_40029014.5');">
[5]<b style="margin: 20px;">TUS</b> (def=0x0)    //    Transmit underflow status
</li>
<li class="content" name="fld_40029014.6" onclick="ElemClick('fld_40029014.6');">
[6]<b style="margin: 20px;">RS</b> (def=0x0)    //    Receive status
</li>
<li class="content" name="fld_40029014.7" onclick="ElemClick('fld_40029014.7');">
[7]<b style="margin: 20px;">RBUS</b> (def=0x0)    //    Receive buffer unavailable status
</li>
<li class="content" name="fld_40029014.8" onclick="ElemClick('fld_40029014.8');">
[8]<b style="margin: 20px;">RPSS</b> (def=0x0)    //    Receive process stopped status
</li>
<li class="content" name="fld_40029014.9" onclick="ElemClick('fld_40029014.9');">
[9]<b style="margin: 20px;">PWTS</b> (def=0x0)    //    Receive watchdog timeout status
</li>
<li class="content" name="fld_40029014.10" onclick="ElemClick('fld_40029014.10');">
[10]<b style="margin: 20px;">ETS</b> (def=0x0)    //    Early transmit status
</li>
<li class="content" name="fld_40029014.11" onclick="ElemClick('fld_40029014.11');">
[11]<b style="margin: 20px;">PLS</b> (def=0x0)    //    10MPHY Physical layer variation
</li>
<li class="content" name="fld_40029014.14" onclick="ElemClick('fld_40029014.14');">
[14]<b style="margin: 20px;">ERS</b> (def=0x0)    //    Early receive status
</li>
<li class="content" name="fld_40029014.15" onclick="ElemClick('fld_40029014.15');">
[15]<b style="margin: 20px;">AIS</b> (def=0x0)    //    Abnormal interrupt summary
</li>
<li class="content" name="fld_40029014.16" onclick="ElemClick('fld_40029014.16');">
[16]<b style="margin: 20px;">NIS</b> (def=0x0)    //    Normal interrupt summary
</li>
<li class="content" name="fld_40029014.17" onclick="ElemClick('fld_40029014.17');">
[17:19]<b style="margin: 20px;">RPS</b> (def=0x0)    //    Receive process state
</li>
<li class="content" name="fld_40029014.20" onclick="ElemClick('fld_40029014.20');">
[20:22]<b style="margin: 20px;">TPS</b> (def=0x0)    //    Transmit process state
</li>
<li class="content" name="fld_40029014.23" onclick="ElemClick('fld_40029014.23');">
[23:25]<b style="margin: 20px;">EBS</b> (def=0x0)    //    Error bits status
</li>
<li class="content" name="fld_40029014.27" onclick="ElemClick('fld_40029014.27');">
[27]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content" name="fld_40029014.28" onclick="ElemClick('fld_40029014.28');">
[28]<b style="margin: 20px;">PMTS</b> (def=0x0)    //    PMT status
</li>
<li class="content" name="fld_40029014.29" onclick="ElemClick('fld_40029014.29');">
[29]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
</ul>
</details></li>
<li class="content" name="reg_40029018"><details ontoggle="ElemCh('reg_40029018');"><summary>0x40029018<b style="margin: 20px;">DMAOMR</b>//   Ethernet DMA operation mode register</summary>
<ul>
<li class="content" name="fld_40029018.1" onclick="ElemClick('fld_40029018.1');">
[1]<b style="margin: 20px;">SR</b> (def=0x0)    //    SR
</li>
<li class="content" name="fld_40029018.6" onclick="ElemClick('fld_40029018.6');">
[6]<b style="margin: 20px;">FUGF</b> (def=0x0)    //    FUGF
</li>
<li class="content" name="fld_40029018.7" onclick="ElemClick('fld_40029018.7');">
[7]<b style="margin: 20px;">FEF</b> (def=0x0)    //    FEF
</li>
<li class="content" name="fld_40029018.13" onclick="ElemClick('fld_40029018.13');">
[13]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content" name="fld_40029018.20" onclick="ElemClick('fld_40029018.20');">
[20]<b style="margin: 20px;">FTF</b> (def=0x0)    //    FTF
</li>
<li class="content" name="fld_40029018.21" onclick="ElemClick('fld_40029018.21');">
[21]<b style="margin: 20px;">TSF</b> (def=0x0)    //    TSF
</li>
<li class="content" name="fld_40029018.26" onclick="ElemClick('fld_40029018.26');">
[26]<b style="margin: 20px;">DTCEFD</b> (def=0x0)    //    DTCEFD
</li>
</ul>
</details></li>
<li class="content" name="reg_4002901C"><details ontoggle="ElemCh('reg_4002901C');"><summary>0x4002901C<b style="margin: 20px;">DMAIER</b>//   Ethernet DMA interrupt enable register</summary>
<ul>
<li class="content" name="fld_4002901C.0" onclick="ElemClick('fld_4002901C.0');">
[0]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Transmit interrupt enable
</li>
<li class="content" name="fld_4002901C.1" onclick="ElemClick('fld_4002901C.1');">
[1]<b style="margin: 20px;">TPSIE</b> (def=0x0)    //    Transmit process stopped interrupt enable
</li>
<li class="content" name="fld_4002901C.2" onclick="ElemClick('fld_4002901C.2');">
[2]<b style="margin: 20px;">TBUIE</b> (def=0x0)    //    Transmit buffer unavailable interrupt enable
</li>
<li class="content" name="fld_4002901C.3" onclick="ElemClick('fld_4002901C.3');">
[3]<b style="margin: 20px;">TJTIE</b> (def=0x0)    //    Transmit jabber timeout interrupt enable
</li>
<li class="content" name="fld_4002901C.4" onclick="ElemClick('fld_4002901C.4');">
[4]<b style="margin: 20px;">ROIE</b> (def=0x0)    //    Overflow interrupt enable
</li>
<li class="content" name="fld_4002901C.5" onclick="ElemClick('fld_4002901C.5');">
[5]<b style="margin: 20px;">TUIE</b> (def=0x0)    //    Underflow interrupt enable
</li>
<li class="content" name="fld_4002901C.6" onclick="ElemClick('fld_4002901C.6');">
[6]<b style="margin: 20px;">RIE</b> (def=0x0)    //    Receive interrupt enable
</li>
<li class="content" name="fld_4002901C.7" onclick="ElemClick('fld_4002901C.7');">
[7]<b style="margin: 20px;">RBUIE</b> (def=0x0)    //    Receive buffer unavailable interrupt enable
</li>
<li class="content" name="fld_4002901C.8" onclick="ElemClick('fld_4002901C.8');">
[8]<b style="margin: 20px;">RPSIE</b> (def=0x0)    //    Receive process stopped interrupt enable
</li>
<li class="content" name="fld_4002901C.9" onclick="ElemClick('fld_4002901C.9');">
[9]<b style="margin: 20px;">RWTIE</b> (def=0x0)    //    receive watchdog timeout interrupt enable
</li>
<li class="content" name="fld_4002901C.10" onclick="ElemClick('fld_4002901C.10');">
[10]<b style="margin: 20px;">ETIE</b> (def=0x0)    //    Early transmit interrupt enable
</li>
<li class="content" name="fld_4002901C.11" onclick="ElemClick('fld_4002901C.11');">
[11]<b style="margin: 20px;">PLE</b> (def=0x0)    //    10M Physical layer connection
</li>
<li class="content" name="fld_4002901C.14" onclick="ElemClick('fld_4002901C.14');">
[14]<b style="margin: 20px;">ERS</b> (def=0x0)    //    Early receive interrupt enable
</li>
<li class="content" name="fld_4002901C.15" onclick="ElemClick('fld_4002901C.15');">
[15]<b style="margin: 20px;">AISE</b> (def=0x0)    //    Abnormal interrupt summary enable
</li>
<li class="content" name="fld_4002901C.16" onclick="ElemClick('fld_4002901C.16');">
[16]<b style="margin: 20px;">NISE</b> (def=0x0)    //    Normal interrupt summary enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40029020"><details ontoggle="ElemCh('reg_40029020');"><summary>0x40029020<b style="margin: 20px;">DMAMFBOCR</b>//   Ethernet DMA missed frame and buffer overflow counter register</summary>
<ul>
<li class="content" name="fld_40029020.0" onclick="ElemClick('fld_40029020.0');">
[0:15]<b style="margin: 20px;">MFC</b> (def=0x0)    //    Missed frames by the controller
</li>
<li class="content" name="fld_40029020.16" onclick="ElemClick('fld_40029020.16');">
[16]<b style="margin: 20px;">OMFC</b> (def=0x0)    //    Overflow bit for missed frame counter
</li>
<li class="content" name="fld_40029020.17" onclick="ElemClick('fld_40029020.17');">
[17:27]<b style="margin: 20px;">MFA</b> (def=0x0)    //    Missed frames by the application
</li>
<li class="content" name="fld_40029020.28" onclick="ElemClick('fld_40029020.28');">
[28]<b style="margin: 20px;">OFOC</b> (def=0x0)    //    Overflow bit for FIFO overflow counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40029048"><details ontoggle="ElemCh('reg_40029048');"><summary>0x40029048<b style="margin: 20px;">DMACHTDR</b>//   Ethernet DMA current host transmit descriptor register</summary>
<ul>
<li class="content" name="fld_40029048.0" onclick="ElemClick('fld_40029048.0');">
[0:31]<b style="margin: 20px;">HTDAP</b> (def=0x0)    //    Host transmit descriptor address pointer
</li>
</ul>
</details></li>
<li class="content" name="reg_4002904C"><details ontoggle="ElemCh('reg_4002904C');"><summary>0x4002904C<b style="margin: 20px;">DMACHRDR</b>//   Ethernet DMA current host receive descriptor register</summary>
<ul>
<li class="content" name="fld_4002904C.0" onclick="ElemClick('fld_4002904C.0');">
[0:31]<b style="margin: 20px;">HRDAP</b> (def=0x0)    //    Host receive descriptor address pointer
</li>
</ul>
</details></li>
<li class="content" name="reg_40029050"><details ontoggle="ElemCh('reg_40029050');"><summary>0x40029050<b style="margin: 20px;">DMACHTBAR</b>//   Ethernet DMA current host transmit buffer address register</summary>
<ul>
<li class="content" name="fld_40029050.0" onclick="ElemClick('fld_40029050.0');">
[0:31]<b style="margin: 20px;">HTBAP</b> (def=0x0)    //    Host transmit buffer address pointer
</li>
</ul>
</details></li>
<li class="content" name="reg_40029054"><details ontoggle="ElemCh('reg_40029054');"><summary>0x40029054<b style="margin: 20px;">DMACHRBAR</b>//   Ethernet DMA current host receive buffer address register</summary>
<ul>
<li class="content" name="fld_40029054.0" onclick="ElemClick('fld_40029054.0');">
[0:31]<b style="margin: 20px;">HRBAP</b> (def=0x0)    //    Host receive buffer address pointer
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40022000"><details ontoggle="ElemCh('per_40022000');"><summary>0x40022000<b style="margin: 20px;">FLASH</b>// FLASH</summary>
<ul>
<li class="content" name="reg_40022000"><details ontoggle="ElemCh('reg_40022000');"><summary>0x40022000<b style="margin: 20px;">ACTLR</b>//   Access control register</summary>
<ul>
<li class="content" name="fld_40022000.0" onclick="ElemClick('fld_40022000.0');">
[0:1]<b style="margin: 20px;">SCK_CFG</b> (def=0x0)    //    Waiting Status
</li>
<li class="content" name="fld_40022000.6" onclick="ElemClick('fld_40022000.6');">
[6]<b style="margin: 20px;">ENHANCE_STATUS</b> (def=0x0)    //    Enhanced Status
</li>
<li class="content" name="fld_40022000.7" onclick="ElemClick('fld_40022000.7');">
[7]<b style="margin: 20px;">EHMOD</b> (def=0x0)    //    flash enhanced read mode control bit
</li>
<li class="content" name="fld_40022000.8" onclick="ElemClick('fld_40022000.8');">
[8]<b style="margin: 20px;">FLASH_LP</b> (def=0x0)    //    FLASH Low Power Mode Control Bit
</li>
<li class="content" name="fld_40022000.14" onclick="ElemClick('fld_40022000.14');">
[14]<b style="margin: 20px;">FLASH_READY</b> (def=0x0)    //    flash ready indicator
</li>
<li class="content" name="fld_40022000.15" onclick="ElemClick('fld_40022000.15');">
[15]<b style="margin: 20px;">FLASH_ST</b> (def=0x0)    //    FLASH Low Power Status Indicator Bits
</li>
</ul>
</details></li>
<li class="content" name="reg_40022004"><details ontoggle="ElemCh('reg_40022004');"><summary>0x40022004<b style="margin: 20px;">KEYR</b>//   Flash key register</summary>
<ul>
<li class="content" name="fld_40022004.0" onclick="ElemClick('fld_40022004.0');">
[0:31]<b style="margin: 20px;">KEYR</b> (def=0x0)    //    FPEC key
</li>
</ul>
</details></li>
<li class="content" name="reg_40022008"><details ontoggle="ElemCh('reg_40022008');"><summary>0x40022008<b style="margin: 20px;">OBKEYR</b>//   Flash option key register</summary>
<ul>
<li class="content" name="fld_40022008.0" onclick="ElemClick('fld_40022008.0');">
[0:31]<b style="margin: 20px;">OBTKEY</b> (def=0x0)    //    Option byte key
</li>
</ul>
</details></li>
<li class="content" name="reg_4002200C"><details ontoggle="ElemCh('reg_4002200C');"><summary>0x4002200C<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content" name="fld_4002200C.15" onclick="ElemClick('fld_4002200C.15');">
[15]<b style="margin: 20px;">BOOT_LOCK</b> (def=0x1)    //    BOOT_LOCK
</li>
<li class="content" name="fld_4002200C.14" onclick="ElemClick('fld_4002200C.14');">
[14]<b style="margin: 20px;">BOOT_MODE</b> (def=0x0)    //    BOOT_MODE
</li>
<li class="content" name="fld_4002200C.13" onclick="ElemClick('fld_4002200C.13');">
[13]<b style="margin: 20px;">BOOT_STATUS</b> (def=0x0)    //    BOOT_STATUS
</li>
<li class="content" name="fld_4002200C.12" onclick="ElemClick('fld_4002200C.12');">
[12]<b style="margin: 20px;">BOOT_AVA</b> (def=0x0)    //    BOOT_AVA
</li>
<li class="content" name="fld_4002200C.5" onclick="ElemClick('fld_4002200C.5');">
[5]<b style="margin: 20px;">EOP</b> (def=0x0)    //    End of operation
</li>
<li class="content" name="fld_4002200C.4" onclick="ElemClick('fld_4002200C.4');">
[4]<b style="margin: 20px;">WRPRTERR</b> (def=0x0)    //    Write protection error
</li>
<li class="content" name="fld_4002200C.1" onclick="ElemClick('fld_4002200C.1');">
[1]<b style="margin: 20px;">WRBSY</b> (def=0x0)    //    Quick page programming
</li>
<li class="content" name="fld_4002200C.0" onclick="ElemClick('fld_4002200C.0');">
[0]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy
</li>
</ul>
</details></li>
<li class="content" name="reg_40022010"><details ontoggle="ElemCh('reg_40022010');"><summary>0x40022010<b style="margin: 20px;">CTLR</b>//   Control register</summary>
<ul>
<li class="content" name="fld_40022010.0" onclick="ElemClick('fld_40022010.0');">
[0]<b style="margin: 20px;">PG</b> (def=0x0)    //    Programming
</li>
<li class="content" name="fld_40022010.1" onclick="ElemClick('fld_40022010.1');">
[1]<b style="margin: 20px;">PER</b> (def=0x0)    //    Page Erase
</li>
<li class="content" name="fld_40022010.4" onclick="ElemClick('fld_40022010.4');">
[4]<b style="margin: 20px;">OBPG</b> (def=0x0)    //    Option byte programming
</li>
<li class="content" name="fld_40022010.5" onclick="ElemClick('fld_40022010.5');">
[5]<b style="margin: 20px;">OBER</b> (def=0x0)    //    Option byte erase
</li>
<li class="content" name="fld_40022010.6" onclick="ElemClick('fld_40022010.6');">
[6]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Start
</li>
<li class="content" name="fld_40022010.7" onclick="ElemClick('fld_40022010.7');">
[7]<b style="margin: 20px;">LOCK</b> (def=0x1)    //    Lock
</li>
<li class="content" name="fld_40022010.9" onclick="ElemClick('fld_40022010.9');">
[9]<b style="margin: 20px;">OBWRE</b> (def=0x0)    //    Option bytes write enable
</li>
<li class="content" name="fld_40022010.10" onclick="ElemClick('fld_40022010.10');">
[10]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_40022010.12" onclick="ElemClick('fld_40022010.12');">
[12]<b style="margin: 20px;">EOPIE</b> (def=0x0)    //    End of operation interrupt enable
</li>
<li class="content" name="fld_40022010.15" onclick="ElemClick('fld_40022010.15');">
[15]<b style="margin: 20px;">FLOCK</b> (def=0x1)    //    Fast programmable lock
</li>
<li class="content" name="fld_40022010.16" onclick="ElemClick('fld_40022010.16');">
[16]<b style="margin: 20px;">FTPG</b> (def=0x0)    //    Fast programming
</li>
<li class="content" name="fld_40022010.18" onclick="ElemClick('fld_40022010.18');">
[18]<b style="margin: 20px;">BER</b> (def=0x0)    //    Block Erase
</li>
<li class="content" name="fld_40022010.21" onclick="ElemClick('fld_40022010.21');">
[21]<b style="margin: 20px;">PGSTRT</b> (def=0x0)    //    Page Programming Start
</li>
<li class="content" name="fld_40022010.22" onclick="ElemClick('fld_40022010.22');">
[22]<b style="margin: 20px;">RSENACT</b> (def=0x0)    //    Reset Flash Enhance read mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40022014"><details ontoggle="ElemCh('reg_40022014');"><summary>0x40022014<b style="margin: 20px;">ADDR</b>//   Flash address register</summary>
<ul>
<li class="content" name="fld_40022014.0" onclick="ElemClick('fld_40022014.0');">
[0:31]<b style="margin: 20px;">FAR</b> (def=0x0)    //    Flash Address
</li>
</ul>
</details></li>
<li class="content" name="reg_4002201C"><details ontoggle="ElemCh('reg_4002201C');"><summary>0x4002201C<b style="margin: 20px;">OBR</b>//   Option byte register</summary>
<ul>
<li class="content" name="fld_4002201C.0" onclick="ElemClick('fld_4002201C.0');">
[0]<b style="margin: 20px;">OBERR</b> (def=0x0)    //    Option byte error
</li>
<li class="content" name="fld_4002201C.1" onclick="ElemClick('fld_4002201C.1');">
[1]<b style="margin: 20px;">RDPRT</b> (def=0x0)    //    Read protection
</li>
<li class="content" name="fld_4002201C.2" onclick="ElemClick('fld_4002201C.2');">
[2]<b style="margin: 20px;">IWDG_SW</b> (def=0x1)    //    IWDG_SW
</li>
<li class="content" name="fld_4002201C.8" onclick="ElemClick('fld_4002201C.8');">
[8:9]<b style="margin: 20px;">FIX_11</b> (def=0x3)    //    Fixed to 11
</li>
<li class="content" name="fld_4002201C.10" onclick="ElemClick('fld_4002201C.10');">
[10:17]<b style="margin: 20px;">DATA0</b> (def=0xFF)    //    Data byte 0
</li>
<li class="content" name="fld_4002201C.18" onclick="ElemClick('fld_4002201C.18');">
[18:25]<b style="margin: 20px;">DATA1</b> (def=0xFF)    //    Data byte 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40022020"><details ontoggle="ElemCh('reg_40022020');"><summary>0x40022020<b style="margin: 20px;">WPR</b>//   Write protection register</summary>
<ul>
<li class="content" name="fld_40022020.0" onclick="ElemClick('fld_40022020.0');">
[0:31]<b style="margin: 20px;">WRP</b> (def=0x0)    //    Write protect
</li>
</ul>
</details></li>
<li class="content" name="reg_40022024"><details ontoggle="ElemCh('reg_40022024');"><summary>0x40022024<b style="margin: 20px;">MODEKEYR</b>//   Mode select register</summary>
<ul>
<li class="content" name="fld_40022024.0" onclick="ElemClick('fld_40022024.0');">
[0:31]<b style="margin: 20px;">MODEKEYR</b> (def=0x0)    //    Mode select
</li>
</ul>
</details></li>
<li class="content" name="reg_4002202C"><details ontoggle="ElemCh('reg_4002202C');"><summary>0x4002202C<b style="margin: 20px;">CFGR0</b>//   FLASH configuration register</summary>
<ul>
<li class="content" name="fld_4002202C.28" onclick="ElemClick('fld_4002202C.28');">
[28]<b style="margin: 20px;">DBMODE</b> (def=0x0)    //    FLASH Mode status
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40022000.34" onclick="ElemClick('isr_40022000.34');">[34]  <b>FLASH</b>    //    Flash global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000D000"><details ontoggle="ElemCh('per_E000D000');"><summary>0xE000D000<b style="margin: 20px;">IPC</b>// Inter-cpre communication</summary>
<ul>
<li class="content" name="reg_E000D000"><details ontoggle="ElemCh('reg_E000D000');"><summary>0xE000D000<b style="margin: 20px;">CTLR</b>//   IPC control register</summary>
<ul>
<li class="content" name="fld_E000D000.0" onclick="ElemClick('fld_E000D000.0');">
[0]<b style="margin: 20px;">TX_CID0</b> (def=0x0)    //    The ID of the sender kernel to specify the kernel that responds to the sending interrupt
</li>
<li class="content" name="fld_E000D000.2" onclick="ElemClick('fld_E000D000.2');">
[2]<b style="margin: 20px;">RX_CID0</b> (def=0x0)    //    The ID of the kernel on the receiver side, which is configured to respond to the receive interrupt
</li>
<li class="content" name="fld_E000D000.4" onclick="ElemClick('fld_E000D000.4');">
[4]<b style="margin: 20px;">TX_IER0</b> (def=0x0)    //    Channel 0 transmitter interrupt is enabled, and channel 0 can generate transmit interrupt when set 
</li>
<li class="content" name="fld_E000D000.5" onclick="ElemClick('fld_E000D000.5');">
[5]<b style="margin: 20px;">RX_IER0</b> (def=0x0)    //    Channel 0 receiver interrupt is enabled, and channel 0 can generate a receive interrupt when 1 is s
</li>
<li class="content" name="fld_E000D000.6" onclick="ElemClick('fld_E000D000.6');">
[6]<b style="margin: 20px;">AUTOEN0</b> (def=0x0)    //    The channel 0 status bit enables automatic updates
</li>
<li class="content" name="fld_E000D000.7" onclick="ElemClick('fld_E000D000.7');">
[7]<b style="margin: 20px;">LOCK0</b> (def=0x0)    //    Channel 0 is configured locked
</li>
<li class="content" name="fld_E000D000.8" onclick="ElemClick('fld_E000D000.8');">
[8]<b style="margin: 20px;">TX_CID1</b> (def=0x0)    //    The ID of the sender kernel to specify the kernel that responds to the sending interrupt
</li>
<li class="content" name="fld_E000D000.10" onclick="ElemClick('fld_E000D000.10');">
[10]<b style="margin: 20px;">RX_CID1</b> (def=0x0)    //    The ID of the kernel on the receiver side, which is configured to respond to the receive interrupt
</li>
<li class="content" name="fld_E000D000.12" onclick="ElemClick('fld_E000D000.12');">
[12]<b style="margin: 20px;">TX_IER1</b> (def=0x0)    //    Channel 1 transmitter interrupt is enabled, and channel 1 can generate a transmit interrupt when 1 
</li>
<li class="content" name="fld_E000D000.13" onclick="ElemClick('fld_E000D000.13');">
[13]<b style="margin: 20px;">RX_IER1</b> (def=0x0)    //    Channel 1 receiver interrupt is enabled, and channel 1 can generate receive interrupt when 1 is set
</li>
<li class="content" name="fld_E000D000.14" onclick="ElemClick('fld_E000D000.14');">
[14]<b style="margin: 20px;">AUTOEN1</b> (def=0x0)    //    Channel 1 status bits enable automatic updates
</li>
<li class="content" name="fld_E000D000.15" onclick="ElemClick('fld_E000D000.15');">
[15]<b style="margin: 20px;">LOCK1</b> (def=0x0)    //    Channel 1 configuration locks
</li>
<li class="content" name="fld_E000D000.16" onclick="ElemClick('fld_E000D000.16');">
[16]<b style="margin: 20px;">TX_CID2</b> (def=0x0)    //    The ID of the sender kernel to specify the kernel that responds to the sending interrupt
</li>
<li class="content" name="fld_E000D000.18" onclick="ElemClick('fld_E000D000.18');">
[18]<b style="margin: 20px;">RX_CID2</b> (def=0x0)    //    The ID of the kernel on the receiver side, which is configured to respond to the receive interrupt
</li>
<li class="content" name="fld_E000D000.20" onclick="ElemClick('fld_E000D000.20');">
[20]<b style="margin: 20px;">TX_IER2</b> (def=0x0)    //    Channel 2 transmitter interrupt is enabled, and channel 2 can generate a transmit interrupt when 1 
</li>
<li class="content" name="fld_E000D000.21" onclick="ElemClick('fld_E000D000.21');">
[21]<b style="margin: 20px;">RX_IER2</b> (def=0x0)    //    Channel 2 receiver interrupt is enabled, and channel 2 can generate a receive interrupt when 1 is s
</li>
<li class="content" name="fld_E000D000.22" onclick="ElemClick('fld_E000D000.22');">
[22]<b style="margin: 20px;">AUTOEN2</b> (def=0x0)    //    Channel 2 status bits are enabled to be updated automatically
</li>
<li class="content" name="fld_E000D000.23" onclick="ElemClick('fld_E000D000.23');">
[23]<b style="margin: 20px;">LOCK2</b> (def=0x0)    //    Channel 2 configuration locking
</li>
<li class="content" name="fld_E000D000.24" onclick="ElemClick('fld_E000D000.24');">
[24]<b style="margin: 20px;">TX_CID3</b> (def=0x0)    //    The ID of the sender kernel and the kernel that responds to the send interrupt
</li>
<li class="content" name="fld_E000D000.26" onclick="ElemClick('fld_E000D000.26');">
[26]<b style="margin: 20px;">RX_CID3</b> (def=0x0)    //    Receiver kernel ID, configure the kernel that responds to receive interrupts
</li>
<li class="content" name="fld_E000D000.28" onclick="ElemClick('fld_E000D000.28');">
[28]<b style="margin: 20px;">TX_IER3</b> (def=0x0)    //    Channel 3 transmitter interrupt is enabled, and channel 3 can generate a transmit interrupt when 1 
</li>
<li class="content" name="fld_E000D000.29" onclick="ElemClick('fld_E000D000.29');">
[29]<b style="margin: 20px;">RX_IER3</b> (def=0x0)    //    Channel 3 receiver interrupt is enabled, and channel 3 can generate receive interrupt when set to 1
</li>
<li class="content" name="fld_E000D000.30" onclick="ElemClick('fld_E000D000.30');">
[30]<b style="margin: 20px;">AUTOEN3</b> (def=0x0)    //    The status bit of channel 3 is automatically updated, when the receiver writes IPC _STS when 1, 
</li>
<li class="content" name="fld_E000D000.31" onclick="ElemClick('fld_E000D000.31');">
[31]<b style="margin: 20px;">LOCK3</b> (def=0x0)    //    Channel 3 is locked, and only reset can be cleared after write 1, and other control registers
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D004"><details ontoggle="ElemCh('reg_E000D004');"><summary>0xE000D004<b style="margin: 20px;">ISR</b>//   IPC interrupt status register</summary>
<ul>
<li class="content" name="fld_E000D004.0" onclick="ElemClick('fld_E000D004.0');">
[0:7]<b style="margin: 20px;">IPC_ISR0</b> (def=0x0)    //    IPC channel 0 interrupt status register
</li>
<li class="content" name="fld_E000D004.8" onclick="ElemClick('fld_E000D004.8');">
[8:15]<b style="margin: 20px;">IPC_ISR1</b> (def=0x0)    //    IPC channel 1 interrupt status register
</li>
<li class="content" name="fld_E000D004.16" onclick="ElemClick('fld_E000D004.16');">
[16:23]<b style="margin: 20px;">IPC_ISR2</b> (def=0x0)    //    IPC channel 2 interrupt status register
</li>
<li class="content" name="fld_E000D004.24" onclick="ElemClick('fld_E000D004.24');">
[24:31]<b style="margin: 20px;">IPC_ISR3</b> (def=0x0)    //    IPC channel 3 interrupt status register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D008"><details ontoggle="ElemCh('reg_E000D008');"><summary>0xE000D008<b style="margin: 20px;">ISM</b>//   IPC ISM channel interrupt mask register</summary>
<ul>
<li class="content" name="fld_E000D008.0" onclick="ElemClick('fld_E000D008.0');">
[0:7]<b style="margin: 20px;">IPC_ISM0</b> (def=0x0)    //    IPC channel 0 interrupts the mask register
</li>
<li class="content" name="fld_E000D008.8" onclick="ElemClick('fld_E000D008.8');">
[8:15]<b style="margin: 20px;">IPC_ISM1</b> (def=0x0)    //    IPC channel 1 interrupts the mask register
</li>
<li class="content" name="fld_E000D008.16" onclick="ElemClick('fld_E000D008.16');">
[16:23]<b style="margin: 20px;">IPC_ISM2</b> (def=0x0)    //    IPC channel 2 interrupts the mask register
</li>
<li class="content" name="fld_E000D008.24" onclick="ElemClick('fld_E000D008.24');">
[24:31]<b style="margin: 20px;">IPC_ISM3</b> (def=0x0)    //    IPC channel 3 interrupts the mask register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D010"><details ontoggle="ElemCh('reg_E000D010');"><summary>0xE000D010<b style="margin: 20px;">ENA</b>//   IPC status bit interrupt enable register</summary>
<ul>
<li class="content" name="fld_E000D010.0" onclick="ElemClick('fld_E000D010.0');">
[0:7]<b style="margin: 20px;">IPC_ENA0</b> (def=0x0)    //    IPC channel 0 flag interrupt enable register
</li>
<li class="content" name="fld_E000D010.8" onclick="ElemClick('fld_E000D010.8');">
[8:15]<b style="margin: 20px;">IPC_ENA1</b> (def=0x0)    //    IPC channel 1 flag interrupt enable register
</li>
<li class="content" name="fld_E000D010.16" onclick="ElemClick('fld_E000D010.16');">
[16:23]<b style="margin: 20px;">IPC_ENA2</b> (def=0x0)    //    IPC channel 2 flag interrupt enable register
</li>
<li class="content" name="fld_E000D010.24" onclick="ElemClick('fld_E000D010.24');">
[24:31]<b style="margin: 20px;">IPC_ENA3</b> (def=0x0)    //    IPC channel 3 flag interrupt enable register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D014"><details ontoggle="ElemCh('reg_E000D014');"><summary>0xE000D014<b style="margin: 20px;">STS</b>//   IPC channel status registers</summary>
<ul>
<li class="content" name="fld_E000D014.0" onclick="ElemClick('fld_E000D014.0');">
[0:7]<b style="margin: 20px;">IPC_STS0</b> (def=0x0)    //    IPC channel 0 status register
</li>
<li class="content" name="fld_E000D014.8" onclick="ElemClick('fld_E000D014.8');">
[8:15]<b style="margin: 20px;">IPC_STS1</b> (def=0x0)    //    IPC channel 1 status register
</li>
<li class="content" name="fld_E000D014.16" onclick="ElemClick('fld_E000D014.16');">
[16:23]<b style="margin: 20px;">IPC_STS2</b> (def=0x0)    //    IPC channel 2 status register
</li>
<li class="content" name="fld_E000D014.24" onclick="ElemClick('fld_E000D014.24');">
[24:31]<b style="margin: 20px;">IPC_STS3</b> (def=0x0)    //    IPC channel 3 status register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D018"><details ontoggle="ElemCh('reg_E000D018');"><summary>0xE000D018<b style="margin: 20px;">SET</b>//   IPC Status Flag Position Bit Register</summary>
<ul>
<li class="content" name="fld_E000D018.0" onclick="ElemClick('fld_E000D018.0');">
[0:7]<b style="margin: 20px;">IPC_SET0</b> (def=0x0)    //    IPC channel 0 status flag position bit register
</li>
<li class="content" name="fld_E000D018.8" onclick="ElemClick('fld_E000D018.8');">
[8:15]<b style="margin: 20px;">IPC_SET1</b> (def=0x0)    //    IPC channel 1 status flag position bit register
</li>
<li class="content" name="fld_E000D018.16" onclick="ElemClick('fld_E000D018.16');">
[16:23]<b style="margin: 20px;">IPC_SET2</b> (def=0x0)    //    IPC channel 2 status flag position bit register
</li>
<li class="content" name="fld_E000D018.24" onclick="ElemClick('fld_E000D018.24');">
[24:31]<b style="margin: 20px;">IPC_SET3</b> (def=0x0)    //    IPC channel 3 status flag position bit register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D01C"><details ontoggle="ElemCh('reg_E000D01C');"><summary>0xE000D01C<b style="margin: 20px;">CLR</b>//   IPC Status Flag Bit Reset Register</summary>
<ul>
<li class="content" name="fld_E000D01C.0" onclick="ElemClick('fld_E000D01C.0');">
[0:7]<b style="margin: 20px;">IPC_CLR0</b> (def=0x0)    //    The status flag of IPC channel 0 clears the register, and the corresponding bit of the IPC _S
</li>
<li class="content" name="fld_E000D01C.8" onclick="ElemClick('fld_E000D01C.8');">
[8:15]<b style="margin: 20px;">IPC_CLR1</b> (def=0x0)    //    The status flag of IPC channel 1 clears the register, and the corresponding bit of the IPC _S
</li>
<li class="content" name="fld_E000D01C.16" onclick="ElemClick('fld_E000D01C.16');">
[16:23]<b style="margin: 20px;">IPC_CLR2</b> (def=0x0)    //    The status flag of IPC channel 2 clears the register, and the corresponding bit of the IPC _S
</li>
<li class="content" name="fld_E000D01C.24" onclick="ElemClick('fld_E000D01C.24');">
[24:31]<b style="margin: 20px;">IPC_CLR3</b> (def=0x0)    //    The status flag of IPC channel 3 clears the register, and the corresponding bit of the IPC _S
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D020"><details ontoggle="ElemCh('reg_E000D020');"><summary>0xE000D020<b style="margin: 20px;">MSG0</b>//   IPC information register</summary>
<ul>
<li class="content" name="fld_E000D020.0" onclick="ElemClick('fld_E000D020.0');">
[0:31]<b style="margin: 20px;">IPC_MSG0</b> (def=0x0)    //    IPC information registers are used to store and transmit information that needs to be passed 
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D024"><details ontoggle="ElemCh('reg_E000D024');"><summary>0xE000D024<b style="margin: 20px;">MSG1</b>//   IPC information register</summary>
<ul>
<li class="content" name="fld_E000D024.0" onclick="ElemClick('fld_E000D024.0');">
[0:31]<b style="margin: 20px;">IPC_MSG1</b> (def=0x0)    //    IPC information registers are used to store and transmit information that needs to be passed 
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D028"><details ontoggle="ElemCh('reg_E000D028');"><summary>0xE000D028<b style="margin: 20px;">MSG2</b>//   IPC information register</summary>
<ul>
<li class="content" name="fld_E000D028.0" onclick="ElemClick('fld_E000D028.0');">
[0:31]<b style="margin: 20px;">IPC_MSG2</b> (def=0x0)    //    IPC information registers are used to store and transmit information that needs to be passed 
</li>
</ul>
</details></li>
<li class="content" name="reg_E000D02C"><details ontoggle="ElemCh('reg_E000D02C');"><summary>0xE000D02C<b style="margin: 20px;">MSG3</b>//   IPC information register</summary>
<ul>
<li class="content" name="fld_E000D02C.0" onclick="ElemClick('fld_E000D02C.0');">
[0:31]<b style="margin: 20px;">IPC_MSG3</b> (def=0x0)    //    IPC information registers are used to store and transmit information that needs to be passed 
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_E000D000.16" onclick="ElemClick('isr_E000D000.16');">[16]  <b>IPC_CH0</b>    //    IPC global interrupt 0</li>
<li class="content" name="isr_E000D000.17" onclick="ElemClick('isr_E000D000.17');">[17]  <b>IPC_CH1</b>    //    IPC global interrupt 1</li>
<li class="content" name="isr_E000D000.18" onclick="ElemClick('isr_E000D000.18');">[18]  <b>IPC_CH2</b>    //    IPC global interrupt 2</li>
<li class="content" name="isr_E000D000.19" onclick="ElemClick('isr_E000D000.19');">[19]  <b>IPC_CH3</b>    //    IPC global interrupt 3</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000F000"><details ontoggle="ElemCh('per_E000F000');"><summary>0xE000F000<b style="margin: 20px;">STK</b>// SysTick</summary>
<ul>
<li class="content" name="reg_E000F000"><details ontoggle="ElemCh('reg_E000F000');"><summary>0xE000F000<b style="margin: 20px;">STK_CTLR_0</b>//   System count control register 0</summary>
<ul>
<li class="content" name="fld_E000F000.0" onclick="ElemClick('fld_E000F000.0');">
[0]<b style="margin: 20px;">EN_0</b> (def=0x0)    //    System counter 0 enable control bit
</li>
<li class="content" name="fld_E000F000.1" onclick="ElemClick('fld_E000F000.1');">
[1]<b style="margin: 20px;">IE_0</b> (def=0x0)    //    Counter 0 interrupt enable control bit
</li>
<li class="content" name="fld_E000F000.2" onclick="ElemClick('fld_E000F000.2');">
[2]<b style="margin: 20px;">NO_RTC_0</b> (def=0x0)    //    Counter Clock Source Selection Bit
</li>
<li class="content" name="fld_E000F000.3" onclick="ElemClick('fld_E000F000.3');">
[3]<b style="margin: 20px;">AUTO_RELOAD_0</b> (def=0x0)    //    Auto Reload Count Enable Bit
</li>
<li class="content" name="fld_E000F000.4" onclick="ElemClick('fld_E000F000.4');">
[4]<b style="margin: 20px;">DOWN_MODE_0</b> (def=0x0)    //    Counting Mode
</li>
<li class="content" name="fld_E000F000.6" onclick="ElemClick('fld_E000F000.6');">
[6]<b style="margin: 20px;">CID_0</b> (def=0x0)    //    Counter 0 allocates a kernel register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F004"><details ontoggle="ElemCh('reg_E000F004');"><summary>0xE000F004<b style="margin: 20px;">STK_ISR</b>//   System counter interrupt status register</summary>
<ul>
<li class="content" name="fld_E000F004.0" onclick="ElemClick('fld_E000F004.0');">
[0]<b style="margin: 20px;">STK_ISR0</b> (def=0x0)    //    Systick0 Interrupt Flag
</li>
<li class="content" name="fld_E000F004.1" onclick="ElemClick('fld_E000F004.1');">
[1]<b style="margin: 20px;">STK_ISR1</b> (def=0x0)    //    Systick1 Interrupt Flag
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F008"><details ontoggle="ElemCh('reg_E000F008');"><summary>0xE000F008<b style="margin: 20px;">STK_CNT_0</b>//   System counter 0 count register</summary>
<ul>
<li class="content" name="fld_E000F008.0" onclick="ElemClick('fld_E000F008.0');">
[0:31]<b style="margin: 20px;">CNT_0</b> (def=0x0)    //    Systick0 counter register, counts are enabled and accumulate/subtract and automatically reloa
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F010"><details ontoggle="ElemCh('reg_E000F010');"><summary>0xE000F010<b style="margin: 20px;">STK_CMP_0</b>//   System counter 0 comparison register</summary>
<ul>
<li class="content" name="fld_E000F010.0" onclick="ElemClick('fld_E000F010.0');">
[0:31]<b style="margin: 20px;">CMP_0</b> (def=0x0)    //    Systick0 comparison register for automatic reloading when counting up and comparing when count
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F080"><details ontoggle="ElemCh('reg_E000F080');"><summary>0xE000F080<b style="margin: 20px;">STK_CTLR_1</b>//   System count control register 1</summary>
<ul>
<li class="content" name="fld_E000F080.0" onclick="ElemClick('fld_E000F080.0');">
[0]<b style="margin: 20px;">EN_1</b> (def=0x0)    //    System counter 1 enable control bit
</li>
<li class="content" name="fld_E000F080.1" onclick="ElemClick('fld_E000F080.1');">
[1]<b style="margin: 20px;">IE_1</b> (def=0x0)    //    Counter 1 interrupt enable control bit
</li>
<li class="content" name="fld_E000F080.2" onclick="ElemClick('fld_E000F080.2');">
[2]<b style="margin: 20px;">NO_RTC_1</b> (def=0x0)    //    Counter Clock Source Selection Bit
</li>
<li class="content" name="fld_E000F080.3" onclick="ElemClick('fld_E000F080.3');">
[3]<b style="margin: 20px;">AUTO_RELOAD_1</b> (def=0x0)    //    Auto Reload Count Enable Bit
</li>
<li class="content" name="fld_E000F080.4" onclick="ElemClick('fld_E000F080.4');">
[4]<b style="margin: 20px;">DOWN_MODE_1</b> (def=0x0)    //    Counting Mode
</li>
<li class="content" name="fld_E000F080.6" onclick="ElemClick('fld_E000F080.6');">
[6]<b style="margin: 20px;">CID_1</b> (def=0x0)    //    Counter 1 allocates a kernel register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F088"><details ontoggle="ElemCh('reg_E000F088');"><summary>0xE000F088<b style="margin: 20px;">STK_CNT_1</b>//   System counter 1 count register</summary>
<ul>
<li class="content" name="fld_E000F088.0" onclick="ElemClick('fld_E000F088.0');">
[0:31]<b style="margin: 20px;">CNT_1</b> (def=0x0)    //    Systick1 counter register, counts are enabled and accumulate/subtract and automatically reloa
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F090"><details ontoggle="ElemCh('reg_E000F090');"><summary>0xE000F090<b style="margin: 20px;">STK_CMP_1</b>//   System counter 1 comparison register</summary>
<ul>
<li class="content" name="fld_E000F090.0" onclick="ElemClick('fld_E000F090.0');">
[0:31]<b style="margin: 20px;">CMP_1</b> (def=0x0)    //    Systick1 comparison register for automatic reloading when counting up and comparing when count
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_0E00C000"><details ontoggle="ElemCh('per_0E00C000');"><summary>0x0E00C000<b style="margin: 20px;">HSEM</b>// HSEM</summary>
<ul>
<li class="content" name="reg_0E00C000"><details ontoggle="ElemCh('reg_0E00C000');"><summary>0x0E00C000<b style="margin: 20px;">HSEM_RX0</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C000.0" onclick="ElemClick('fld_0E00C000.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C000.8" onclick="ElemClick('fld_0E00C000.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C000.31" onclick="ElemClick('fld_0E00C000.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C004"><details ontoggle="ElemCh('reg_0E00C004');"><summary>0x0E00C004<b style="margin: 20px;">HSEM_RX1</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C004.0" onclick="ElemClick('fld_0E00C004.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C004.8" onclick="ElemClick('fld_0E00C004.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C004.31" onclick="ElemClick('fld_0E00C004.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C008"><details ontoggle="ElemCh('reg_0E00C008');"><summary>0x0E00C008<b style="margin: 20px;">HSEM_RX2</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C008.0" onclick="ElemClick('fld_0E00C008.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C008.8" onclick="ElemClick('fld_0E00C008.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C008.31" onclick="ElemClick('fld_0E00C008.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C00C"><details ontoggle="ElemCh('reg_0E00C00C');"><summary>0x0E00C00C<b style="margin: 20px;">HSEM_RX3</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C00C.0" onclick="ElemClick('fld_0E00C00C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C00C.8" onclick="ElemClick('fld_0E00C00C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C00C.31" onclick="ElemClick('fld_0E00C00C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C010"><details ontoggle="ElemCh('reg_0E00C010');"><summary>0x0E00C010<b style="margin: 20px;">HSEM_RX4</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C010.0" onclick="ElemClick('fld_0E00C010.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C010.8" onclick="ElemClick('fld_0E00C010.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C010.31" onclick="ElemClick('fld_0E00C010.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C014"><details ontoggle="ElemCh('reg_0E00C014');"><summary>0x0E00C014<b style="margin: 20px;">HSEM_RX5</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C014.0" onclick="ElemClick('fld_0E00C014.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C014.8" onclick="ElemClick('fld_0E00C014.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C014.31" onclick="ElemClick('fld_0E00C014.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C018"><details ontoggle="ElemCh('reg_0E00C018');"><summary>0x0E00C018<b style="margin: 20px;">HSEM_RX6</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C018.0" onclick="ElemClick('fld_0E00C018.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C018.8" onclick="ElemClick('fld_0E00C018.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C018.31" onclick="ElemClick('fld_0E00C018.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C01C"><details ontoggle="ElemCh('reg_0E00C01C');"><summary>0x0E00C01C<b style="margin: 20px;">HSEM_RX7</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C01C.0" onclick="ElemClick('fld_0E00C01C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C01C.8" onclick="ElemClick('fld_0E00C01C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C01C.31" onclick="ElemClick('fld_0E00C01C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C020"><details ontoggle="ElemCh('reg_0E00C020');"><summary>0x0E00C020<b style="margin: 20px;">HSEM_RX8</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C020.0" onclick="ElemClick('fld_0E00C020.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C020.8" onclick="ElemClick('fld_0E00C020.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C020.31" onclick="ElemClick('fld_0E00C020.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C024"><details ontoggle="ElemCh('reg_0E00C024');"><summary>0x0E00C024<b style="margin: 20px;">HSEM_RX9</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C024.0" onclick="ElemClick('fld_0E00C024.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C024.8" onclick="ElemClick('fld_0E00C024.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C024.31" onclick="ElemClick('fld_0E00C024.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C028"><details ontoggle="ElemCh('reg_0E00C028');"><summary>0x0E00C028<b style="margin: 20px;">HSEM_RX10</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C028.0" onclick="ElemClick('fld_0E00C028.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C028.8" onclick="ElemClick('fld_0E00C028.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C028.31" onclick="ElemClick('fld_0E00C028.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C02C"><details ontoggle="ElemCh('reg_0E00C02C');"><summary>0x0E00C02C<b style="margin: 20px;">HSEM_RX11</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C02C.0" onclick="ElemClick('fld_0E00C02C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C02C.8" onclick="ElemClick('fld_0E00C02C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C02C.31" onclick="ElemClick('fld_0E00C02C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C030"><details ontoggle="ElemCh('reg_0E00C030');"><summary>0x0E00C030<b style="margin: 20px;">HSEM_RX12</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C030.0" onclick="ElemClick('fld_0E00C030.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C030.8" onclick="ElemClick('fld_0E00C030.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C030.31" onclick="ElemClick('fld_0E00C030.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C034"><details ontoggle="ElemCh('reg_0E00C034');"><summary>0x0E00C034<b style="margin: 20px;">HSEM_RX13</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C034.0" onclick="ElemClick('fld_0E00C034.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C034.8" onclick="ElemClick('fld_0E00C034.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C034.31" onclick="ElemClick('fld_0E00C034.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C038"><details ontoggle="ElemCh('reg_0E00C038');"><summary>0x0E00C038<b style="margin: 20px;">HSEM_RX14</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C038.0" onclick="ElemClick('fld_0E00C038.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C038.8" onclick="ElemClick('fld_0E00C038.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C038.31" onclick="ElemClick('fld_0E00C038.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C03C"><details ontoggle="ElemCh('reg_0E00C03C');"><summary>0x0E00C03C<b style="margin: 20px;">HSEM_RX15</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C03C.0" onclick="ElemClick('fld_0E00C03C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C03C.8" onclick="ElemClick('fld_0E00C03C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C03C.31" onclick="ElemClick('fld_0E00C03C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C040"><details ontoggle="ElemCh('reg_0E00C040');"><summary>0x0E00C040<b style="margin: 20px;">HSEM_RX16</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C040.0" onclick="ElemClick('fld_0E00C040.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C040.8" onclick="ElemClick('fld_0E00C040.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C040.31" onclick="ElemClick('fld_0E00C040.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C044"><details ontoggle="ElemCh('reg_0E00C044');"><summary>0x0E00C044<b style="margin: 20px;">HSEM_RX17</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C044.0" onclick="ElemClick('fld_0E00C044.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C044.8" onclick="ElemClick('fld_0E00C044.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C044.31" onclick="ElemClick('fld_0E00C044.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C048"><details ontoggle="ElemCh('reg_0E00C048');"><summary>0x0E00C048<b style="margin: 20px;">HSEM_RX18</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C048.0" onclick="ElemClick('fld_0E00C048.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C048.8" onclick="ElemClick('fld_0E00C048.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C048.31" onclick="ElemClick('fld_0E00C048.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C04C"><details ontoggle="ElemCh('reg_0E00C04C');"><summary>0x0E00C04C<b style="margin: 20px;">HSEM_RX19</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C04C.0" onclick="ElemClick('fld_0E00C04C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C04C.8" onclick="ElemClick('fld_0E00C04C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C04C.31" onclick="ElemClick('fld_0E00C04C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C050"><details ontoggle="ElemCh('reg_0E00C050');"><summary>0x0E00C050<b style="margin: 20px;">HSEM_RX20</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C050.0" onclick="ElemClick('fld_0E00C050.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C050.8" onclick="ElemClick('fld_0E00C050.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C050.31" onclick="ElemClick('fld_0E00C050.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C054"><details ontoggle="ElemCh('reg_0E00C054');"><summary>0x0E00C054<b style="margin: 20px;">HSEM_RX21</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C054.0" onclick="ElemClick('fld_0E00C054.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C054.8" onclick="ElemClick('fld_0E00C054.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C054.31" onclick="ElemClick('fld_0E00C054.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C058"><details ontoggle="ElemCh('reg_0E00C058');"><summary>0x0E00C058<b style="margin: 20px;">HSEM_RX22</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C058.0" onclick="ElemClick('fld_0E00C058.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C058.8" onclick="ElemClick('fld_0E00C058.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C058.31" onclick="ElemClick('fld_0E00C058.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C05C"><details ontoggle="ElemCh('reg_0E00C05C');"><summary>0x0E00C05C<b style="margin: 20px;">HSEM_RX23</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C05C.0" onclick="ElemClick('fld_0E00C05C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C05C.8" onclick="ElemClick('fld_0E00C05C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C05C.31" onclick="ElemClick('fld_0E00C05C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C060"><details ontoggle="ElemCh('reg_0E00C060');"><summary>0x0E00C060<b style="margin: 20px;">HSEM_RX24</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C060.0" onclick="ElemClick('fld_0E00C060.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C060.8" onclick="ElemClick('fld_0E00C060.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C060.31" onclick="ElemClick('fld_0E00C060.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C064"><details ontoggle="ElemCh('reg_0E00C064');"><summary>0x0E00C064<b style="margin: 20px;">HSEM_RX25</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C064.0" onclick="ElemClick('fld_0E00C064.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C064.8" onclick="ElemClick('fld_0E00C064.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C064.31" onclick="ElemClick('fld_0E00C064.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C068"><details ontoggle="ElemCh('reg_0E00C068');"><summary>0x0E00C068<b style="margin: 20px;">HSEM_RX26</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C068.0" onclick="ElemClick('fld_0E00C068.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C068.8" onclick="ElemClick('fld_0E00C068.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C068.31" onclick="ElemClick('fld_0E00C068.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C06C"><details ontoggle="ElemCh('reg_0E00C06C');"><summary>0x0E00C06C<b style="margin: 20px;">HSEM_RX27</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C06C.0" onclick="ElemClick('fld_0E00C06C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C06C.8" onclick="ElemClick('fld_0E00C06C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C06C.31" onclick="ElemClick('fld_0E00C06C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C070"><details ontoggle="ElemCh('reg_0E00C070');"><summary>0x0E00C070<b style="margin: 20px;">HSEM_RX28</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C070.0" onclick="ElemClick('fld_0E00C070.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C070.8" onclick="ElemClick('fld_0E00C070.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C070.31" onclick="ElemClick('fld_0E00C070.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C074"><details ontoggle="ElemCh('reg_0E00C074');"><summary>0x0E00C074<b style="margin: 20px;">HSEM_RX29</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C074.0" onclick="ElemClick('fld_0E00C074.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C074.8" onclick="ElemClick('fld_0E00C074.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C074.31" onclick="ElemClick('fld_0E00C074.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C078"><details ontoggle="ElemCh('reg_0E00C078');"><summary>0x0E00C078<b style="margin: 20px;">HSEM_RX30</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C078.0" onclick="ElemClick('fld_0E00C078.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C078.8" onclick="ElemClick('fld_0E00C078.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C078.31" onclick="ElemClick('fld_0E00C078.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C07C"><details ontoggle="ElemCh('reg_0E00C07C');"><summary>0x0E00C07C<b style="margin: 20px;">HSEM_RX31</b>//   HSEM register HSEM_RX0 HSEM_RX31</summary>
<ul>
<li class="content" name="fld_0E00C07C.0" onclick="ElemClick('fld_0E00C07C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C07C.8" onclick="ElemClick('fld_0E00C07C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C07C.31" onclick="ElemClick('fld_0E00C07C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C100"><details ontoggle="ElemCh('reg_0E00C100');"><summary>0x0E00C100<b style="margin: 20px;">HSEM_RLRX0</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C100.0" onclick="ElemClick('fld_0E00C100.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C100.8" onclick="ElemClick('fld_0E00C100.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C100.31" onclick="ElemClick('fld_0E00C100.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C104"><details ontoggle="ElemCh('reg_0E00C104');"><summary>0x0E00C104<b style="margin: 20px;">HSEM_RLRX1</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C104.0" onclick="ElemClick('fld_0E00C104.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C104.8" onclick="ElemClick('fld_0E00C104.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C104.31" onclick="ElemClick('fld_0E00C104.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C108"><details ontoggle="ElemCh('reg_0E00C108');"><summary>0x0E00C108<b style="margin: 20px;">HSEM_RLRX2</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C108.0" onclick="ElemClick('fld_0E00C108.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C108.8" onclick="ElemClick('fld_0E00C108.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C108.31" onclick="ElemClick('fld_0E00C108.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C10C"><details ontoggle="ElemCh('reg_0E00C10C');"><summary>0x0E00C10C<b style="margin: 20px;">HSEM_RLRX3</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C10C.0" onclick="ElemClick('fld_0E00C10C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C10C.8" onclick="ElemClick('fld_0E00C10C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C10C.31" onclick="ElemClick('fld_0E00C10C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C110"><details ontoggle="ElemCh('reg_0E00C110');"><summary>0x0E00C110<b style="margin: 20px;">HSEM_RLRX4</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C110.0" onclick="ElemClick('fld_0E00C110.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C110.8" onclick="ElemClick('fld_0E00C110.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C110.31" onclick="ElemClick('fld_0E00C110.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C114"><details ontoggle="ElemCh('reg_0E00C114');"><summary>0x0E00C114<b style="margin: 20px;">HSEM_RLRX5</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C114.0" onclick="ElemClick('fld_0E00C114.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C114.8" onclick="ElemClick('fld_0E00C114.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C114.31" onclick="ElemClick('fld_0E00C114.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C118"><details ontoggle="ElemCh('reg_0E00C118');"><summary>0x0E00C118<b style="margin: 20px;">HSEM_RLRX6</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C118.0" onclick="ElemClick('fld_0E00C118.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C118.8" onclick="ElemClick('fld_0E00C118.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C118.31" onclick="ElemClick('fld_0E00C118.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C11C"><details ontoggle="ElemCh('reg_0E00C11C');"><summary>0x0E00C11C<b style="margin: 20px;">HSEM_RLRX7</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C11C.0" onclick="ElemClick('fld_0E00C11C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C11C.8" onclick="ElemClick('fld_0E00C11C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C11C.31" onclick="ElemClick('fld_0E00C11C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C120"><details ontoggle="ElemCh('reg_0E00C120');"><summary>0x0E00C120<b style="margin: 20px;">HSEM_RLRX8</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C120.0" onclick="ElemClick('fld_0E00C120.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C120.8" onclick="ElemClick('fld_0E00C120.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C120.31" onclick="ElemClick('fld_0E00C120.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C124"><details ontoggle="ElemCh('reg_0E00C124');"><summary>0x0E00C124<b style="margin: 20px;">HSEM_RLRX9</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C124.0" onclick="ElemClick('fld_0E00C124.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C124.8" onclick="ElemClick('fld_0E00C124.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C124.31" onclick="ElemClick('fld_0E00C124.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C128"><details ontoggle="ElemCh('reg_0E00C128');"><summary>0x0E00C128<b style="margin: 20px;">HSEM_RLRX10</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C128.0" onclick="ElemClick('fld_0E00C128.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C128.8" onclick="ElemClick('fld_0E00C128.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C128.31" onclick="ElemClick('fld_0E00C128.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C12C"><details ontoggle="ElemCh('reg_0E00C12C');"><summary>0x0E00C12C<b style="margin: 20px;">HSEM_RLRX11</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C12C.0" onclick="ElemClick('fld_0E00C12C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C12C.8" onclick="ElemClick('fld_0E00C12C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C12C.31" onclick="ElemClick('fld_0E00C12C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C130"><details ontoggle="ElemCh('reg_0E00C130');"><summary>0x0E00C130<b style="margin: 20px;">HSEM_RLRX12</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C130.0" onclick="ElemClick('fld_0E00C130.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C130.8" onclick="ElemClick('fld_0E00C130.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C130.31" onclick="ElemClick('fld_0E00C130.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C134"><details ontoggle="ElemCh('reg_0E00C134');"><summary>0x0E00C134<b style="margin: 20px;">HSEM_RLRX13</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C134.0" onclick="ElemClick('fld_0E00C134.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C134.8" onclick="ElemClick('fld_0E00C134.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C134.31" onclick="ElemClick('fld_0E00C134.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C138"><details ontoggle="ElemCh('reg_0E00C138');"><summary>0x0E00C138<b style="margin: 20px;">HSEM_RLRX14</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C138.0" onclick="ElemClick('fld_0E00C138.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C138.8" onclick="ElemClick('fld_0E00C138.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C138.31" onclick="ElemClick('fld_0E00C138.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C13C"><details ontoggle="ElemCh('reg_0E00C13C');"><summary>0x0E00C13C<b style="margin: 20px;">HSEM_RLRX15</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C13C.0" onclick="ElemClick('fld_0E00C13C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C13C.8" onclick="ElemClick('fld_0E00C13C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C13C.31" onclick="ElemClick('fld_0E00C13C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C140"><details ontoggle="ElemCh('reg_0E00C140');"><summary>0x0E00C140<b style="margin: 20px;">HSEM_RLRX16</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C140.0" onclick="ElemClick('fld_0E00C140.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C140.8" onclick="ElemClick('fld_0E00C140.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C140.31" onclick="ElemClick('fld_0E00C140.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C144"><details ontoggle="ElemCh('reg_0E00C144');"><summary>0x0E00C144<b style="margin: 20px;">HSEM_RLRX17</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C144.0" onclick="ElemClick('fld_0E00C144.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C144.8" onclick="ElemClick('fld_0E00C144.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C144.31" onclick="ElemClick('fld_0E00C144.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C148"><details ontoggle="ElemCh('reg_0E00C148');"><summary>0x0E00C148<b style="margin: 20px;">HSEM_RLRX18</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C148.0" onclick="ElemClick('fld_0E00C148.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C148.8" onclick="ElemClick('fld_0E00C148.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C148.31" onclick="ElemClick('fld_0E00C148.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C14C"><details ontoggle="ElemCh('reg_0E00C14C');"><summary>0x0E00C14C<b style="margin: 20px;">HSEM_RLRX19</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C14C.0" onclick="ElemClick('fld_0E00C14C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C14C.8" onclick="ElemClick('fld_0E00C14C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C14C.31" onclick="ElemClick('fld_0E00C14C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C150"><details ontoggle="ElemCh('reg_0E00C150');"><summary>0x0E00C150<b style="margin: 20px;">HSEM_RLRX20</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C150.0" onclick="ElemClick('fld_0E00C150.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C150.8" onclick="ElemClick('fld_0E00C150.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C150.31" onclick="ElemClick('fld_0E00C150.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C154"><details ontoggle="ElemCh('reg_0E00C154');"><summary>0x0E00C154<b style="margin: 20px;">HSEM_RLRX21</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C154.0" onclick="ElemClick('fld_0E00C154.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C154.8" onclick="ElemClick('fld_0E00C154.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C154.31" onclick="ElemClick('fld_0E00C154.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C158"><details ontoggle="ElemCh('reg_0E00C158');"><summary>0x0E00C158<b style="margin: 20px;">HSEM_RLRX22</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C158.0" onclick="ElemClick('fld_0E00C158.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C158.8" onclick="ElemClick('fld_0E00C158.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C158.31" onclick="ElemClick('fld_0E00C158.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C15C"><details ontoggle="ElemCh('reg_0E00C15C');"><summary>0x0E00C15C<b style="margin: 20px;">HSEM_RLRX23</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C15C.0" onclick="ElemClick('fld_0E00C15C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C15C.8" onclick="ElemClick('fld_0E00C15C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C15C.31" onclick="ElemClick('fld_0E00C15C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C160"><details ontoggle="ElemCh('reg_0E00C160');"><summary>0x0E00C160<b style="margin: 20px;">HSEM_RLRX24</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C160.0" onclick="ElemClick('fld_0E00C160.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C160.8" onclick="ElemClick('fld_0E00C160.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C160.31" onclick="ElemClick('fld_0E00C160.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C164"><details ontoggle="ElemCh('reg_0E00C164');"><summary>0x0E00C164<b style="margin: 20px;">HSEM_RLRX25</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C164.0" onclick="ElemClick('fld_0E00C164.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C164.8" onclick="ElemClick('fld_0E00C164.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C164.31" onclick="ElemClick('fld_0E00C164.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C168"><details ontoggle="ElemCh('reg_0E00C168');"><summary>0x0E00C168<b style="margin: 20px;">HSEM_RLRX26</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C168.0" onclick="ElemClick('fld_0E00C168.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C168.8" onclick="ElemClick('fld_0E00C168.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C168.31" onclick="ElemClick('fld_0E00C168.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C16C"><details ontoggle="ElemCh('reg_0E00C16C');"><summary>0x0E00C16C<b style="margin: 20px;">HSEM_RLRX27</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C16C.0" onclick="ElemClick('fld_0E00C16C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C16C.8" onclick="ElemClick('fld_0E00C16C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C16C.31" onclick="ElemClick('fld_0E00C16C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C170"><details ontoggle="ElemCh('reg_0E00C170');"><summary>0x0E00C170<b style="margin: 20px;">HSEM_RLRX28</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C170.0" onclick="ElemClick('fld_0E00C170.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C170.8" onclick="ElemClick('fld_0E00C170.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C170.31" onclick="ElemClick('fld_0E00C170.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C174"><details ontoggle="ElemCh('reg_0E00C174');"><summary>0x0E00C174<b style="margin: 20px;">HSEM_RLRX29</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C174.0" onclick="ElemClick('fld_0E00C174.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C174.8" onclick="ElemClick('fld_0E00C174.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C174.31" onclick="ElemClick('fld_0E00C174.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C178"><details ontoggle="ElemCh('reg_0E00C178');"><summary>0x0E00C178<b style="margin: 20px;">HSEM_RLRX30</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C178.0" onclick="ElemClick('fld_0E00C178.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C178.8" onclick="ElemClick('fld_0E00C178.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C178.31" onclick="ElemClick('fld_0E00C178.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C17C"><details ontoggle="ElemCh('reg_0E00C17C');"><summary>0x0E00C17C<b style="margin: 20px;">HSEM_RLRX31</b>//   HSEM Read lock register</summary>
<ul>
<li class="content" name="fld_0E00C17C.0" onclick="ElemClick('fld_0E00C17C.0');">
[0:7]<b style="margin: 20px;">PID</b> (def=0x0)    //    Semaphore ProcessID
</li>
<li class="content" name="fld_0E00C17C.8" onclick="ElemClick('fld_0E00C17C.8');">
[8:11]<b style="margin: 20px;">CID</b> (def=0x0)    //    Semaphore CID
</li>
<li class="content" name="fld_0E00C17C.31" onclick="ElemClick('fld_0E00C17C.31');">
[31]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock indication
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C300"><details ontoggle="ElemCh('reg_0E00C300');"><summary>0x0E00C300<b style="margin: 20px;">HSEM_IER</b>//   HSEM interrupt enable register</summary>
<ul>
<li class="content" name="fld_0E00C300.0" onclick="ElemClick('fld_0E00C300.0');">
[0:31]<b style="margin: 20px;">HSEM_IER</b> (def=0x0)    //    HSEM channel interrupt enable register, kernel private register, set to 1 when the correspond
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C308"><details ontoggle="ElemCh('reg_0E00C308');"><summary>0x0E00C308<b style="margin: 20px;">HSEM_ISR</b>//   HSEM interrupt status register</summary>
<ul>
<li class="content" name="fld_0E00C308.0" onclick="ElemClick('fld_0E00C308.0');">
[0:31]<b style="margin: 20px;">HSEM_IER</b> (def=0x0)    //    HSEM channel interrupt enable register, kernel private register, set to 1 when the correspond
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C310"><details ontoggle="ElemCh('reg_0E00C310');"><summary>0x0E00C310<b style="margin: 20px;">HSEM_ISM</b>//   HSEM interrupt mask register</summary>
<ul>
<li class="content" name="fld_0E00C310.0" onclick="ElemClick('fld_0E00C310.0');">
[0:31]<b style="margin: 20px;">HSEM_ISM</b> (def=0x0)    //    HSEM channel lock status registers to obtain the lock status of 32 channels
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C200"><details ontoggle="ElemCh('reg_0E00C200');"><summary>0x0E00C200<b style="margin: 20px;">HSEM_LSE</b>//   HSEM lock status register</summary>
<ul>
<li class="content" name="fld_0E00C200.0" onclick="ElemClick('fld_0E00C200.0');">
[0:31]<b style="margin: 20px;">HSEM_LSE</b> (def=0x0)    //    HSEM channel lock status registers to obtain the lock status of 32 channels
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C318"><details ontoggle="ElemCh('reg_0E00C318');"><summary>0x0E00C318<b style="margin: 20px;">HSEM_LSM</b>//   HSEM Lock Status Mask Register</summary>
<ul>
<li class="content" name="fld_0E00C318.0" onclick="ElemClick('fld_0E00C318.0');">
[0:31]<b style="margin: 20px;">HSEM_LSE</b> (def=0x0)    //    HSEM channel lock status registers to obtain the lock status of 32 channels
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C208"><details ontoggle="ElemCh('reg_0E00C208');"><summary>0x0E00C208<b style="margin: 20px;">HSEM_CLR</b>//   HSEM Unlock Register</summary>
<ul>
<li class="content" name="fld_0E00C208.0" onclick="ElemClick('fld_0E00C208.0');">
[0:7]<b style="margin: 20px;">match_PID</b> (def=0x0)    //    It is used to match the unlocked PID value and compare it with the PID value of each locked channel
</li>
<li class="content" name="fld_0E00C208.8" onclick="ElemClick('fld_0E00C208.8');">
[8:9]<b style="margin: 20px;">match_CID</b> (def=0x0)    //    It is used to match the unlocked CID value and compare it with the CID value of each locked channel
</li>
<li class="content" name="fld_0E00C208.12" onclick="ElemClick('fld_0E00C208.12');">
[12]<b style="margin: 20px;">PID_MASK</b> (def=0x0)    //    PID Matching Shielding
</li>
<li class="content" name="fld_0E00C208.13" onclick="ElemClick('fld_0E00C208.13');">
[13]<b style="margin: 20px;">CID_MASK</b> (def=0x0)    //    CID Matching Shielding
</li>
<li class="content" name="fld_0E00C208.16" onclick="ElemClick('fld_0E00C208.16');">
[16:31]<b style="margin: 20px;">CLR_KEY</b> (def=0x0)    //    Unlock keywords, the operation is valid when the write data is equal to the matching keyword,
</li>
</ul>
</details></li>
<li class="content" name="reg_0E00C20C"><details ontoggle="ElemCh('reg_0E00C20C');"><summary>0x0E00C20C<b style="margin: 20px;">HSEM_KEY</b>//   HSEM unlocks the keyword register</summary>
<ul>
<li class="content" name="fld_0E00C20C.0" onclick="ElemClick('fld_0E00C20C.0');">
[0]<b style="margin: 20px;">auto_1step_clr</b> (def=0x0)    //    When the channel is locked in 1step mode, the corresponding channel interrupt status bit is a
</li>
<li class="content" name="fld_0E00C20C.1" onclick="ElemClick('fld_0E00C20C.1');">
[1]<b style="margin: 20px;">auto_2step_clr</b> (def=0x0)    //    When the channel is locked in 2step mode, the corresponding channel interrupt status bit is a
</li>
<li class="content" name="fld_0E00C20C.16" onclick="ElemClick('fld_0E00C20C.16');">
[16:31]<b style="margin: 20px;">KEY_VALUE</b> (def=0x0)    //    Unlock keywords, which are used to match unlock method keyword comparisons.
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_0E00C000.28" onclick="ElemClick('isr_0E00C000.28');">[28]  <b>HSEM</b>    //    HSEM global interrupt </li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000E000"><details ontoggle="ElemCh('per_E000E000');"><summary>0xE000E000<b style="margin: 20px;">PFIC</b>// Programmable Fast Interrupt Controller</summary>
<ul>
<li class="content" name="reg_E000E000"><details ontoggle="ElemCh('reg_E000E000');"><summary>0xE000E000<b style="margin: 20px;">ISR1</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E000.2" onclick="ElemClick('fld_E000E000.2');">
[2:3]<b style="margin: 20px;">INTENSTA2_3</b> (def=0x3)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.5" onclick="ElemClick('fld_E000E000.5');">
[5]<b style="margin: 20px;">INTENSTA5</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.8" onclick="ElemClick('fld_E000E000.8');">
[8:9]<b style="margin: 20px;">INTENSTA8_9</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.12" onclick="ElemClick('fld_E000E000.12');">
[12:31]<b style="margin: 20px;">INTENSTA12_31</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E004"><details ontoggle="ElemCh('reg_E000E004');"><summary>0xE000E004<b style="margin: 20px;">ISR2</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E004.0" onclick="ElemClick('fld_E000E004.0');">
[0:31]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E008"><details ontoggle="ElemCh('reg_E000E008');"><summary>0xE000E008<b style="margin: 20px;">ISR3</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E008.0" onclick="ElemClick('fld_E000E008.0');">
[0:31]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E00C"><details ontoggle="ElemCh('reg_E000E00C');"><summary>0xE000E00C<b style="margin: 20px;">ISR4</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E00C.0" onclick="ElemClick('fld_E000E00C.0');">
[0:31]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E010"><details ontoggle="ElemCh('reg_E000E010');"><summary>0xE000E010<b style="margin: 20px;">ISR5</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E010.0" onclick="ElemClick('fld_E000E010.0');">
[0:19]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E020"><details ontoggle="ElemCh('reg_E000E020');"><summary>0xE000E020<b style="margin: 20px;">IPR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E020.2" onclick="ElemClick('fld_E000E020.2');">
[2:3]<b style="margin: 20px;">PENDSTA2_3</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.5" onclick="ElemClick('fld_E000E020.5');">
[5]<b style="margin: 20px;">PENDSTA5</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.8" onclick="ElemClick('fld_E000E020.8');">
[8:9]<b style="margin: 20px;">INTENSTA8_9</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.12" onclick="ElemClick('fld_E000E020.12');">
[12:31]<b style="margin: 20px;">INTENSTA12_31</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E024"><details ontoggle="ElemCh('reg_E000E024');"><summary>0xE000E024<b style="margin: 20px;">IPR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E024.0" onclick="ElemClick('fld_E000E024.0');">
[0:31]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E028"><details ontoggle="ElemCh('reg_E000E028');"><summary>0xE000E028<b style="margin: 20px;">IPR3</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E028.0" onclick="ElemClick('fld_E000E028.0');">
[0:31]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E02C"><details ontoggle="ElemCh('reg_E000E02C');"><summary>0xE000E02C<b style="margin: 20px;">IPR4</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E02C.0" onclick="ElemClick('fld_E000E02C.0');">
[0:31]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E030"><details ontoggle="ElemCh('reg_E000E030');"><summary>0xE000E030<b style="margin: 20px;">IPR5</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E030.0" onclick="ElemClick('fld_E000E030.0');">
[0:19]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E040"><details ontoggle="ElemCh('reg_E000E040');"><summary>0xE000E040<b style="margin: 20px;">ITHRESDR</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content" name="fld_E000E040.0" onclick="ElemClick('fld_E000E040.0');">
[0:7]<b style="margin: 20px;">THRESHOLD</b> (def=0x0)    //    THRESHOLD
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E048"><details ontoggle="ElemCh('reg_E000E048');"><summary>0xE000E048<b style="margin: 20px;">CFGR</b>//   Interrupt configuration register</summary>
<ul>
<li class="content" name="fld_E000E048.7" onclick="ElemClick('fld_E000E048.7');">
[7]<b style="margin: 20px;">SYSRST</b> (def=0x0)    //    System reset register
</li>
<li class="content" name="fld_E000E048.16" onclick="ElemClick('fld_E000E048.16');">
[16:31]<b style="margin: 20px;">KEYCODE</b> (def=0x0)    //    KEYCODE
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E04C"><details ontoggle="ElemCh('reg_E000E04C');"><summary>0xE000E04C<b style="margin: 20px;">GISR</b>//   Interrupt Global Register</summary>
<ul>
<li class="content" name="fld_E000E04C.0" onclick="ElemClick('fld_E000E04C.0');">
[0:7]<b style="margin: 20px;">NESTSTA</b> (def=0x0)    //    interrupt nesting
</li>
<li class="content" name="fld_E000E04C.8" onclick="ElemClick('fld_E000E04C.8');">
[8]<b style="margin: 20px;">GACTSTA</b> (def=0x0)    //    interrupt execution
</li>
<li class="content" name="fld_E000E04C.9" onclick="ElemClick('fld_E000E04C.9');">
[9]<b style="margin: 20px;">GPENDSTA</b> (def=0x0)    //    interrupt pending
</li>
<li class="content" name="fld_E000E04C.11" onclick="ElemClick('fld_E000E04C.11');">
[11]<b style="margin: 20px;">GLOBL_IE</b> (def=0x0)    //    global interrupt enable
</li>
<li class="content" name="fld_E000E04C.12" onclick="ElemClick('fld_E000E04C.12');">
[12]<b style="margin: 20px;">DBG_MODE</b> (def=0x0)    //    debug mode
</li>
<li class="content" name="fld_E000E04C.13" onclick="ElemClick('fld_E000E04C.13');">
[13]<b style="margin: 20px;">LOCK_UP</b> (def=0x0)    //    lock-out state
</li>
<li class="content" name="fld_E000E04C.14" onclick="ElemClick('fld_E000E04C.14');">
[14:15]<b style="margin: 20px;">EX_STATE</b> (def=0x0)    //    The kernel status register, which is used to obtain the running state of the kernel
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E050"><details ontoggle="ElemCh('reg_E000E050');"><summary>0xE000E050<b style="margin: 20px;">VTFIDR</b>//   ID Config Register</summary>
<ul>
<li class="content" name="fld_E000E050.0" onclick="ElemClick('fld_E000E050.0');">
[0:7]<b style="margin: 20px;">VTFID0</b> (def=0x0)    //    VTFID0
</li>
<li class="content" name="fld_E000E050.8" onclick="ElemClick('fld_E000E050.8');">
[8:15]<b style="margin: 20px;">VTFID1</b> (def=0x0)    //    VTFID1
</li>
<li class="content" name="fld_E000E050.16" onclick="ElemClick('fld_E000E050.16');">
[16:23]<b style="margin: 20px;">VTFID2</b> (def=0x0)    //    VTFID2
</li>
<li class="content" name="fld_E000E050.24" onclick="ElemClick('fld_E000E050.24');">
[24:31]<b style="margin: 20px;">VTFID3</b> (def=0x0)    //    VTFID3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E060"><details ontoggle="ElemCh('reg_E000E060');"><summary>0xE000E060<b style="margin: 20px;">VTFADDRR0</b>//   Interrupt 0 address Register</summary>
<ul>
<li class="content" name="fld_E000E060.0" onclick="ElemClick('fld_E000E060.0');">
[0]<b style="margin: 20px;">VTF0EN</b> (def=0x0)    //    VTF0EN
</li>
<li class="content" name="fld_E000E060.1" onclick="ElemClick('fld_E000E060.1');">
[1:31]<b style="margin: 20px;">ADDR0</b> (def=0x0)    //     ADDR0
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E064"><details ontoggle="ElemCh('reg_E000E064');"><summary>0xE000E064<b style="margin: 20px;">VTFADDRR1</b>//   Interrupt 1 address Register</summary>
<ul>
<li class="content" name="fld_E000E064.0" onclick="ElemClick('fld_E000E064.0');">
[0]<b style="margin: 20px;">VTF1EN</b> (def=0x0)    //    VTF1EN
</li>
<li class="content" name="fld_E000E064.1" onclick="ElemClick('fld_E000E064.1');">
[1:31]<b style="margin: 20px;">ADDR1</b> (def=0x0)    //     ADDR1
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E068"><details ontoggle="ElemCh('reg_E000E068');"><summary>0xE000E068<b style="margin: 20px;">VTFADDRR2</b>//   Interrupt 2 address Register</summary>
<ul>
<li class="content" name="fld_E000E068.0" onclick="ElemClick('fld_E000E068.0');">
[0]<b style="margin: 20px;">VTF2EN</b> (def=0x0)    //    VTF2EN
</li>
<li class="content" name="fld_E000E068.1" onclick="ElemClick('fld_E000E068.1');">
[1:31]<b style="margin: 20px;">ADDR2</b> (def=0x0)    //     ADDR2
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E06C"><details ontoggle="ElemCh('reg_E000E06C');"><summary>0xE000E06C<b style="margin: 20px;">VTFADDRR3</b>//   Interrupt 3 address Register</summary>
<ul>
<li class="content" name="fld_E000E06C.0" onclick="ElemClick('fld_E000E06C.0');">
[0]<b style="margin: 20px;">VTF3EN</b> (def=0x0)    //    VTF3EN
</li>
<li class="content" name="fld_E000E06C.1" onclick="ElemClick('fld_E000E06C.1');">
[1:31]<b style="margin: 20px;">ADDR3</b> (def=0x0)    //     ADDR3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E100"><details ontoggle="ElemCh('reg_E000E100');"><summary>0xE000E100<b style="margin: 20px;">IENR1</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E100.12" onclick="ElemClick('fld_E000E100.12');">
[12:31]<b style="margin: 20px;">INTEN12_31</b> (def=0x0)    //    INTEN12_31
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E104"><details ontoggle="ElemCh('reg_E000E104');"><summary>0xE000E104<b style="margin: 20px;">IENR2</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E104.0" onclick="ElemClick('fld_E000E104.0');">
[0:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E108"><details ontoggle="ElemCh('reg_E000E108');"><summary>0xE000E108<b style="margin: 20px;">IENR3</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E108.0" onclick="ElemClick('fld_E000E108.0');">
[0:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E10C"><details ontoggle="ElemCh('reg_E000E10C');"><summary>0xE000E10C<b style="margin: 20px;">IENR4</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E10C.0" onclick="ElemClick('fld_E000E10C.0');">
[0:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E110"><details ontoggle="ElemCh('reg_E000E110');"><summary>0xE000E110<b style="margin: 20px;">IENR5</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E110.0" onclick="ElemClick('fld_E000E110.0');">
[0:19]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E180"><details ontoggle="ElemCh('reg_E000E180');"><summary>0xE000E180<b style="margin: 20px;">IRER1</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E180.12" onclick="ElemClick('fld_E000E180.12');">
[12:31]<b style="margin: 20px;">INTRSET12_31</b> (def=0x0)    //    INTRSET12_31
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E184"><details ontoggle="ElemCh('reg_E000E184');"><summary>0xE000E184<b style="margin: 20px;">IRER2</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E184.0" onclick="ElemClick('fld_E000E184.0');">
[0:31]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E188"><details ontoggle="ElemCh('reg_E000E188');"><summary>0xE000E188<b style="margin: 20px;">IRER3</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E188.0" onclick="ElemClick('fld_E000E188.0');">
[0:31]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E18C"><details ontoggle="ElemCh('reg_E000E18C');"><summary>0xE000E18C<b style="margin: 20px;">IRER4</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E18C.0" onclick="ElemClick('fld_E000E18C.0');">
[0:31]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E190"><details ontoggle="ElemCh('reg_E000E190');"><summary>0xE000E190<b style="margin: 20px;">IRER5</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E190.0" onclick="ElemClick('fld_E000E190.0');">
[0:19]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E200"><details ontoggle="ElemCh('reg_E000E200');"><summary>0xE000E200<b style="margin: 20px;">IPSR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E200.2" onclick="ElemClick('fld_E000E200.2');">
[2:3]<b style="margin: 20px;">PENDSET2_3</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.5" onclick="ElemClick('fld_E000E200.5');">
[5]<b style="margin: 20px;">PENDSET5</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.8" onclick="ElemClick('fld_E000E200.8');">
[8:9]<b style="margin: 20px;">PENDSET8_9</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.12" onclick="ElemClick('fld_E000E200.12');">
[12:31]<b style="margin: 20px;">PENDSET12_31</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E204"><details ontoggle="ElemCh('reg_E000E204');"><summary>0xE000E204<b style="margin: 20px;">IPSR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E204.0" onclick="ElemClick('fld_E000E204.0');">
[0:31]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E208"><details ontoggle="ElemCh('reg_E000E208');"><summary>0xE000E208<b style="margin: 20px;">IPSR3</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E208.0" onclick="ElemClick('fld_E000E208.0');">
[0:31]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E20C"><details ontoggle="ElemCh('reg_E000E20C');"><summary>0xE000E20C<b style="margin: 20px;">IPSR4</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E20C.0" onclick="ElemClick('fld_E000E20C.0');">
[0:31]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E210"><details ontoggle="ElemCh('reg_E000E210');"><summary>0xE000E210<b style="margin: 20px;">IPSR5</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E210.0" onclick="ElemClick('fld_E000E210.0');">
[0:19]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E280"><details ontoggle="ElemCh('reg_E000E280');"><summary>0xE000E280<b style="margin: 20px;">IPRR1</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E280.2" onclick="ElemClick('fld_E000E280.2');">
[2:3]<b style="margin: 20px;">PENDRST2_3</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.5" onclick="ElemClick('fld_E000E280.5');">
[5]<b style="margin: 20px;">PENDRST5</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.8" onclick="ElemClick('fld_E000E280.8');">
[8:9]<b style="margin: 20px;">PENDRST8</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.12" onclick="ElemClick('fld_E000E280.12');">
[12:31]<b style="margin: 20px;">PENDRST12_31</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E284"><details ontoggle="ElemCh('reg_E000E284');"><summary>0xE000E284<b style="margin: 20px;">IPRR2</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E284.0" onclick="ElemClick('fld_E000E284.0');">
[0:31]<b style="margin: 20px;">PENDRST</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E288"><details ontoggle="ElemCh('reg_E000E288');"><summary>0xE000E288<b style="margin: 20px;">IPRR3</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E288.0" onclick="ElemClick('fld_E000E288.0');">
[0:31]<b style="margin: 20px;">PENDRST</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E28C"><details ontoggle="ElemCh('reg_E000E28C');"><summary>0xE000E28C<b style="margin: 20px;">IPRR4</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E28C.0" onclick="ElemClick('fld_E000E28C.0');">
[0:31]<b style="margin: 20px;">PENDRST</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E290"><details ontoggle="ElemCh('reg_E000E290');"><summary>0xE000E290<b style="margin: 20px;">IPRR5</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E290.0" onclick="ElemClick('fld_E000E290.0');">
[0:19]<b style="margin: 20px;">PENDRST</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E300"><details ontoggle="ElemCh('reg_E000E300');"><summary>0xE000E300<b style="margin: 20px;">IACTR1</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E300.2" onclick="ElemClick('fld_E000E300.2');">
[2:3]<b style="margin: 20px;">IACTS2_3</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.5" onclick="ElemClick('fld_E000E300.5');">
[5]<b style="margin: 20px;">IACTS5</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.8" onclick="ElemClick('fld_E000E300.8');">
[8:9]<b style="margin: 20px;">IACTS8_9</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.12" onclick="ElemClick('fld_E000E300.12');">
[12:31]<b style="margin: 20px;">IACTS12_31</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E304"><details ontoggle="ElemCh('reg_E000E304');"><summary>0xE000E304<b style="margin: 20px;">IACTR2</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E304.0" onclick="ElemClick('fld_E000E304.0');">
[0:31]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E308"><details ontoggle="ElemCh('reg_E000E308');"><summary>0xE000E308<b style="margin: 20px;">IACTR3</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E308.0" onclick="ElemClick('fld_E000E308.0');">
[0:31]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E30C"><details ontoggle="ElemCh('reg_E000E30C');"><summary>0xE000E30C<b style="margin: 20px;">IACTR4</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E30C.0" onclick="ElemClick('fld_E000E30C.0');">
[0:31]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E310"><details ontoggle="ElemCh('reg_E000E310');"><summary>0xE000E310<b style="margin: 20px;">IACTR5</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E310.0" onclick="ElemClick('fld_E000E310.0');">
[0:19]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E400"><details ontoggle="ElemCh('reg_E000E400');"><summary>0xE000E400<b style="margin: 20px;">IPRIOR0</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E404"><details ontoggle="ElemCh('reg_E000E404');"><summary>0xE000E404<b style="margin: 20px;">IPRIOR1</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E408"><details ontoggle="ElemCh('reg_E000E408');"><summary>0xE000E408<b style="margin: 20px;">IPRIOR2</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40C"><details ontoggle="ElemCh('reg_E000E40C');"><summary>0xE000E40C<b style="margin: 20px;">IPRIOR3</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E410"><details ontoggle="ElemCh('reg_E000E410');"><summary>0xE000E410<b style="margin: 20px;">IPRIOR4</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E414"><details ontoggle="ElemCh('reg_E000E414');"><summary>0xE000E414<b style="margin: 20px;">IPRIOR5</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E418"><details ontoggle="ElemCh('reg_E000E418');"><summary>0xE000E418<b style="margin: 20px;">IPRIOR6</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41C"><details ontoggle="ElemCh('reg_E000E41C');"><summary>0xE000E41C<b style="margin: 20px;">IPRIOR7</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E420"><details ontoggle="ElemCh('reg_E000E420');"><summary>0xE000E420<b style="margin: 20px;">IPRIOR8</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E424"><details ontoggle="ElemCh('reg_E000E424');"><summary>0xE000E424<b style="margin: 20px;">IPRIOR9</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E428"><details ontoggle="ElemCh('reg_E000E428');"><summary>0xE000E428<b style="margin: 20px;">IPRIOR10</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42C"><details ontoggle="ElemCh('reg_E000E42C');"><summary>0xE000E42C<b style="margin: 20px;">IPRIOR11</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E430"><details ontoggle="ElemCh('reg_E000E430');"><summary>0xE000E430<b style="margin: 20px;">IPRIOR12</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E434"><details ontoggle="ElemCh('reg_E000E434');"><summary>0xE000E434<b style="margin: 20px;">IPRIOR13</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E438"><details ontoggle="ElemCh('reg_E000E438');"><summary>0xE000E438<b style="margin: 20px;">IPRIOR14</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43C"><details ontoggle="ElemCh('reg_E000E43C');"><summary>0xE000E43C<b style="margin: 20px;">IPRIOR15</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E440"><details ontoggle="ElemCh('reg_E000E440');"><summary>0xE000E440<b style="margin: 20px;">IPRIOR16</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E444"><details ontoggle="ElemCh('reg_E000E444');"><summary>0xE000E444<b style="margin: 20px;">IPRIOR17</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E448"><details ontoggle="ElemCh('reg_E000E448');"><summary>0xE000E448<b style="margin: 20px;">IPRIOR18</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E44C"><details ontoggle="ElemCh('reg_E000E44C');"><summary>0xE000E44C<b style="margin: 20px;">IPRIOR19</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E450"><details ontoggle="ElemCh('reg_E000E450');"><summary>0xE000E450<b style="margin: 20px;">IPRIOR20</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E454"><details ontoggle="ElemCh('reg_E000E454');"><summary>0xE000E454<b style="margin: 20px;">IPRIOR21</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E458"><details ontoggle="ElemCh('reg_E000E458');"><summary>0xE000E458<b style="margin: 20px;">IPRIOR22</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E45C"><details ontoggle="ElemCh('reg_E000E45C');"><summary>0xE000E45C<b style="margin: 20px;">IPRIOR23</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E460"><details ontoggle="ElemCh('reg_E000E460');"><summary>0xE000E460<b style="margin: 20px;">IPRIOR24</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E464"><details ontoggle="ElemCh('reg_E000E464');"><summary>0xE000E464<b style="margin: 20px;">IPRIOR25</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E468"><details ontoggle="ElemCh('reg_E000E468');"><summary>0xE000E468<b style="margin: 20px;">IPRIOR26</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E46C"><details ontoggle="ElemCh('reg_E000E46C');"><summary>0xE000E46C<b style="margin: 20px;">IPRIOR27</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E470"><details ontoggle="ElemCh('reg_E000E470');"><summary>0xE000E470<b style="margin: 20px;">IPRIOR28</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E474"><details ontoggle="ElemCh('reg_E000E474');"><summary>0xE000E474<b style="margin: 20px;">IPRIOR29</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E478"><details ontoggle="ElemCh('reg_E000E478');"><summary>0xE000E478<b style="margin: 20px;">IPRIOR30</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E47C"><details ontoggle="ElemCh('reg_E000E47C');"><summary>0xE000E47C<b style="margin: 20px;">IPRIOR31</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E480"><details ontoggle="ElemCh('reg_E000E480');"><summary>0xE000E480<b style="margin: 20px;">IPRIOR32</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E484"><details ontoggle="ElemCh('reg_E000E484');"><summary>0xE000E484<b style="margin: 20px;">IPRIOR33</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E488"><details ontoggle="ElemCh('reg_E000E488');"><summary>0xE000E488<b style="margin: 20px;">IPRIOR34</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E48C"><details ontoggle="ElemCh('reg_E000E48C');"><summary>0xE000E48C<b style="margin: 20px;">IPRIOR35</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E490"><details ontoggle="ElemCh('reg_E000E490');"><summary>0xE000E490<b style="margin: 20px;">IPRIOR36</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E494"><details ontoggle="ElemCh('reg_E000E494');"><summary>0xE000E494<b style="margin: 20px;">IPRIOR37</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E498"><details ontoggle="ElemCh('reg_E000E498');"><summary>0xE000E498<b style="margin: 20px;">IPRIOR38</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E49C"><details ontoggle="ElemCh('reg_E000E49C');"><summary>0xE000E49C<b style="margin: 20px;">IPRIOR39</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4A0"><details ontoggle="ElemCh('reg_E000E4A0');"><summary>0xE000E4A0<b style="margin: 20px;">IPRIOR40</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4A4"><details ontoggle="ElemCh('reg_E000E4A4');"><summary>0xE000E4A4<b style="margin: 20px;">IPRIOR41</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4A8"><details ontoggle="ElemCh('reg_E000E4A8');"><summary>0xE000E4A8<b style="margin: 20px;">IPRIOR42</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4AC"><details ontoggle="ElemCh('reg_E000E4AC');"><summary>0xE000E4AC<b style="margin: 20px;">IPRIOR43</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4B0"><details ontoggle="ElemCh('reg_E000E4B0');"><summary>0xE000E4B0<b style="margin: 20px;">IPRIOR44</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4B4"><details ontoggle="ElemCh('reg_E000E4B4');"><summary>0xE000E4B4<b style="margin: 20px;">IPRIOR45</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4B8"><details ontoggle="ElemCh('reg_E000E4B8');"><summary>0xE000E4B8<b style="margin: 20px;">IPRIOR46</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4BC"><details ontoggle="ElemCh('reg_E000E4BC');"><summary>0xE000E4BC<b style="margin: 20px;">IPRIOR47</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4C0"><details ontoggle="ElemCh('reg_E000E4C0');"><summary>0xE000E4C0<b style="margin: 20px;">IPRIOR48</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4C4"><details ontoggle="ElemCh('reg_E000E4C4');"><summary>0xE000E4C4<b style="margin: 20px;">IPRIOR49</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4C8"><details ontoggle="ElemCh('reg_E000E4C8');"><summary>0xE000E4C8<b style="margin: 20px;">IPRIOR50</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4CC"><details ontoggle="ElemCh('reg_E000E4CC');"><summary>0xE000E4CC<b style="margin: 20px;">IPRIOR51</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4D0"><details ontoggle="ElemCh('reg_E000E4D0');"><summary>0xE000E4D0<b style="margin: 20px;">IPRIOR52</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4D4"><details ontoggle="ElemCh('reg_E000E4D4');"><summary>0xE000E4D4<b style="margin: 20px;">IPRIOR53</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4D8"><details ontoggle="ElemCh('reg_E000E4D8');"><summary>0xE000E4D8<b style="margin: 20px;">IPRIOR54</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4DC"><details ontoggle="ElemCh('reg_E000E4DC');"><summary>0xE000E4DC<b style="margin: 20px;">IPRIOR55</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4E0"><details ontoggle="ElemCh('reg_E000E4E0');"><summary>0xE000E4E0<b style="margin: 20px;">IPRIOR56</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4E4"><details ontoggle="ElemCh('reg_E000E4E4');"><summary>0xE000E4E4<b style="margin: 20px;">IPRIOR57</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4E8"><details ontoggle="ElemCh('reg_E000E4E8');"><summary>0xE000E4E8<b style="margin: 20px;">IPRIOR58</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4EC"><details ontoggle="ElemCh('reg_E000E4EC');"><summary>0xE000E4EC<b style="margin: 20px;">IPRIOR59</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4F0"><details ontoggle="ElemCh('reg_E000E4F0');"><summary>0xE000E4F0<b style="margin: 20px;">IPRIOR60</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4F4"><details ontoggle="ElemCh('reg_E000E4F4');"><summary>0xE000E4F4<b style="margin: 20px;">IPRIOR61</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4F8"><details ontoggle="ElemCh('reg_E000E4F8');"><summary>0xE000E4F8<b style="margin: 20px;">IPRIOR62</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E4FC"><details ontoggle="ElemCh('reg_E000E4FC');"><summary>0xE000E4FC<b style="margin: 20px;">IPRIOR63</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E600"><details ontoggle="ElemCh('reg_E000E600');"><summary>0xE000E600<b style="margin: 20px;">IALLOCR0</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E604"><details ontoggle="ElemCh('reg_E000E604');"><summary>0xE000E604<b style="margin: 20px;">IALLOCR1</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E608"><details ontoggle="ElemCh('reg_E000E608');"><summary>0xE000E608<b style="margin: 20px;">IALLOCR2</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E60C"><details ontoggle="ElemCh('reg_E000E60C');"><summary>0xE000E60C<b style="margin: 20px;">IALLOCR3</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E610"><details ontoggle="ElemCh('reg_E000E610');"><summary>0xE000E610<b style="margin: 20px;">IALLOCR4</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E614"><details ontoggle="ElemCh('reg_E000E614');"><summary>0xE000E614<b style="margin: 20px;">IALLOCR5</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E618"><details ontoggle="ElemCh('reg_E000E618');"><summary>0xE000E618<b style="margin: 20px;">IALLOCR6</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E61C"><details ontoggle="ElemCh('reg_E000E61C');"><summary>0xE000E61C<b style="margin: 20px;">IALLOCR7</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E620"><details ontoggle="ElemCh('reg_E000E620');"><summary>0xE000E620<b style="margin: 20px;">IALLOCR8</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E624"><details ontoggle="ElemCh('reg_E000E624');"><summary>0xE000E624<b style="margin: 20px;">IALLOCR9</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E628"><details ontoggle="ElemCh('reg_E000E628');"><summary>0xE000E628<b style="margin: 20px;">IALLOCR10</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E62C"><details ontoggle="ElemCh('reg_E000E62C');"><summary>0xE000E62C<b style="margin: 20px;">IALLOCR11</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E630"><details ontoggle="ElemCh('reg_E000E630');"><summary>0xE000E630<b style="margin: 20px;">IALLOCR12</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E634"><details ontoggle="ElemCh('reg_E000E634');"><summary>0xE000E634<b style="margin: 20px;">IALLOCR13</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E638"><details ontoggle="ElemCh('reg_E000E638');"><summary>0xE000E638<b style="margin: 20px;">IALLOCR14</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E63C"><details ontoggle="ElemCh('reg_E000E63C');"><summary>0xE000E63C<b style="margin: 20px;">IALLOCR15</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E640"><details ontoggle="ElemCh('reg_E000E640');"><summary>0xE000E640<b style="margin: 20px;">IALLOCR16</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E644"><details ontoggle="ElemCh('reg_E000E644');"><summary>0xE000E644<b style="margin: 20px;">IALLOCR17</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E648"><details ontoggle="ElemCh('reg_E000E648');"><summary>0xE000E648<b style="margin: 20px;">IALLOCR18</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E64C"><details ontoggle="ElemCh('reg_E000E64C');"><summary>0xE000E64C<b style="margin: 20px;">IALLOCR19</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E650"><details ontoggle="ElemCh('reg_E000E650');"><summary>0xE000E650<b style="margin: 20px;">IALLOCR20</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E654"><details ontoggle="ElemCh('reg_E000E654');"><summary>0xE000E654<b style="margin: 20px;">IALLOCR21</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E658"><details ontoggle="ElemCh('reg_E000E658');"><summary>0xE000E658<b style="margin: 20px;">IALLOCR22</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E65C"><details ontoggle="ElemCh('reg_E000E65C');"><summary>0xE000E65C<b style="margin: 20px;">IALLOCR23</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E660"><details ontoggle="ElemCh('reg_E000E660');"><summary>0xE000E660<b style="margin: 20px;">IALLOCR24</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E664"><details ontoggle="ElemCh('reg_E000E664');"><summary>0xE000E664<b style="margin: 20px;">IALLOCR25</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E668"><details ontoggle="ElemCh('reg_E000E668');"><summary>0xE000E668<b style="margin: 20px;">IALLOCR26</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E66C"><details ontoggle="ElemCh('reg_E000E66C');"><summary>0xE000E66C<b style="margin: 20px;">IALLOCR27</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E670"><details ontoggle="ElemCh('reg_E000E670');"><summary>0xE000E670<b style="margin: 20px;">IALLOCR28</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E674"><details ontoggle="ElemCh('reg_E000E674');"><summary>0xE000E674<b style="margin: 20px;">IALLOCR29</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E678"><details ontoggle="ElemCh('reg_E000E678');"><summary>0xE000E678<b style="margin: 20px;">IALLOCR30</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E67C"><details ontoggle="ElemCh('reg_E000E67C');"><summary>0xE000E67C<b style="margin: 20px;">IALLOCR31</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E680"><details ontoggle="ElemCh('reg_E000E680');"><summary>0xE000E680<b style="margin: 20px;">IALLOCR32</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E684"><details ontoggle="ElemCh('reg_E000E684');"><summary>0xE000E684<b style="margin: 20px;">IALLOCR33</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E688"><details ontoggle="ElemCh('reg_E000E688');"><summary>0xE000E688<b style="margin: 20px;">IALLOCR34</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E68C"><details ontoggle="ElemCh('reg_E000E68C');"><summary>0xE000E68C<b style="margin: 20px;">IALLOCR35</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E690"><details ontoggle="ElemCh('reg_E000E690');"><summary>0xE000E690<b style="margin: 20px;">IALLOCR36</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E694"><details ontoggle="ElemCh('reg_E000E694');"><summary>0xE000E694<b style="margin: 20px;">IALLOCR37</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E698"><details ontoggle="ElemCh('reg_E000E698');"><summary>0xE000E698<b style="margin: 20px;">IALLOCR38</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E69C"><details ontoggle="ElemCh('reg_E000E69C');"><summary>0xE000E69C<b style="margin: 20px;">IALLOCR39</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6A0"><details ontoggle="ElemCh('reg_E000E6A0');"><summary>0xE000E6A0<b style="margin: 20px;">IALLOCR40</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6A4"><details ontoggle="ElemCh('reg_E000E6A4');"><summary>0xE000E6A4<b style="margin: 20px;">IALLOCR41</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6A8"><details ontoggle="ElemCh('reg_E000E6A8');"><summary>0xE000E6A8<b style="margin: 20px;">IALLOCR42</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6AC"><details ontoggle="ElemCh('reg_E000E6AC');"><summary>0xE000E6AC<b style="margin: 20px;">IALLOCR43</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6B0"><details ontoggle="ElemCh('reg_E000E6B0');"><summary>0xE000E6B0<b style="margin: 20px;">IALLOCR44</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6B4"><details ontoggle="ElemCh('reg_E000E6B4');"><summary>0xE000E6B4<b style="margin: 20px;">IALLOCR45</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6B8"><details ontoggle="ElemCh('reg_E000E6B8');"><summary>0xE000E6B8<b style="margin: 20px;">IALLOCR46</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6BC"><details ontoggle="ElemCh('reg_E000E6BC');"><summary>0xE000E6BC<b style="margin: 20px;">IALLOCR47</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6C0"><details ontoggle="ElemCh('reg_E000E6C0');"><summary>0xE000E6C0<b style="margin: 20px;">IALLOCR48</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6C4"><details ontoggle="ElemCh('reg_E000E6C4');"><summary>0xE000E6C4<b style="margin: 20px;">IALLOCR49</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6C8"><details ontoggle="ElemCh('reg_E000E6C8');"><summary>0xE000E6C8<b style="margin: 20px;">IALLOCR50</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6CC"><details ontoggle="ElemCh('reg_E000E6CC');"><summary>0xE000E6CC<b style="margin: 20px;">IALLOCR51</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6D0"><details ontoggle="ElemCh('reg_E000E6D0');"><summary>0xE000E6D0<b style="margin: 20px;">IALLOCR52</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6D4"><details ontoggle="ElemCh('reg_E000E6D4');"><summary>0xE000E6D4<b style="margin: 20px;">IALLOCR53</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6D8"><details ontoggle="ElemCh('reg_E000E6D8');"><summary>0xE000E6D8<b style="margin: 20px;">IALLOCR54</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6DC"><details ontoggle="ElemCh('reg_E000E6DC');"><summary>0xE000E6DC<b style="margin: 20px;">IALLOCR55</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6E0"><details ontoggle="ElemCh('reg_E000E6E0');"><summary>0xE000E6E0<b style="margin: 20px;">IALLOCR56</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6E4"><details ontoggle="ElemCh('reg_E000E6E4');"><summary>0xE000E6E4<b style="margin: 20px;">IALLOCR57</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6E8"><details ontoggle="ElemCh('reg_E000E6E8');"><summary>0xE000E6E8<b style="margin: 20px;">IALLOCR58</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6EC"><details ontoggle="ElemCh('reg_E000E6EC');"><summary>0xE000E6EC<b style="margin: 20px;">IALLOCR59</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6F0"><details ontoggle="ElemCh('reg_E000E6F0');"><summary>0xE000E6F0<b style="margin: 20px;">IALLOCR60</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6F4"><details ontoggle="ElemCh('reg_E000E6F4');"><summary>0xE000E6F4<b style="margin: 20px;">IALLOCR61</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6F8"><details ontoggle="ElemCh('reg_E000E6F8');"><summary>0xE000E6F8<b style="margin: 20px;">IALLOCR62</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E6FC"><details ontoggle="ElemCh('reg_E000E6FC');"><summary>0xE000E6FC<b style="margin: 20px;">IALLOCR63</b>//   Interrupt Allocation Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E700"><details ontoggle="ElemCh('reg_E000E700');"><summary>0xE000E700<b style="margin: 20px;">IAUTR1</b>//   interrupts authority register 1</summary>
<ul>
<li class="content" name="fld_E000E700.0" onclick="ElemClick('fld_E000E700.0');">
[0:31]<b style="margin: 20px;">IAUT</b> (def=0x0)    //    interrupt allocates all registers and is used to query whether the interrupt responds to each
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E704"><details ontoggle="ElemCh('reg_E000E704');"><summary>0xE000E704<b style="margin: 20px;">IAUTR2</b>//   interrupts authority register 2</summary>
<ul>
<li class="content" name="fld_E000E704.0" onclick="ElemClick('fld_E000E704.0');">
[0:31]<b style="margin: 20px;">IAUT</b> (def=0x0)    //    interrupt allocates all registers and is used to query whether the interrupt responds to each
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E708"><details ontoggle="ElemCh('reg_E000E708');"><summary>0xE000E708<b style="margin: 20px;">IAUTR3</b>//   interrupts authority register 3</summary>
<ul>
<li class="content" name="fld_E000E708.0" onclick="ElemClick('fld_E000E708.0');">
[0:31]<b style="margin: 20px;">IAUT</b> (def=0x0)    //    interrupt allocates all registers and is used to query whether the interrupt responds to each
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E70C"><details ontoggle="ElemCh('reg_E000E70C');"><summary>0xE000E70C<b style="margin: 20px;">IAUTR4</b>//   interrupts authority register 4</summary>
<ul>
<li class="content" name="fld_E000E70C.0" onclick="ElemClick('fld_E000E70C.0');">
[0:31]<b style="margin: 20px;">IAUT</b> (def=0x0)    //    interrupt allocates all registers and is used to query whether the interrupt responds to each
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E710"><details ontoggle="ElemCh('reg_E000E710');"><summary>0xE000E710<b style="margin: 20px;">IAUTR5</b>//   interrupts authority register 5</summary>
<ul>
<li class="content" name="fld_E000E710.0" onclick="ElemClick('fld_E000E710.0');">
[0:31]<b style="margin: 20px;">IAUT</b> (def=0x0)    //    interrupt allocates all registers and is used to query whether the interrupt responds to each
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E720"><details ontoggle="ElemCh('reg_E000E720');"><summary>0xE000E720<b style="margin: 20px;">WAKEIP0</b>//   PFIC wake-up instruction pointer register 0</summary>
<ul>
<li class="content" name="fld_E000E720.1" onclick="ElemClick('fld_E000E720.1');">
[1:31]<b style="margin: 20px;">IP_RELOAD0</b> (def=0x0)    //    The PC address register on kernel C0 wake-up, which is used to reload the PC value after powe
</li>
<li class="content" name="fld_E000E720.0" onclick="ElemClick('fld_E000E720.0');">
[0]<b style="margin: 20px;">SHUTDOWN0</b> (def=0x0)    //    Kernel C0 Deep Sleep (Locked) Cancellation Register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E724"><details ontoggle="ElemCh('reg_E000E724');"><summary>0xE000E724<b style="margin: 20px;">WAKEIP1</b>//   PFIC wake-up instruction pointer register 1</summary>
<ul>
<li class="content" name="fld_E000E724.1" onclick="ElemClick('fld_E000E724.1');">
[1:31]<b style="margin: 20px;">IP_RELOAD1</b> (def=0x0)    //    The PC address register on kernel C1 wake-up, which is used to reload the PC value after powe
</li>
<li class="content" name="fld_E000E724.0" onclick="ElemClick('fld_E000E724.0');">
[0]<b style="margin: 20px;">SHUTDOWN1</b> (def=0x0)    //    Kernel C1 Deep Sleep (Locked) Cancellation Register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E780"><details ontoggle="ElemCh('reg_E000E780');"><summary>0xE000E780<b style="margin: 20px;">CSTAR0</b>//   PFIC kernel status register 0</summary>
<ul>
<li class="content" name="fld_E000E780.0" onclick="ElemClick('fld_E000E780.0');">
[0:7]<b style="margin: 20px;">CPU_nest_sta_0</b> (def=0x0)    //    The nested status register of kernel C0 interrupts is used to query the nested state of kernel
</li>
<li class="content" name="fld_E000E780.8" onclick="ElemClick('fld_E000E780.8');">
[8]<b style="margin: 20px;">CPU_irq_active_0</b> (def=0x0)    //    Kernel C0 interrupt active flag register, which is used to query whether kernel C0 is process
</li>
<li class="content" name="fld_E000E780.9" onclick="ElemClick('fld_E000E780.9');">
[9]<b style="margin: 20px;">CPU_irq_pend_0</b> (def=0x0)    //    Kernel C0 interrupt pending flag register, which is used to query kernel C1 for unhandled interrupt
</li>
<li class="content" name="fld_E000E780.11" onclick="ElemClick('fld_E000E780.11');">
[11]<b style="margin: 20px;">CPU_globl_ie_0</b> (def=0x0)    //    The kernel C0 global interrupt enable register is used to query whether the kernel C0 global 
</li>
<li class="content" name="fld_E000E780.12" onclick="ElemClick('fld_E000E780.12');">
[12]<b style="margin: 20px;">CPU_dbg_mode_0</b> (def=0x0)    //    Kernel C0 debug mode register, which is used to query whether kernel C0 is in debug mode
</li>
<li class="content" name="fld_E000E780.13" onclick="ElemClick('fld_E000E780.13');">
[13]<b style="margin: 20px;">CPU_lock_up_0</b> (def=0x0)    //    The kernel C0 lock status register is used to query whether kernel C0 is in the locked state
</li>
<li class="content" name="fld_E000E780.14" onclick="ElemClick('fld_E000E780.14');">
[14:15]<b style="margin: 20px;">CPU_ex_state_0</b> (def=0x0)    //    The kernel C0 status register is used to obtain the running state of kernel C0
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E784"><details ontoggle="ElemCh('reg_E000E784');"><summary>0xE000E784<b style="margin: 20px;">CSTAR1</b>//   PFIC kernel status register 1</summary>
<ul>
<li class="content" name="fld_E000E784.0" onclick="ElemClick('fld_E000E784.0');">
[0:7]<b style="margin: 20px;">CPU_nest_sta_1</b> (def=0x0)    //    The nested status register of kernel C1 interrupts is used to query the nested state of kernel
</li>
<li class="content" name="fld_E000E784.8" onclick="ElemClick('fld_E000E784.8');">
[8]<b style="margin: 20px;">CPU_irq_active_1</b> (def=0x0)    //    Kernel C1 interrupt active flag register, which is used to query whether kernel C1 is process
</li>
<li class="content" name="fld_E000E784.9" onclick="ElemClick('fld_E000E784.9');">
[9]<b style="margin: 20px;">CPU_irq_pend_1</b> (def=0x0)    //    Kernel C1 interrupt pending flag register, which is used to query kernel C1 for unhandled interrupt
</li>
<li class="content" name="fld_E000E784.11" onclick="ElemClick('fld_E000E784.11');">
[11]<b style="margin: 20px;">CPU_globl_ie_1</b> (def=0x0)    //    The kernel C1 global interrupt enable register is used to query whether the kernel C1 global 
</li>
<li class="content" name="fld_E000E784.12" onclick="ElemClick('fld_E000E784.12');">
[12]<b style="margin: 20px;">CPU_dbg_mode_1</b> (def=0x0)    //    Kernel C1 debug mode register, which is used to query whether kernel C1 is in debug mode
</li>
<li class="content" name="fld_E000E784.13" onclick="ElemClick('fld_E000E784.13');">
[13]<b style="margin: 20px;">CPU_lock_up_1</b> (def=0x0)    //    The kernel C1 lock status register is used to query whether kernel C1 is in the locked state
</li>
<li class="content" name="fld_E000E784.14" onclick="ElemClick('fld_E000E784.14');">
[14:15]<b style="margin: 20px;">CPU_ex_state_1</b> (def=0x0)    //    The kernel C1 status register is used to obtain the running state of kernel C1
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EC80"><details ontoggle="ElemCh('reg_E000EC80');"><summary>0xE000EC80<b style="margin: 20px;">EENR</b>//   PFIC Event Enable Register</summary>
<ul>
<li class="content" name="fld_E000EC80.0" onclick="ElemClick('fld_E000EC80.0');">
[0:30]<b style="margin: 20px;">EVENTEN</b> (def=0x7FFFFFFF)    //    31-0 Event wake-up enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EC84"><details ontoggle="ElemCh('reg_E000EC84');"><summary>0xE000EC84<b style="margin: 20px;">EPR</b>//   PFIC Event Suspend Register</summary>
<ul>
<li class="content" name="fld_E000EC84.8" onclick="ElemClick('fld_E000EC84.8');">
[8:31]<b style="margin: 20px;">EVENT_PEND31_8</b> (def=0x0)    //    31-8 event is suspended, write 1 to clear zero
</li>
<li class="content" name="fld_E000EC84.0" onclick="ElemClick('fld_E000EC84.0');">
[0:7]<b style="margin: 20px;">EVENT_PEND7_0</b> (def=0x0)    //    7-0 Event Pending Status, Not Clearable
</li>
</ul>
</details></li>
<li class="content" name="reg_E000EC88"><details ontoggle="ElemCh('reg_E000EC88');"><summary>0xE000EC88<b style="margin: 20px;">EWUPR</b>//   PFIC Event Wake Register</summary>
<ul>
<li class="content" name="fld_E000EC88.0" onclick="ElemClick('fld_E000EC88.0');">
[0:31]<b style="margin: 20px;">EVENT_WUP</b> (def=0x0)    //    31-0 Event Wake Register
</li>
</ul>
</details></li>
<li class="content" name="reg_E000ED10"><details ontoggle="ElemCh('reg_E000ED10');"><summary>0xE000ED10<b style="margin: 20px;">SCTLR</b>//   System Control Register</summary>
<ul>
<li class="content" name="fld_E000ED10.1" onclick="ElemClick('fld_E000ED10.1');">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    system leaves the state after an interruption
</li>
<li class="content" name="fld_E000ED10.2" onclick="ElemClick('fld_E000ED10.2');">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    low power mode selection
</li>
<li class="content" name="fld_E000ED10.3" onclick="ElemClick('fld_E000ED10.3');">
[3]<b style="margin: 20px;">WFITOWFE</b> (def=0x0)    //    ues WFI as WFE
</li>
<li class="content" name="fld_E000ED10.4" onclick="ElemClick('fld_E000ED10.4');">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    SEVONPEND
</li>
<li class="content" name="fld_E000ED10.5" onclick="ElemClick('fld_E000ED10.5');">
[5]<b style="margin: 20px;">SETEVENT</b> (def=0x0)    //    set event
</li>
<li class="content" name="fld_E000ED10.16" onclick="ElemClick('fld_E000ED10.16');">
[16:23]<b style="margin: 20px;">HART_ID</b> (def=0x0)    //    Kernel ID register, which is used to obtain the kernel ID of the reader register
</li>
<li class="content" name="fld_E000ED10.31" onclick="ElemClick('fld_E000ED10.31');">
[31]<b style="margin: 20px;">SYSRST</b> (def=0x0)    //    System reset
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>
</div>

<div id="col-2">
<form style="position:fixed; top:0px; left:50%" onsubmit="event.preventDefault();">
  <input type="file" id="LoadFile" accept=".html" onchange="LoadFromFile();"/>
  <input id="url_open" placeholder="url" required="" value="">
  <button onclick="LoadHtml();">Load</button>
</form>
<H1>CMP</H1>
<ul>
</ul>

</div>


  </body>
</html>
