Classic Timing Analyzer report for gen_pulso_v
Fri Oct 23 08:44:12 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+--------------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From         ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.996 ns   ; entrada_v[1] ; sinc_v ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;              ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+--------------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To     ;
+-------+-------------------+-----------------+--------------+--------+
; N/A   ; None              ; 11.996 ns       ; entrada_v[1] ; sinc_v ;
; N/A   ; None              ; 11.334 ns       ; entrada_v[4] ; sinc_v ;
; N/A   ; None              ; 11.306 ns       ; entrada_v[5] ; sinc_v ;
; N/A   ; None              ; 11.197 ns       ; entrada_v[9] ; sinc_v ;
; N/A   ; None              ; 11.097 ns       ; entrada_v[0] ; sinc_v ;
; N/A   ; None              ; 10.903 ns       ; entrada_v[3] ; sinc_v ;
; N/A   ; None              ; 10.867 ns       ; entrada_v[7] ; sinc_v ;
; N/A   ; None              ; 10.848 ns       ; entrada_v[6] ; sinc_v ;
; N/A   ; None              ; 10.146 ns       ; entrada_v[2] ; sinc_v ;
; N/A   ; None              ; 10.090 ns       ; entrada_v[8] ; sinc_v ;
+-------+-------------------+-----------------+--------------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 23 08:44:12 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gen_pulso_v -c gen_pulso_v --timing_analysis_only
Info: Longest tpd from source pin "entrada_v[1]" to destination pin "sinc_v" is 11.996 ns
    Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_H10; Fanout = 1; PIN Node = 'entrada_v[1]'
    Info: 2: + IC(6.219 ns) + CELL(0.545 ns) = 7.617 ns; Loc. = LCCOMB_X2_Y12_N0; Fanout = 1; COMB Node = 'LessThan0~0'
    Info: 3: + IC(0.292 ns) + CELL(0.521 ns) = 8.430 ns; Loc. = LCCOMB_X2_Y12_N20; Fanout = 1; COMB Node = 'LessThan0~2'
    Info: 4: + IC(0.756 ns) + CELL(2.810 ns) = 11.996 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'sinc_v'
    Info: Total cell delay = 4.729 ns ( 39.42 % )
    Info: Total interconnect delay = 7.267 ns ( 60.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Fri Oct 23 08:44:12 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


