{"vcs1":{"timestamp_begin":1746710184.941175897, "rt":7.29, "ut":6.98, "st":0.22}}
{"vcselab":{"timestamp_begin":1746710192.308859948, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746710192.655732666, "rt":0.29, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746710184.619264180}
{"VCS_COMP_START_TIME": 1746710184.619264180}
{"VCS_COMP_END_TIME": 1746710193.013070758}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380180}}
{"vcselab": {"peak_mem": 174920}}
