<p>For the algorithms implemented in this software, please refer to the following papers: </p>
<p>
1. Wenjian Yu, Hao Zhuang, Chao Zhang, Gang Hu, Zhi Liu, "RWCap: A floating random walk solver for 3-D capacitance extraction of VLSI interconnects," IEEE Trans. Computer-Aided Design, 32(3): 353-366, 2013. [<a href="file/tcad13.pdf">pdf</a>]<br/>
2. Chao Zhang and Wenjian Yu, "Efficient space management techniques for large-scale interconnect capacitance extraction with floating random walks," IEEE Trans. Computer-Aided Design, 32(10): 1633-1637, 2013 [<a href="file/tcad13_2.pdf">pdf</a>]<br/>
3. Wenjian Yu, "RWCap2: Advanced floating random walk solver for the capacitance extraction of VLSI interconnects," in Proc. International Conference on ASIC, Shenzhen, China. Oct. 2013, pp. 162-165. (invited paper) [<a href="file/asicon13.pdf">pdf</a>]<br/>
4. Chao Zhang, Wenjian Yu, "Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm," in Proc. IEEE ASP-DAC, Singapore, Jan. 2014, 756-761. [<a href="file/aspdac14.pdf">pdf</a>]<br/>
</p>
