$date
	Mon Dec  8 17:15:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module partselect_tb $end
$var wire 4 ! low [3:0] $end
$var reg 8 " a [7:0] $end
$scope module dut $end
$var wire 8 # a [7:0] $end
$var wire 4 $ low [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1011 $
b11011011 #
b11011011 "
b1011 !
$end
#10
b1100 !
b1100 $
b111100 "
b111100 #
#20
