
*** Running vivado
    with args -log tpu_transmit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tpu_transmit.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tpu_transmit.tcl -notrace
Command: synth_design -top tpu_transmit -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.852 ; gain = 253.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:21]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit_clock' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/tpu_transmit_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit_clock' (1#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/tpu_transmit_clock_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'tpu_transmit_clock' is unconnected for instance 'tpu_transmit_clock' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:45]
WARNING: [Synth 8-7023] instance 'tpu_transmit_clock' of module 'tpu_transmit_clock' has 5 connections declared, but only 4 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:45]
INFO: [Synth 8-6157] synthesizing module 'kcu105_10gbaser' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:22]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv:21]
	Parameter SHIFT_REG_LEN bound to: 4 - type: integer 
	Parameter ACTIVE_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv:21]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen_mon_0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:24]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
	Parameter EXT_MAC_ID bound to: 48'b001100110011001100000000000000000000000000000000 
	Parameter S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_MIN_SIZE bound to: 16'b1111111111111111 
	Parameter S_AXI_BASE_ADDRESS bound to: 1151336448 - type: integer 
	Parameter DESIGN_VERSION bound to: 17110065 - type: integer 
	Parameter ONE_SEC_CLOCK_COUNT bound to: 156250000 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter S_AXI_HIGH_ADDRESS bound to: 32'b01000100101000001111111111111111 
INFO: [Synth 8-6157] synthesizing module 'axi_stream_interface' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:23]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bb_interface_fifo' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bb_interface_fifo' (3#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_interface' (4#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:23]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv:43]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen' (5#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen_mon_0' (6#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:24]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_wrapper' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mac_phy' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ch0_imp_15CV18U' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:210]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' (7#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'xgmacint' of module 'mac_phy_ten_gig_eth_mac_ch0_0' is unconnected for instance 'ten_gig_eth_mac_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:479]
WARNING: [Synth 8-7071] port 'mdio_tri' of module 'mac_phy_ten_gig_eth_mac_ch0_0' is unconnected for instance 'ten_gig_eth_mac_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:479]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_mac_ch0' of module 'mac_phy_ten_gig_eth_mac_ch0_0' has 52 connections declared, but only 50 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:479]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' (8#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rxrecclk_out' of module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' is unconnected for instance 'ten_gig_eth_pcs_pma_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:530]
WARNING: [Synth 8-7071] port 'areset_coreclk_out' of module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' is unconnected for instance 'ten_gig_eth_pcs_pma_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:530]
WARNING: [Synth 8-7071] port 'mdio_tri' of module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' is unconnected for instance 'ten_gig_eth_pcs_pma_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:530]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_pcs_pma_ch0' of module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' has 51 connections declared, but only 48 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:530]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ch0_imp_15CV18U' (9#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:210]
WARNING: [Synth 8-7071] port 'areset_clk156_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'gtrxreset_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'gttxreset_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'qpll0lock_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'qpll0outclk_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'qpll0outrefclk_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'reset_counter_done_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_awready' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_bresp' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_bvalid' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 's_axi_wready' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'txuserrdy_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'txusrclk2_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7071] port 'txusrclk_out' of module 'mac_phy_ch0_imp_15CV18U' is unconnected for instance 'mac_phy_ch0' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
WARNING: [Synth 8-7023] instance 'mac_phy_ch0' of module 'mac_phy_ch0_imp_15CV18U' has 63 connections declared, but only 45 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b0_0' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (10#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b0_0' (11#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b1_0' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (11#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b1_0' (12#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:204]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_3b101_0' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 3'b101 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (12#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_3b101_0' (13#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
WARNING: [Synth 8-7071] port 'dout' of module 'mac_phy_xlconstant_3b101_0' is unconnected for instance 'xlconstant_3b101' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:204]
WARNING: [Synth 8-7023] instance 'xlconstant_3b101' of module 'mac_phy_xlconstant_3b101_0' has 1 connections declared, but only 0 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:204]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_8b0_0' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 8'b00000000 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' (13#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_8b0_0' (14#1) [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy' (15#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_wrapper' (16#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'kcu105_10gbaser' (17#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:22]
WARNING: [Synth 8-7071] port 'tx_disable' of module 'kcu105_10gbaser' is unconnected for instance 'mainnet_down10g' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:62]
WARNING: [Synth 8-7023] instance 'mainnet_down10g' of module 'kcu105_10gbaser' has 16 connections declared, but only 15 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:62]
INFO: [Synth 8-6157] synthesizing module 'datastream_transfer' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv:25]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'datastream_transfer' (18#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv:25]
CRITICAL WARNING: [Synth 8-5972] variable 'axis_tready_10g' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:99]
INFO: [Synth 8-6157] synthesizing module 'tpu_pushstream' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:22]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/axis_fifo_t_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t' (19#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/axis_fifo_t_stub.v:6]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t8' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/axis_fifo_t8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t8' (20#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/axis_fifo_t8_stub.v:6]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:107]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:119]
INFO: [Synth 8-6157] synthesizing module 'layer1' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_transmit' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'crc_generator' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:54]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:106]
INFO: [Synth 8-6157] synthesizing module 'crc24_insert_1bit' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_insert_1bit.v:21]
INFO: [Synth 8-6157] synthesizing module 'crc24_calc_1bit' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_calc_1bit.v:21]
	Parameter CRC_INIT_VALUE bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'crc24_calc_1bit' (21#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_calc_1bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc24_insert_1bit' (22#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_insert_1bit.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'crc_generator' (23#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/rs_encoder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_encoder' (24#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/rs_encoder_stub.v:6]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
INFO: [Synth 8-6157] synthesizing module 'interleaver' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'interleaver' (25#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:21]
INFO: [Synth 8-6157] synthesizing module 'scrambler' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (26#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:21]
INFO: [Synth 8-6157] synthesizing module 'qam' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:177]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'qam' (27#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:21]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_missing' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7071] port 'event_s_input_tlast_unexpected' of module 'rs_encoder' is unconnected for instance 'rs_encoder' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
INFO: [Synth 8-6157] synthesizing module 'mac_block' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'mac_block' (28#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'layer1_transmit' (29#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (30#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_transmit' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'duc' [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_i' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_i' (31#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_q' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_q' (32#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:91]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:112]
INFO: [Synth 8-6157] synthesizing module 'mult_duc' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_duc' (33#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_duc' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_duc' (34#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_duc' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_duc' (35#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'duc_out_fifo' [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc_out_fifo' (36#1) [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-18624-DESKTOP-4A374NS/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc' (37#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'radio_transmit' (38#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'radio' (39#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv:21]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:166]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'tpu_pushstream' (40#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_pushstream.sv:22]
CRITICAL WARNING: [Synth 8-5972] variable 'axis_tready_transfer' cannot be written by both continuous and procedural assignments [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit' (41#1) [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1652.988 ; gain = 490.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.871 ; gain = 510.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.871 ; gain = 510.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1717.527 ; gain = 4.137
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/add_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/add_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sinsin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sinsin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_cossin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_cossin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/sub_duc'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/sub_duc'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_i'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_i'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].rs_encoder'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].rs_encoder'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8I'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8I'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8Q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_t8Q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[0].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[1].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[2].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[3].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[4].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[5].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[6].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tI'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tI'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tQ'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/buffer[7].axis_fifo_tQ'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_q'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/dds_125m_q'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Finished Parsing XDC File [d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Parsing XDC File [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
Finished Parsing XDC File [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tpu_transmit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tpu_transmit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2131.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.482 . Memory (MB): peak = 2131.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx' at clock pin 'm_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0' at clock pin 'dclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[0].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[1].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[2].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[3].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[4].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[5].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[6].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/buffer[7].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[7].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2148.660 ; gain = 986.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2148.660 ; gain = 986.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for refclk_n. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_n. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for refclk_p. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_p. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_rxn. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_rxn. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_rxp. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_rxp. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_txn. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_txn. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_txp. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_txp. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  d:/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /add_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_coscos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_cossin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_sincos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /mult_duc_sinsin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /sub_duc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /dds_125m_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[0].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[1].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[2].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[3].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[4].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[5].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[6].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/layer1_pushstream/layer1_transmit/\layer1_transmit_lane[7].rs_encoder . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/mac_phy_wrapper_i/mac_phy_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_1b0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_1b1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_3b101. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_8b0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_t8I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_t8Q . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[0].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[1].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[2].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[3].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[4].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[5].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[6].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_tI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/\buffer[7].axis_fifo_tQ . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /duc_out_fifo_cos. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /duc_out_fifo_sin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[0].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[1].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[2].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[3].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[4].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[5].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[6].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_pushstream/radio_pushstream/radio_transmit/\duc_transmit[7].duc /dds_125m_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tpu_transmit_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2148.660 ; gain = 986.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_pkg_state_reg' in module 'axi_stream_gen'
INFO: [Synth 8-802] inferred FSM for state register 'tg_config_ch_state_reg' in module 'kcu105_10gbaser'
INFO: [Synth 8-802] inferred FSM for state register 'tranfer_state_right_reg' in module 'datastream_transfer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE2 |                              010 |                 0000000000000010
                 iSTATE1 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_pkg_state_reg' using encoding 'sequential' in module 'axi_stream_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tg_config_ch_state_reg' using encoding 'sequential' in module 'kcu105_10gbaser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                                0 |                 0000000000000000
                 iSTATE3 |                                1 |                 0000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tranfer_state_right_reg' using encoding 'sequential' in module 'datastream_transfer'
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 2148.660 ; gain = 986.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 34    
	   2 Input   13 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 24    
	   2 Input    8 Bit       Adders := 123   
	   2 Input    6 Bit       Adders := 2720  
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 120   
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 93    
	               15 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 64    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 122   
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 57    
	                1 Bit    Registers := 212   
+---RAMs : 
	               1K Bit	(239 X 8 bit)          RAMs := 8     
	               1K Bit	(236 X 8 bit)          RAMs := 16    
	               1K Bit	(255 X 8 bit)          RAMs := 8     
+---Muxes : 
	   2 Input 2040 Bit        Muxes := 16    
	   2 Input   64 Bit        Muxes := 2     
	   3 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 8     
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 33    
	   4 Input   16 Bit        Muxes := 32    
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 81    
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 13    
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 262   
	   4 Input    2 Bit        Muxes := 57    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 579   
	   4 Input    1 Bit        Muxes := 145   
	   8 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2039] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2038] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2037] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2036] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2035] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2034] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2033] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2031] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2030] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2029] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2028] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2027] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2026] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2025] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2023] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2022] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2021] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2020] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2019] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2018] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2017] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2015] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2014] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2013] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2012] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2011] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2010] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2009] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2007] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2006] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2005] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2004] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2003] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2002] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2001] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1999] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1998] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1997] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1996] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1995] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1994] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1993] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1991] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1990] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1989] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1988] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1987] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1986] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1985] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1983] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1982] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1981] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1980] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1979] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1978] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1977] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1975] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1974] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1973] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1972] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1971] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1970] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1969] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1967] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1966] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1965] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1964] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1963] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1962] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1961] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1959] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1958] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1957] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1956] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1955] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1954] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1953] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1951] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1950] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1949] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1948] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1947] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1946] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1945] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1943] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1942] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1941] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1940] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1939] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1938] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1937] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1935] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1934] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1933] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1932] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1931] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1930] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1929] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1927] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1926] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[15]' (FDRE) to 'axi_out_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[14]' (FDRE) to 'axi_out_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[12]' (FDRE) to 'axi_out_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[13]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[8]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[9]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[10]' (FDRE) to 'axi_out_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[11]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[2]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[3]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[6]' (FDRE) to 'axi_out_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[7]' (FDRE) to 'axi_out_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_out_state_reg[4]' (FDRE) to 'axi_out_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_out_state_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[8]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[9]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[10]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[11]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[12]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[13]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_in_i_reg[14]' (FDR) to 'axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[0]' (FDR) to 'm_axis_outputI_tdata_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[3]' (FDR) to 'm_axis_outputQ_tdata_8_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[4]' (FDR) to 'm_axis_outputQ_tdata_8_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[5]' (FDR) to 'm_axis_outputQ_tdata_8_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_8_reg[6]' (FDR) to 'm_axis_outputQ_tdata_8_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[3]' (FDR) to 'm_axis_outputI_tdata_8_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[4]' (FDR) to 'm_axis_outputI_tdata_8_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[5]' (FDR) to 'm_axis_outputI_tdata_8_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_8_reg[6]' (FDR) to 'm_axis_outputI_tdata_8_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[0]' (FDR) to 'm_axis_outputI_tdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[3]' (FDR) to 'm_axis_outputQ_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[4]' (FDR) to 'm_axis_outputQ_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[5]' (FDR) to 'm_axis_outputQ_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[6]' (FDR) to 'm_axis_outputQ_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[7]' (FDR) to 'm_axis_outputQ_tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[8]' (FDR) to 'm_axis_outputQ_tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[9]' (FDR) to 'm_axis_outputQ_tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[10]' (FDR) to 'm_axis_outputQ_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[11]' (FDR) to 'm_axis_outputQ_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[12]' (FDR) to 'm_axis_outputQ_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[13]' (FDR) to 'm_axis_outputQ_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputQ_tdata_reg[14]' (FDR) to 'm_axis_outputQ_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[3]' (FDR) to 'm_axis_outputI_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[4]' (FDR) to 'm_axis_outputI_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[5]' (FDR) to 'm_axis_outputI_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[6]' (FDR) to 'm_axis_outputI_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[7]' (FDR) to 'm_axis_outputI_tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[8]' (FDR) to 'm_axis_outputI_tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[9]' (FDR) to 'm_axis_outputI_tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[10]' (FDR) to 'm_axis_outputI_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[11]' (FDR) to 'm_axis_outputI_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[12]' (FDR) to 'm_axis_outputI_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[13]' (FDR) to 'm_axis_outputI_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_axis_outputI_tdata_reg[14]' (FDR) to 'm_axis_outputI_tdata_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:47 . Memory (MB): peak = 2148.660 ; gain = 986.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                 | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[0][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[1][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[2][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[3][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[4][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[5][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[6][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[7][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:03:13 . Memory (MB): peak = 2148.660 ; gain = 986.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:23 . Memory (MB): peak = 2148.660 ; gain = 986.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                 | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_out_reg                                                | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_in_reg                                                 | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | Scrambler_input_reg                                             | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | rand_data_reg                                                   | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[0][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[1][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[2][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[3][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[4][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[5][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[6][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[7][197]                                         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[5].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[6].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit                                                | radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
+------------------------------------------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:35 ; elapsed = 00:04:09 . Memory (MB): peak = 2441.684 ; gain = 1279.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:57 ; elapsed = 00:04:32 . Memory (MB): peak = 2510.676 ; gain = 1348.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 00:04:33 . Memory (MB): peak = 2510.676 ; gain = 1348.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:17 ; elapsed = 00:04:52 . Memory (MB): peak = 2510.676 ; gain = 1348.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:18 ; elapsed = 00:04:53 . Memory (MB): peak = 2510.676 ; gain = 1348.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:23 ; elapsed = 00:04:59 . Memory (MB): peak = 2510.676 ; gain = 1348.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:24 ; elapsed = 00:04:59 . Memory (MB): peak = 2510.676 ; gain = 1348.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tpu_transmit | mainnet_down10g/reset_pulse_reg[0]                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|tpu_transmit | tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].scrambler/s_reg[9] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+-------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |tpu_transmit_clock                |         1|
|2     |bb_interface_fifo                 |         2|
|3     |mac_phy_ten_gig_eth_mac_ch0_0     |         1|
|4     |mac_phy_ten_gig_eth_pcs_pma_ch0_0 |         1|
|5     |axis_fifo_t                       |        16|
|6     |axis_fifo_t8                      |        16|
|7     |rs_encoder                        |         8|
|8     |dds_125m_i                        |         8|
|9     |dds_125m_q                        |         8|
|10    |mult_duc                          |        32|
|11    |sub_duc                           |         8|
|12    |add_duc                           |         8|
|13    |duc_out_fifo                      |        16|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |add_duc                         |     1|
|2     |add_duc_                        |     7|
|9     |axis_fifo_t                     |     1|
|10    |axis_fifo_t8                    |     1|
|11    |axis_fifo_t8_                   |    15|
|26    |axis_fifo_t_                    |    15|
|41    |bb_interface_fifo               |     1|
|42    |bb_interface_fifo_              |     1|
|43    |dds_125m_i                      |     1|
|44    |dds_125m_i_                     |     7|
|51    |dds_125m_q                      |     1|
|52    |dds_125m_q_                     |     7|
|59    |duc_out_fifo                    |     1|
|60    |duc_out_fifo_                   |    15|
|75    |mac_phy_ten_gig_eth_mac_ch0     |     1|
|76    |mac_phy_ten_gig_eth_pcs_pma_ch0 |     1|
|77    |mult_duc                        |     1|
|78    |mult_duc_                       |    31|
|109   |rs_encoder                      |     1|
|110   |rs_encoder_                     |     7|
|117   |sub_duc                         |     1|
|118   |sub_duc_                        |     7|
|125   |tpu_transmit_clock              |     1|
|126   |CARRY8                          |    36|
|127   |LUT1                            |   143|
|128   |LUT2                            |  6809|
|129   |LUT3                            | 34721|
|130   |LUT4                            |  2158|
|131   |LUT5                            | 12798|
|132   |LUT6                            | 24704|
|133   |MUXF7                           |  5304|
|134   |MUXF8                           |  2088|
|135   |RAM128X1D                       |   128|
|136   |RAM16X1D                        |   192|
|137   |RAM32X1D                        |   128|
|138   |RAM64M8                         |   192|
|139   |RAM64X1D                        |   320|
|140   |SRL16E                          |    17|
|141   |FDCE                            |   264|
|142   |FDRE                            | 35459|
|143   |FDSE                            |   118|
|144   |IBUF                            |     1|
|145   |OBUF                            |   288|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:24 ; elapsed = 00:04:59 . Memory (MB): peak = 2510.676 ; gain = 1348.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:43 ; elapsed = 00:04:35 . Memory (MB): peak = 2510.676 ; gain = 872.305
Synthesis Optimization Complete : Time (s): cpu = 00:04:24 ; elapsed = 00:05:01 . Memory (MB): peak = 2510.676 ; gain = 1348.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2510.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 961 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 192 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 320 instances

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 257 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:58 ; elapsed = 00:05:34 . Memory (MB): peak = 2510.676 ; gain = 1389.918
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/tpu_transmit.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2510.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file tpu_transmit_utilization_synth.rpt -pb tpu_transmit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 17:22:04 2020...
