{
  "main": {
    "id": "c64ba134f9c25cce",
    "type": "split",
    "children": [
      {
        "id": "bfe4b667aa288570",
        "type": "leaf",
        "state": {
          "type": "markdown",
          "state": {
            "file": "CPE301/FPGAs/Verilog.md",
            "mode": "source"
          }
        }
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "7e19d230ad79b097",
    "type": "split",
    "children": [
      {
        "id": "882b663b864666a4",
        "type": "tabs",
        "children": [
          {
            "id": "e590fc5c0653876e",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {}
            }
          },
          {
            "id": "7c9aed0c525705b7",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 220,
    "collapsed": true
  },
  "right": {
    "id": "765ca1a163d55657",
    "type": "split",
    "children": [
      {
        "id": "b110354524dce429",
        "type": "tabs",
        "children": [
          {
            "id": "5ba58707c4995694",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "CPE301/FPGAs/Verilog.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": true,
                "unlinkedCollapsed": false
              }
            }
          },
          {
            "id": "682b5a196e575548",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {}
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "horizontal",
    "width": 369.5
  },
  "active": "bfe4b667aa288570",
  "lastOpenFiles": [
    "CPE301/FPGAs/Verilog.md",
    "CPE301/Tools/Programming Tools.md",
    "CPE301/AVR Programming/Arduino 2560 Pin Out.md",
    "Untitled Notebook-2.jpg",
    "SCR-20220308-o71.png",
    "SCR-20220308-o4j.png",
    "Pasted image 20220308173451.png",
    "Pasted image 20220308171222.png",
    "Pasted image 20220308170925.png",
    "CPE301/CPE 301 Test Your Understanding of Basic Electronics.md"
  ]
}