//
// Created by flo on 21.05.20.
//

#include "translate_loadstore.hpp"
#include "register.h"

/**
* Translate the LB instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_LB(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate LB…\n");
}

/**
* Translate the LH instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_LH(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate LH…\n");
}

/**
* Translate the LW instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_LW(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate LW…\n");
}

/**
* Translate the LBU instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_LBU(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate LBU…\n");
}

/**
* Translate the LHU instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_LHU(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate LHU…\n");
}

/**
* Translate the SB instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_SB(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate SB…\n");
}

/**
* Translate the SH instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_SH(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate SH…\n");
}

/**
* Translate the SW instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_SW(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate SW…\n");
}

/**
* Translate the LWU instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_LWU(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate LWU…\n");
}

/**
* Translate the LD instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_LD(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate LD…\n");
}

/**
* Translate the SD instruction.
* Description
* @param instr the RISC-V instruction to translate
* @param r_info the runtime register mapping (RISC-V -> x86)
*/
void translate_SD(const t_risc_instr &instr, const register_info &r_info) {
    log_verbose("Translate SD…\n");
}