test _synth/mult_rtl_synth_tech_mapped.v -verilog -top mult_rtl -lib _atglib -dofile atpg_no_chain.do
