Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 20 10:36:20 2024
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file impl_top_methodology_drc_routed.rpt -pb impl_top_methodology_drc_routed.pb -rpx impl_top_methodology_drc_routed.rpx
| Design       : impl_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 82
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 78         |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.403 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.477 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.556 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.618 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.634 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.646 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[is_tail]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.708 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.733 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[is_head]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.849 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[3].acc_seg/o_val_reg[val][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.939 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.960 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/curr_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.560 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.628 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.661 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[is_tail]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[is_head]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.898 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.903 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.060 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.066 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.223 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[4].acc_seg/o_val_reg[val][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -4.510 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -4.628 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[is_head]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -4.689 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -4.790 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -4.799 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -4.805 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -4.901 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[is_tail]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -4.905 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[5].acc_seg/o_val_reg[val][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -5.809 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -5.905 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -5.934 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -5.976 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.015 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.048 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.119 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.143 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[val][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.178 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[is_head]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.308 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[6].acc_seg/o_val_reg[is_tail]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -7.446 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -7.574 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -7.624 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -7.626 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -7.627 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -7.633 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[is_head]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -7.661 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -7.668 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -7.752 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[val][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -7.813 ns between acc_buff/add_gen[6].add_unit/o_pop_reg/C (clocked by sys_clk_pin) and acc_buff/seg_gen[7].acc_seg/o_val_reg[is_tail]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on o_TxD relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>


