#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 14 15:52:35 2024
# Process ID: 8160
# Current directory: C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log pong.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pong.tcl
# Log file: C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.runs/synth_1/pong.vds
# Journal file: C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pong.tcl -notrace
Command: synth_design -top pong -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9164 
WARNING: [Synth 8-992] rst is already implicitly declared earlier [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/game_logic.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.047 ; gain = 111.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pong' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/pong.v:3]
	Parameter SCORE_SCALE bound to: 4 - type: integer 
	Parameter p1_starting_x bound to: 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101010 
	Parameter p1_starting_y bound to: 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000 
	Parameter p2_starting_x bound to: 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010010 
INFO: [Synth 8-6157] synthesizing module 'nes_controller' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/controller.v:3]
	Parameter latch_en bound to: 4'b0000 
	Parameter read_data bound to: 4'b0001 
	Parameter null_state bound to: 4'b0010 
	Parameter clk12us bound to: 1200 - type: integer 
	Parameter clk6us bound to: 600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock60hz' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/clock60hz.v:23]
	Parameter DIVIDE_BY bound to: 1666666 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock60hz' (1#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/clock60hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nes_controller' (2#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'game_logic' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/game_logic.v:1]
	Parameter X_MAX bound to: 64000 - type: integer 
	Parameter Y_MAX bound to: 48000 - type: integer 
	Parameter BALL_START_X bound to: 32000 - type: integer 
	Parameter BALL_START_Y bound to: 24000 - type: integer 
	Parameter BALL_HALF_WIDTH bound to: 500 - type: integer 
	Parameter LEFT_BORDER bound to: 500 - type: integer 
	Parameter RIGHT_BORDER bound to: 63500 - type: integer 
	Parameter TOP_BORDER bound to: 500 - type: integer 
	Parameter BOTTOM_BORDER bound to: 47500 - type: integer 
	Parameter MAX_SCORE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'paddle' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:23]
	Parameter X_POS bound to: 8000 - type: integer 
	Parameter Y_MAX bound to: 48000 - type: integer 
	Parameter Y_START bound to: 24000 - type: integer 
	Parameter HALF_WIDTH bound to: 500 - type: integer 
	Parameter HALF_HEIGHT bound to: 2500 - type: integer 
	Parameter BALL_HALF_WIDTH bound to: 500 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bounce_dist_reg was removed.  [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:81]
INFO: [Synth 8-6155] done synthesizing module 'paddle' (3#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:23]
INFO: [Synth 8-6157] synthesizing module 'paddle__parameterized0' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:23]
	Parameter X_POS bound to: 56000 - type: integer 
	Parameter Y_MAX bound to: 48000 - type: integer 
	Parameter Y_START bound to: 24000 - type: integer 
	Parameter HALF_WIDTH bound to: 500 - type: integer 
	Parameter HALF_HEIGHT bound to: 2500 - type: integer 
	Parameter BALL_HALF_WIDTH bound to: 500 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bounce_dist_reg was removed.  [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:81]
INFO: [Synth 8-6155] done synthesizing module 'paddle__parameterized0' (3#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_logic' (4#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/game_logic.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock25mhz' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/clock25_mhz.v:23]
	Parameter DIVIDE_BY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock25mhz' (5#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/clock25_mhz.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_pixel_map' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/digit_pixel_map.v:1]
INFO: [Synth 8-6155] done synthesizing module 'digit_pixel_map' (6#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/digit_pixel_map.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'digit_index' does not match port width (4) of module 'digit_pixel_map' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/pong.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'digit_index' does not match port width (4) of module 'digit_pixel_map' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/pong.v:92]
INFO: [Synth 8-6157] synthesizing module 'Vga' [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/vga.v:1]
	Parameter hVisiblePixels bound to: 16'b0000001010000000 
	Parameter hBackPorchPixels bound to: 8'b00010000 
	Parameter hSyncPixels bound to: 8'b01100000 
	Parameter hFrontPorchPixels bound to: 8'b00110000 
	Parameter hTotalPixels bound to: 16'b0000001100100000 
	Parameter vVisibleLines bound to: 16'b0000000111100000 
	Parameter vBackPorchLines bound to: 8'b00100001 
	Parameter vSyncLines bound to: 8'b00000010 
	Parameter vFrontPorchLines bound to: 8'b00001010 
	Parameter vTotalLines bound to: 16'b0000001000001101 
INFO: [Synth 8-6155] done synthesizing module 'Vga' (7#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pong' (8#1) [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/pong.v:3]
WARNING: [Synth 8-3331] design pong has unconnected port btn_down
WARNING: [Synth 8-3331] design pong has unconnected port btn_up
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.043 ; gain = 150.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.043 ; gain = 150.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.043 ; gain = 150.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 748.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 748.223 ; gain = 491.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 748.223 ; gain = 491.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 748.223 ; gain = 491.297
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "latch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nes_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_tick_max_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_tick_max_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 748.223 ; gain = 491.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |paddle__GB0                 |           1|     14718|
|2     |paddle__GB1                 |           1|      5308|
|3     |paddle__parameterized0__GB0 |           1|     14729|
|4     |paddle__parameterized0__GB1 |           1|      5308|
|5     |game_logic__GC0             |           1|      8516|
|6     |pong__GC0                   |           1|      7691|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    105 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 36    
	   3 Input     32 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Multipliers : 
	                 4x32  Multipliers := 4     
	                32x32  Multipliers := 4     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     27 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pong 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    105 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     17 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
Module paddle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
+---Multipliers : 
	                 4x32  Multipliers := 2     
	                32x32  Multipliers := 2     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module paddle__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
+---Multipliers : 
	                 4x32  Multipliers := 2     
	                32x32  Multipliers := 2     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module game_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
Module clock60hz__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nes_controller__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module clock60hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nes_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module clock25mhz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:85]
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:91]
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:85]
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.srcs/sources_1/new/paddle.v:91]
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: Generating DSP ball_tick_max_x3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
DSP Report: operator ball_tick_max_x3 is absorbed into DSP ball_tick_max_x3.
WARNING: [Synth 8-3331] design pong has unconnected port btn_down
WARNING: [Synth 8-3331] design pong has unconnected port btn_up
INFO: [Synth 8-3886] merging instance 'paddle1i_1/ball_tick_max_x_reg[27]' (FDR) to 'paddle1i_1/ball_tick_max_x_reg[28]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/ball_tick_max_x_reg[28]' (FDR) to 'paddle1i_1/ball_tick_max_x_reg[29]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/ball_tick_max_x_reg[29]' (FDR) to 'paddle1i_1/ball_tick_max_x_reg[30]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/ball_tick_max_x_reg[30]' (FDR) to 'paddle1i_1/ball_tick_max_x_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (paddle1i_1/\ball_tick_max_x_reg[31] )
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[1]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[2]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[3]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[4]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[5]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[6]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[7]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[8]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[9]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[10]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[11]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[12]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[13]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[14]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[15]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[16]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[17]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[18]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[19]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[20]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[21]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[22]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[23]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[24]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[25]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[26]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[27]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[28]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[29]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle1i_1/vel_y_reg[30]' (FDS) to 'paddle1i_1/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/ball_tick_max_x_reg[27]' (FDR) to 'paddle2i_3/ball_tick_max_x_reg[28]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/ball_tick_max_x_reg[28]' (FDR) to 'paddle2i_3/ball_tick_max_x_reg[29]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/ball_tick_max_x_reg[29]' (FDR) to 'paddle2i_3/ball_tick_max_x_reg[30]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/ball_tick_max_x_reg[30]' (FDR) to 'paddle2i_3/ball_tick_max_x_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (paddle2i_3/\ball_tick_max_x_reg[31] )
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[1]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[2]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[3]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[4]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[5]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[6]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[7]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[8]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[9]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[10]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[11]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[12]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[13]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[14]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[15]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[16]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[17]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[18]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[19]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[20]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[21]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[22]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[23]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[24]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[25]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[26]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[27]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[28]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[29]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'paddle2i_3/vel_y_reg[30]' (FDS) to 'paddle2i_3/vel_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[31]' (FDRE) to 'gamei_5/velX_reg[30]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[30]' (FDRE) to 'gamei_5/velX_reg[28]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[28]' (FDRE) to 'gamei_5/velX_reg[29]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[29]' (FDRE) to 'gamei_5/velX_reg[24]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[24]' (FDRE) to 'gamei_5/velX_reg[25]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[25]' (FDRE) to 'gamei_5/velX_reg[26]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[26]' (FDRE) to 'gamei_5/velX_reg[27]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[27]' (FDRE) to 'gamei_5/velX_reg[22]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[22]' (FDRE) to 'gamei_5/velX_reg[23]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[23]' (FDRE) to 'gamei_5/velX_reg[16]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[16]' (FDRE) to 'gamei_5/velX_reg[17]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[17]' (FDRE) to 'gamei_5/velX_reg[18]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[18]' (FDRE) to 'gamei_5/velX_reg[19]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[19]' (FDRE) to 'gamei_5/velX_reg[20]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[20]' (FDRE) to 'gamei_5/velX_reg[21]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[21]' (FDRE) to 'gamei_5/velX_reg[14]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[14]' (FDRE) to 'gamei_5/velX_reg[15]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[15]' (FDRE) to 'gamei_5/velX_reg[12]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[12]' (FDRE) to 'gamei_5/velX_reg[13]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[13]' (FDRE) to 'gamei_5/velX_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gamei_5/\velX_reg[0] )
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[1]' (FDRE) to 'gamei_5/velX_reg[2]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[2]' (FDRE) to 'gamei_5/velX_reg[3]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[3]' (FDRE) to 'gamei_5/velX_reg[4]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[4]' (FDRE) to 'gamei_5/velX_reg[5]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[5]' (FDRE) to 'gamei_5/velX_reg[6]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[6]' (FDRE) to 'gamei_5/velX_reg[7]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[7]' (FDRE) to 'gamei_5/velX_reg[8]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[8]' (FDRE) to 'gamei_5/velX_reg[9]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[9]' (FDRE) to 'gamei_5/velX_reg[10]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velX_reg[10]' (FDRE) to 'gamei_5/velX_reg[11]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velY_reg[1]' (FDRE) to 'gamei_5/velY_reg[31]'
INFO: [Synth 8-3886] merging instance 'gamei_5/velY_reg[2]' (FDRE) to 'gamei_5/velY_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gamei_5/\ball_tick_max_x_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 748.223 ; gain = 491.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pong        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pong        | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |paddle__GB0                 |           1|      8472|
|2     |paddle__GB1                 |           1|      3627|
|3     |paddle__parameterized0__GB0 |           1|      8481|
|4     |paddle__parameterized0__GB1 |           1|      3627|
|5     |game_logic__GC0             |           1|      8508|
|6     |pong__GC0                   |           1|      1999|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 813.773 ; gain = 556.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 816.176 ; gain = 559.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |paddle__GB0                 |           1|      8472|
|2     |paddle__GB1                 |           1|      3627|
|3     |paddle__parameterized0__GB0 |           1|      8481|
|4     |paddle__parameterized0__GB1 |           1|      3627|
|5     |game_logic__GC0             |           1|      8508|
|6     |pong__GC0                   |           1|      1985|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |  2940|
|3     |DSP48E1 |    12|
|4     |LUT1    |   868|
|5     |LUT2    |  1670|
|6     |LUT3    |  7594|
|7     |LUT4    |  1516|
|8     |LUT5    |   761|
|9     |LUT6    |   777|
|10    |FDRE    |   647|
|11    |FDSE    |    47|
|12    |IBUF    |     3|
|13    |OBUF    |     9|
+------+--------+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       | 16846|
|2     |  controller1   |nes_controller         |   129|
|3     |    clk60hz     |clock60hz_1            |    64|
|4     |  controller2   |nes_controller_0       |   129|
|5     |    clk60hz     |clock60hz              |    64|
|6     |  display       |Vga                    |   601|
|7     |  game          |game_logic             | 12430|
|8     |    paddle1     |paddle                 |  5192|
|9     |    paddle2     |paddle__parameterized0 |  5162|
|10    |  pixel_clk_div |clock25mhz             |    42|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 852.254 ; gain = 595.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 852.254 ; gain = 254.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 852.254 ; gain = 595.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2955 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 43 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 852.254 ; gain = 608.375
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/ConnorRonan/git_final_project/M152a-P4/final_project/final_project.runs/synth_1/pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pong_utilization_synth.rpt -pb pong_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 852.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 15:53:36 2024...
