Timing Analyzer report for pcie_example
Thu Mar 21 08:03:25 2024
Quartus Prime Version 23.4.1 Build 205 02/08/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Setup Data Delay Summary
 14. Recovery Data Delay Summary
 15. Minimum Pulse Width Summary
 16. Max Skew Summary Slow fix4 100C Model
 17. Max Skew Summary Slow fix4 0C Model
 18. Max Skew Summary Fast fix4 0C Model
 19. Max Skew Summary Fast fix4 100C Model
 20. Net Delay Summary
 21. Metastability Summary Slow fix4 100C Model
 22. Metastability Summary Slow fix4 0C Model
 23. Metastability Summary Fast fix4 0C Model
 24. Metastability Summary Fast fix4 100C Model
 25. Setup Transfers
 26. Hold Transfers
 27. Recovery Transfers
 28. Removal Transfers
---- Setup Reports ----
     ---- u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk Reports ----
           29. Command Info
           30. Summary of Paths
           31. Path #1: Setup slack is 0.233 
           32. Path #2: Setup slack is 0.233 
           33. Path #3: Setup slack is 0.243 
           34. Path #4: Setup slack is 0.271 
           35. Path #5: Setup slack is 0.281 
           36. Path #6: Setup slack is 0.281 
           37. Path #7: Setup slack is 0.293 
           38. Path #8: Setup slack is 0.307 
           39. Path #9: Setup slack is 0.310 
           40. Path #10: Setup slack is 0.310 
     ---- u0|iopll0|iopll_0_outclk1 Reports ----
           41. Command Info
           42. Summary of Paths
           43. Path #1: Setup slack is 0.238 
           44. Path #2: Setup slack is 0.238 
           45. Path #3: Setup slack is 0.238 
           46. Path #4: Setup slack is 0.238 
           47. Path #5: Setup slack is 0.238 
           48. Path #6: Setup slack is 0.238 
           49. Path #7: Setup slack is 0.238 
           50. Path #8: Setup slack is 0.238 
           51. Path #9: Setup slack is 0.238 
           52. Path #10: Setup slack is 0.238 
     ---- u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
           53. Command Info
           54. Summary of Paths
           55. Path #1: Setup slack is 2.488 
           56. Path #2: Setup slack is 2.488 
           57. Path #3: Setup slack is 2.488 
           58. Path #4: Setup slack is 2.488 
           59. Path #5: Setup slack is 2.488 
           60. Path #6: Setup slack is 2.488 
           61. Path #7: Setup slack is 2.488 
           62. Path #8: Setup slack is 2.488 
           63. Path #9: Setup slack is 2.488 
           64. Path #10: Setup slack is 2.488 
     ---- u0|dut|intel_pcie_gts_0_avmm_clock0 Reports ----
           65. Command Info
           66. Summary of Paths
           67. Path #1: Setup slack is 5.963 
           68. Path #2: Setup slack is 5.965 
           69. Path #3: Setup slack is 5.982 
           70. Path #4: Setup slack is 5.991 
           71. Path #5: Setup slack is 6.189 
           72. Path #6: Setup slack is 6.273 
           73. Path #7: Setup slack is 6.281 
           74. Path #8: Setup slack is 6.439 
           75. Path #9: Setup slack is 6.446 
           76. Path #10: Setup slack is 6.480 
---- Hold Reports ----
     ---- u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
           77. Command Info
           78. Summary of Paths
           79. Path #1: Hold slack is 0.045 
           80. Path #2: Hold slack is 0.049 
           81. Path #3: Hold slack is 0.049 
           82. Path #4: Hold slack is 0.049 
           83. Path #5: Hold slack is 0.050 
           84. Path #6: Hold slack is 0.051 
           85. Path #7: Hold slack is 0.051 
           86. Path #8: Hold slack is 0.051 
           87. Path #9: Hold slack is 0.051 
           88. Path #10: Hold slack is 0.051 
     ---- u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk Reports ----
           89. Command Info
           90. Summary of Paths
           91. Path #1: Hold slack is 0.060 
           92. Path #2: Hold slack is 0.061 
           93. Path #3: Hold slack is 0.063 
           94. Path #4: Hold slack is 0.065 
           95. Path #5: Hold slack is 0.065 
           96. Path #6: Hold slack is 0.067 
           97. Path #7: Hold slack is 0.067 
           98. Path #8: Hold slack is 0.068 
           99. Path #9: Hold slack is 0.069 
          100. Path #10: Hold slack is 0.069 
     ---- u0|iopll0|iopll_0_outclk1 Reports ----
          101. Command Info
          102. Summary of Paths
          103. Path #1: Hold slack is 0.114 
          104. Path #2: Hold slack is 0.116 
          105. Path #3: Hold slack is 0.116 
          106. Path #4: Hold slack is 0.119 
          107. Path #5: Hold slack is 0.119 
          108. Path #6: Hold slack is 0.119 
          109. Path #7: Hold slack is 0.120 
          110. Path #8: Hold slack is 0.120 
          111. Path #9: Hold slack is 0.120 
          112. Path #10: Hold slack is 0.120 
     ---- u0|dut|intel_pcie_gts_0_avmm_clock0 Reports ----
          113. Command Info
          114. Summary of Paths
          115. Path #1: Hold slack is 0.119 
          116. Path #2: Hold slack is 0.123 
          117. Path #3: Hold slack is 0.123 
          118. Path #4: Hold slack is 0.124 
          119. Path #5: Hold slack is 0.124 
          120. Path #6: Hold slack is 0.125 
          121. Path #7: Hold slack is 0.127 
          122. Path #8: Hold slack is 0.127 
          123. Path #9: Hold slack is 0.128 
          124. Path #10: Hold slack is 0.128 
---- Recovery Reports ----
     ---- u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk Reports ----
          125. Command Info
          126. Summary of Paths
          127. Path #1: Recovery slack is -86.604 (VIOLATED)
          128. Path #2: Recovery slack is -86.603 (VIOLATED)
          129. Path #3: Recovery slack is -86.590 (VIOLATED)
          130. Path #4: Recovery slack is -86.588 (VIOLATED)
          131. Path #5: Recovery slack is -86.573 (VIOLATED)
          132. Path #6: Recovery slack is -86.560 (VIOLATED)
          133. Path #7: Recovery slack is 0.676 
          134. Path #8: Recovery slack is 0.685 
          135. Path #9: Recovery slack is 0.689 
          136. Path #10: Recovery slack is 0.704 
     ---- u0|iopll0|iopll_0_outclk1 Reports ----
          137. Command Info
          138. Summary of Paths
          139. Path #1: Recovery slack is 0.083 
          140. Path #2: Recovery slack is 0.097 
          141. Path #3: Recovery slack is 0.098 
          142. Path #4: Recovery slack is 0.129 
          143. Path #5: Recovery slack is 0.142 
          144. Path #6: Recovery slack is 0.142 
          145. Path #7: Recovery slack is 0.318 
          146. Path #8: Recovery slack is 0.319 
          147. Path #9: Recovery slack is 0.319 
          148. Path #10: Recovery slack is 0.319 
     ---- u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
          149. Command Info
          150. Summary of Paths
          151. Path #1: Recovery slack is 3.621 
          152. Path #2: Recovery slack is 3.621 
          153. Path #3: Recovery slack is 3.622 
          154. Path #4: Recovery slack is 3.622 
          155. Path #5: Recovery slack is 3.622 
          156. Path #6: Recovery slack is 3.622 
          157. Path #7: Recovery slack is 3.622 
          158. Path #8: Recovery slack is 3.622 
          159. Path #9: Recovery slack is 3.786 
          160. Path #10: Recovery slack is 3.786 
---- Removal Reports ----
     ---- u0|iopll0|iopll_0_outclk1 Reports ----
          161. Command Info
          162. Summary of Paths
          163. Path #1: Removal slack is -95.145 (VIOLATED)
          164. Path #2: Removal slack is -94.644 (VIOLATED)
          165. Path #3: Removal slack is -94.644 (VIOLATED)
          166. Path #4: Removal slack is -94.640 (VIOLATED)
          167. Path #5: Removal slack is -94.639 (VIOLATED)
          168. Path #6: Removal slack is -94.258 (VIOLATED)
          169. Path #7: Removal slack is -94.255 (VIOLATED)
          170. Path #8: Removal slack is -94.253 (VIOLATED)
          171. Path #9: Removal slack is -94.250 (VIOLATED)
          172. Path #10: Removal slack is -94.245 (VIOLATED)
     ---- u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk Reports ----
          173. Command Info
          174. Summary of Paths
          175. Path #1: Removal slack is 0.192 
          176. Path #2: Removal slack is 0.194 
          177. Path #3: Removal slack is 0.194 
          178. Path #4: Removal slack is 0.194 
          179. Path #5: Removal slack is 0.194 
          180. Path #6: Removal slack is 0.194 
          181. Path #7: Removal slack is 0.195 
          182. Path #8: Removal slack is 0.195 
          183. Path #9: Removal slack is 0.196 
          184. Path #10: Removal slack is 0.197 
     ---- u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
          185. Command Info
          186. Summary of Paths
          187. Path #1: Removal slack is 0.289 
          188. Path #2: Removal slack is 0.291 
          189. Path #3: Removal slack is 0.295 
          190. Path #4: Removal slack is 0.296 
          191. Path #5: Removal slack is 0.296 
          192. Path #6: Removal slack is 0.297 
          193. Path #7: Removal slack is 0.297 
          194. Path #8: Removal slack is 0.297 
          195. Path #9: Removal slack is 0.300 
          196. Path #10: Removal slack is 0.300 
---- Setup Data Delay Reports ----
     ---- u0|iopll0|iopll_0_outclk1 Reports ----
          197. Command Info
          198. Summary of Paths
          199. Path #1: Setup slack is -0.215 (VIOLATED)
          200. Path #2: Setup slack is -0.048 (VIOLATED)
          201. Path #3: Setup slack is -0.031 (VIOLATED)
          202. Path #4: Setup slack is 0.307 
          203. Path #5: Setup slack is 0.398 
          204. Path #6: Setup slack is 0.417 
          205. Path #7: Setup slack is 0.553 
          206. Path #8: Setup slack is 0.707 
          207. Path #9: Setup slack is 0.708 
          208. Path #10: Setup slack is 0.719 
     ---- u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk Reports ----
          209. Command Info
          210. Summary of Paths
          211. Path #1: Setup slack is 1.701 
     ---- u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
          212. Command Info
          213. Summary of Paths
          214. Path #1: Setup slack is 4.230 
          215. Path #2: Setup slack is 4.302 
          216. Path #3: Setup slack is 4.310 
          217. Path #4: Setup slack is 4.362 
          218. Path #5: Setup slack is 4.382 
          219. Path #6: Setup slack is 4.400 
          220. Path #7: Setup slack is 4.405 
          221. Path #8: Setup slack is 4.431 
          222. Path #9: Setup slack is 4.437 
          223. Path #10: Setup slack is 4.438 
     ---- u0|dut|intel_pcie_gts_0_avmm_clock0 Reports ----
          224. Command Info
          225. Summary of Paths
          226. Path #1: Setup slack is 6.494 
          227. Path #2: Setup slack is 6.537 
          228. Path #3: Setup slack is 6.542 
          229. Path #4: Setup slack is 6.547 
          230. Path #5: Setup slack is 6.670 
---- Recovery Data Delay Reports ----
     ---- u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk Reports ----
          231. Command Info
          232. Summary of Paths
          233. Path #1: Recovery slack is 1.158 
          234. Path #2: Recovery slack is 1.161 
          235. Path #3: Recovery slack is 1.162 
          236. Path #4: Recovery slack is 1.175 
          237. Path #5: Recovery slack is 1.175 
          238. Path #6: Recovery slack is 1.177 
          239. Path #7: Recovery slack is 1.319 
          240. Path #8: Recovery slack is 1.321 
          241. Path #9: Recovery slack is 1.886 
          242. Path #10: Recovery slack is 1.894 
     ---- u0|iopll0|iopll_0_outclk1 Reports ----
          243. Command Info
          244. Summary of Paths
          245. Path #1: Recovery slack is 1.411 
          246. Path #2: Recovery slack is 1.411 
          247. Path #3: Recovery slack is 1.717 
          248. Path #4: Recovery slack is 1.722 
          249. Path #5: Recovery slack is 1.723 
          250. Path #6: Recovery slack is 1.822 
          251. Path #7: Recovery slack is 1.829 
          252. Path #8: Recovery slack is 1.830 
     ---- u0|dut|intel_pcie_gts_0_avmm_clock0 Reports ----
          253. Command Info
          254. Summary of Paths
          255. Path #1: Recovery slack is 3.474 
          256. Path #2: Recovery slack is 5.738 
          257. Path #3: Recovery slack is 5.738 
          258. Path #4: Recovery slack is 5.740 
          259. Path #5: Recovery slack is 5.740 
          260. Path #6: Recovery slack is 5.742 
          261. Path #7: Recovery slack is 6.041 
          262. Path #8: Recovery slack is 6.254 
263. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     264. Unconstrained Paths Summary
     265. Clock Status Summary
266. Timing Analyzer INI Usage
267. Multicorner Timing Analysis Summary
268. Design Assistant (Signoff) Results - 4 of 87 Rules Failed
269. TMC-20025 - Ignored or Overridden Constraints
270. TMC-20026 - Empty Collection Due To Unmatched Filter
271. CLK-30032 - Improper Clock Targets
272. RES-50101 - Intra-Clock False Path Reset Synchronizer
273. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
274. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
275. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
276. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
277. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
278. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
279. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
280. CDC-50011 - Combinational Logic Before Synchronizer Chain
281. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
282. CLK-30026 - Missing Clock Assignment
283. CLK-30027 - Multiple Clock Assignments Found
284. CLK-30028 - Invalid Generated Clock
285. CLK-30029 - Invalid Clock Assignments
286. CLK-30030 - PLL Setting Violation
287. CLK-30033 - Invalid Clock Group Assignment
288. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
289. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
290. CLK-30042 - Incorrect Clock Group Type
291. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
292. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
293. RES-50001 - Asynchronous Reset Is Not Synchronized
294. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
295. RES-50003 - Asynchronous Reset with Insufficient Constraints
296. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
297. TMC-20011 - Missing Input Delay Constraint
298. TMC-20012 - Missing Output Delay Constraint
299. TMC-20013 - Partial Input Delay
300. TMC-20014 - Partial Output Delay
301. TMC-20015 - Inconsistent Min-Max Delay
302. TMC-20016 - Invalid Reference Pin
303. TMC-20017 - Loops Detected
304. TMC-20019 - Partial Multicycle Assignment
305. TMC-20022 - I/O Delay Assignment Missing Parameters
306. TMC-20023 - Invalid Set Net Delay Assignment
307. TMC-20027 - Collection Filter Matching Multiple Types
308. TMC-30041 - Constraint with Invalid Clock Reference
309. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
310. CLK-30031 - Input Delay Assigned to Clock
311. FLP-10000 - Physical RAM with Utilization Below Threshold
312. LNT-30023 - Reset Nets with Polarity Conflict
313. TMC-20018 - Unsupported Latches Detected
314. TMC-20021 - Partial Min-Max Delay Assignment
315. TMC-20024 - Synchronous Data Delay Assignment
316. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
317. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
318. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
319. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
320. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
321. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
322. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
323. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
324. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
325. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
326. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
327. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
328. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
329. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
330. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
331. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
332. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
333. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
334. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
335. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
336. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
337. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
338. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
339. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
340. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
341. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
342. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
343. CDC-50101 - Intra-Clock False Path Synchronizer
344. CDC-50102 - Synchronizer after CDC Topology with Control Signal
345. FLP-40006 - Pipelining Registers That Might Be Recoverable
346. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
347. RES-50010 - Reset Synchronizer Chains with Constant Output
348. TMC-20020 - Invalid Multicycle Assignment
349. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
350. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
351. TMC-20552 - User Selected Duplication Candidate was Rejected
352. TMC-20601 - Registers with High Immediate Fan-Out Tension
353. TMC-20602 - Registers with High Timing Path Endpoint Tension
354. TMC-20603 - Registers with High Immediate Fan-Out Span
355. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 23.4.1 Build 205 02/08/2024 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; pcie_example                                       ;
; Device Family         ; Agilex 5                                           ;
; Device                ; A5ED065BB32AE4S                                    ;
; Snapshot              ; final                                              ;
; Timing Models         ; Preliminary                                        ;
; Power Models          ; Preliminary                                        ;
; Device Status         ; Advance                                            ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 14     ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path                                                                                                         ; Instance                     ; Entity                                                     ; Library                          ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
; system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                 ; u0|rst_controller            ; altera_reset_controller                                    ; altera_reset_controller_1922     ; No       ; OK     ; Thu Mar 21 08:03:13 2024 ; 00:00:00        ; No         ;
; system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                 ; u0|rst_controller_001        ; altera_reset_controller                                    ; altera_reset_controller_1922     ; No       ; OK     ; Thu Mar 21 08:03:13 2024 ; 00:00:00        ; No         ;
; system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                 ; u0|rst_controller_002        ; altera_reset_controller                                    ; altera_reset_controller_1922     ; No       ; OK     ; Thu Mar 21 08:03:13 2024 ; 00:00:00        ; No         ;
; ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc                                              ; u0|dut|intel_pcie_gts_0      ; system_intel_pcie_gts_0_intel_pcie_gts_300_bai7mwa         ; intel_pcie_gts_300               ; No       ; OK     ; Thu Mar 21 08:03:13 2024 ; 00:00:00        ; No         ;
; ip/system/resetIP/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                           ;                              ; altera_s10_user_rst_clkgate                                ; altera_s10_user_rst_clkgate_1947 ; No       ; OK     ; Thu Mar 21 08:03:13 2024 ; 00:00:00        ; No         ;
; ip/system/system_intel_srcss_gts_0/intel_srcss_gts_200/synth/system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q.sdc ; u0|srcssip|intel_srcss_gts_0 ; system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q       ; intel_srcss_gts_200              ; No       ; OK     ; Thu Mar 21 08:03:13 2024 ; 00:00:00        ; No         ;
; ip/system/system_intel_pcie_pio_gts_0/intelclkctrl_200/synth/system_intel_pcie_pio_gts_0_intelclkctrl_200_f3nubzq.sdc ;                              ; system_intel_pcie_pio_gts_0_intelclkctrl_200_f3nubzq       ; intelclkctrl_200                 ; No       ; OK     ; Thu Mar 21 08:03:14 2024 ; 00:00:00        ; No         ;
; ip/system/system_intel_pcie_pio_gts_0/intel_pcie_pio_gts_234/synth/altera_pcie_s10_gen3x16_adapter.sdc                ; u0|pio0|intel_pcie_pio_gts_0 ; system_intel_pcie_pio_gts_0_intel_pcie_pio_gts_234_qrm2xsq ; intel_pcie_pio_gts_234           ; Yes      ; OK     ; Thu Mar 21 08:03:14 2024 ; 00:00:00        ; No         ;
; ip/system/system_iopll_0/altera_iopll_1931/synth/system_iopll_0_altera_iopll_1931_naboooq.sdc                         ;                              ; system_iopll_0_altera_iopll_1931_naboooq                   ; altera_iopll_1931                ; No       ; OK     ; Thu Mar 21 08:03:15 2024 ; 00:00:01        ; No         ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/projects/axe5_eagle/pcie/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                             ; Source                                                                                                                                           ; Targets                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; internal_clk                                                                      ; Base      ; 10.000   ; 100.0 MHz  ; 0.000 ; 5.000    ;            ;           ;             ;       ;        ;           ;            ;          ;                                                    ;                                                                                                                                                  ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock }                                   ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; Generated ; 8.000    ; 125.0 MHz  ; 0.000 ; 4.000    ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; u0|iopll0|iopll_0_outclk0                          ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                        ; { u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2 }                                                ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; Generated ; 2.857    ; 350.02 MHz ; 0.000 ; 1.428    ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_reg ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ; { u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk } ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_ref                                ; Base      ; 2.857    ; 350.02 MHz ; 0.000 ; 1.428    ;            ;           ;             ;       ;        ;           ;            ;          ;                                                    ;                                                                                                                                                  ; { u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref }                                                                   ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_reg                                ; Generated ; 2.857    ; 350.02 MHz ; 0.000 ; 1.428    ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_ref ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ; { u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg }          ;
; u0|iopll0|iopll_0_m_cnt_clk                                                       ; Generated ; 2800.000 ; 0.36 MHz   ; 0.000 ; 1400.000 ; 50.00      ; 70        ; 1           ;       ;        ;           ;            ; false    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0         ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                       ; { u0|iopll0|iopll_0|tennm_ph2_iopll~mcntr_reg }                                                                                                      ;
; u0|iopll0|iopll_0_n_cnt_clk                                                       ; Generated ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000   ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0         ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                       ; { u0|iopll0|iopll_0|tennm_ph2_iopll~ncntr_reg }                                                                                                      ;
; u0|iopll0|iopll_0_outclk0                                                         ; Generated ; 4.000    ; 250.0 MHz  ; 0.000 ; 2.000    ; 50.00      ; 7         ; 70          ;       ;        ;           ;            ; false    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0         ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                       ; { u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0] }                                                                                                     ;
; u0|iopll0|iopll_0_outclk1                                                         ; Generated ; 2.857    ; 350.0 MHz  ; 0.000 ; 1.428    ; 50.00      ; 5         ; 70          ;       ;        ;           ;            ; false    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0         ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                       ; { u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1] }                                                                                                     ;
; u0|iopll0|iopll_0_refclk                                                          ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                    ;                                                                                                                                                  ; { REFCLK_3B0_p }                                                                                                                                     ;
; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; Generated ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|iopll0|iopll_0_refclk                           ; REFCLK_3B0_p                                                                                                                                     ; { u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0 }                                                                                                       ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 ; Generated ; 2.857    ; 350.02 MHz ; 0.000 ; 1.428    ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk     ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ; { u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 }                                                                ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; Generated ; 5.714    ; 175.01 MHz ; 0.000 ; 2.857    ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk     ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ; { u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 }                                                                ;
+-----------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Fail        ;
;   Removal Summary                                    ; Fail        ;
;   Setup Data Delay Summary                           ; Fail        ;
;   Recovery Data Delay Summary                        ; Pass        ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Pass        ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Pass        ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; Medium      ;
+------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                                      ;
+------------+-----------------+-----------------------------------------------------------------------------------+----------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note                                         ; Worst-Case Operating Conditions ;
+------------+-----------------+-----------------------------------------------------------------------------------+----------------------------------------------+---------------------------------+
; 309.98 MHz ; 309.98 MHz      ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;                                              ; Slow fix4 0C Model              ;
; 381.1 MHz  ; 381.1 MHz       ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ;                                              ; Slow fix4 0C Model              ;
; 381.83 MHz ; 381.83 MHz      ; u0|iopll0|iopll_0_outclk1                                                         ;                                              ; Slow fix4 0C Model              ;
; 490.92 MHz ; 125.0 MHz       ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; limit due to minimum pulse width restriction ; Slow fix4 0C Model              ;
+------------+-----------------+-----------------------------------------------------------------------------------+----------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                                             ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 0.233 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; 0.238 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2.488 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 5.963 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+-----------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                     ;
+-----------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                                             ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.045 ; 0.000         ; 0                  ; Slow fix4 100C Model            ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 0.060 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; 0.114 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 0.119 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
+-----------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                   ;
+-----------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; Clock                                                                             ; Slack   ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; -86.604 ; -519.518      ; 6                  ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; 0.083   ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 3.621   ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+-----------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; Clock                                                                             ; Slack   ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; u0|iopll0|iopll_0_outclk1                                                         ; -95.145 ; -1039.218     ; 11                 ; Slow fix4 100C Model            ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 0.192   ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.289   ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
+-----------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Data Delay Summary                                                                                                                                          ;
+-----------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                                                                             ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; u0|iopll0|iopll_0_outclk1                                                         ; -0.215 ; -0.294        ; 3                  ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 1.701  ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 4.230  ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 6.494  ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+-----------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------+
; Recovery Data Delay Summary                                                                                                   ;
+------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                          ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 1.158 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                      ; 1.411 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0            ; 3.474 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                      ;
+-----------------------------------------------------------------------------------+----------+---------------+--------------------+------------+---------------------------------+
; Clock                                                                             ; Slack    ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+----------+---------------+--------------------+------------+---------------------------------+
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 0.000    ; 0.000         ; 0                  ; Min Period ; Slow fix4 100C Model            ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 0.666    ; 0.000         ; 0                  ; High Pulse ; Slow fix4 100C Model            ;
; u0|iopll0|iopll_0_outclk1                                                         ; 0.812    ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_reg                                ; 1.029    ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 100C Model            ;
; u0|iopll0|iopll_0_outclk0                                                         ; 1.329    ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2.357    ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; internal_clk                                                                      ; 2.415    ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; 18.963   ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_refclk                                                          ; 19.809   ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 100C Model            ;
; u0|iopll0|iopll_0_n_cnt_clk                                                       ; 19.925   ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_m_cnt_clk                                                       ; 1399.644 ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
+-----------------------------------------------------------------------------------+----------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow fix4 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.695 ; 2.285         ; 0.590       ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                               ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                        ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.716 ; 2.285         ; 0.569       ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.736 ; 2.285         ; 0.549       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.836 ; 2.285         ; 0.449       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.878 ; 2.285         ; 0.407       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.906 ; 2.285         ; 0.379       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.918 ; 2.285         ; 0.367       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 1.924 ; 2.285         ; 0.361       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.940 ; 2.285         ; 0.345       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.940 ; 2.285         ; 0.345       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.953 ; 2.285         ; 0.332       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.960 ; 2.285         ; 0.325       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.960 ; 2.285         ; 0.325       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.974 ; 2.285         ; 0.311       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                         ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.983 ; 2.285         ; 0.302       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.177 ; 4.571         ; 0.394       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.177 ; 4.571         ; 0.394       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.182 ; 4.571         ; 0.389       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 4.219 ; 4.571         ; 0.352       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.219 ; 4.571         ; 0.352       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow fix4 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.611 ; 2.285         ; 0.674       ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                               ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                        ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.638 ; 2.285         ; 0.647       ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.677 ; 2.285         ; 0.608       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.769 ; 2.285         ; 0.516       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.805 ; 2.285         ; 0.480       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.840 ; 2.285         ; 0.445       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.850 ; 2.285         ; 0.435       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 1.866 ; 2.285         ; 0.419       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.882 ; 2.285         ; 0.403       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.883 ; 2.285         ; 0.402       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.883 ; 2.285         ; 0.402       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.893 ; 2.285         ; 0.392       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.893 ; 2.285         ; 0.392       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.910 ; 2.285         ; 0.375       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.917 ; 2.285         ; 0.368       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                         ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.107 ; 4.571         ; 0.464       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.107 ; 4.571         ; 0.464       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.118 ; 4.571         ; 0.453       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 4.163 ; 4.571         ; 0.408       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.163 ; 4.571         ; 0.408       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast fix4 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.930 ; 2.285         ; 0.355       ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                               ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                        ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.994 ; 2.285         ; 0.291       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.007 ; 2.285         ; 0.278       ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 2.038 ; 2.285         ; 0.247       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.048 ; 2.285         ; 0.237       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.080 ; 2.285         ; 0.205       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.106 ; 2.285         ; 0.179       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.108 ; 2.285         ; 0.177       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.108 ; 2.285         ; 0.177       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 2.116 ; 2.285         ; 0.169       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 2.128 ; 2.285         ; 0.157       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.130 ; 2.285         ; 0.155       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.134 ; 2.285         ; 0.151       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                         ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.142 ; 2.285         ; 0.143       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.142 ; 2.285         ; 0.143       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.378 ; 4.571         ; 0.193       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.378 ; 4.571         ; 0.193       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.387 ; 4.571         ; 0.184       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 4.391 ; 4.571         ; 0.180       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.391 ; 4.571         ; 0.180       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast fix4 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.914 ; 2.285         ; 0.371       ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                               ; [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                        ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.979 ; 2.285         ; 0.306       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.996 ; 2.285         ; 0.289       ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 2.036 ; 2.285         ; 0.249       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.047 ; 2.285         ; 0.238       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.075 ; 2.285         ; 0.210       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.085 ; 2.285         ; 0.200       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.085 ; 2.285         ; 0.200       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 2.087 ; 2.285         ; 0.198       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.107 ; 2.285         ; 0.178       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 2.127 ; 2.285         ; 0.158       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.129 ; 2.285         ; 0.156       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                         ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                         ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.130 ; 2.285         ; 0.155       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.135 ; 2.285         ; 0.150       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.135 ; 2.285         ; 0.150       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.370 ; 4.571         ; 0.201       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.370 ; 4.571         ; 0.201       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.372 ; 4.571         ; 0.199       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.372 ; 4.571         ; 0.199       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.377 ; 4.571         ; 0.194       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                              ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
+--------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Net Delay Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------+-------+----------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-----------------------------------------+---------------------------------+
; Name          ; Slack ; Required ; Actual ; From                                                                                                                                                                    ; To                                                                                                                                                                      ; Type ; SDC Location                            ; Worst-Case Operating Conditions ;
+---------------+-------+----------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-----------------------------------------+---------------------------------+
; set_net_delay ; 1.473 ; 2.285    ; 0.812  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                          ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.473 ; 2.285    ; 0.812  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                        ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.494 ; 2.285    ; 0.791  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                        ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.494 ; 2.285    ; 0.791  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                          ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.504 ; 2.285    ; 0.781  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                         ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.507 ; 2.285    ; 0.778  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                         ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                         ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.509 ; 2.285    ; 0.776  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]              ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.511 ; 2.285    ; 0.774  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                 ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.525 ; 2.285    ; 0.760  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                      ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                         ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.530 ; 2.285    ; 0.755  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                        ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.538 ; 2.285    ; 0.747  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.580 ; 2.285    ; 0.705  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                               ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                         ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.590 ; 2.285    ; 0.695  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                                  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.656 ; 2.285    ; 0.629  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.656 ; 2.285    ; 0.629  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.657 ; 2.285    ; 0.628  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.657 ; 2.285    ; 0.628  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.672 ; 2.428    ; 0.756  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:57  ; Slow fix4 0C Model              ;
; set_net_delay ; 1.682 ; 2.285    ; 0.603  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_vf_err_if|u_app_ss_vf_err_flag|auto_generated|rs_dgwp|dffpipe*|dffe*}]                       ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_vf_err_if|u_app_ss_vf_err_flag|auto_generated|rs_dgwp|dffpipe*|dffe*}]                       ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.701 ; 2.285    ; 0.584  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.718 ; 2.285    ; 0.567  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.725 ; 2.285    ; 0.560  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.769 ; 2.285    ; 0.516  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.781 ; 2.285    ; 0.504  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                         ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                         ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.808 ; 2.285    ; 0.477  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.809 ; 2.285    ; 0.476  ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 3.365 ; 4.571    ; 1.206  ; [get_fanins -no_logic [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*pio_rstn_d2*}]]                                                                                       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*pio_rstn_d2*}]                                                                                                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:71  ; Slow fix4 0C Model              ;
; set_net_delay ; 3.378 ; 4.571    ; 1.193  ; [get_fanins -no_logic [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*pio_rstn_d1*}]]                                                                                       ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*pio_rstn_d1*}]                                                                                                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:71  ; Slow fix4 0C Model              ;
; set_net_delay ; 3.763 ; 4.571    ; 0.808  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                                   ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 3.763 ; 4.571    ; 0.808  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                                 ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 3.861 ; 4.571    ; 0.710  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                                   ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 3.861 ; 4.571    ; 0.710  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                                 ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 3.937 ; 4.571    ; 0.634  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 3.937 ; 4.571    ; 0.634  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 4.094 ; 4.571    ; 0.477  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                             ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 4.094 ; 4.571    ; 0.477  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                           ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 4.121 ; 4.856    ; 0.735  ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                                    ; [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:57  ; Slow fix4 0C Model              ;
+---------------+-------+----------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-----------------------------------------+---------------------------------+


----------------------------------------------
; Metastability Summary Slow fix4 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 167
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 13, or 7.8%

Worst Case Available Settling Time: 2.493 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 371.4



--------------------------------------------
; Metastability Summary Slow fix4 0C Model ;
--------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 167
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 13, or 7.8%

Worst Case Available Settling Time: 2.447 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 22.4



--------------------------------------------
; Metastability Summary Fast fix4 0C Model ;
--------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 167
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 13, or 7.8%

Worst Case Available Settling Time: 2.671 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 148.4



----------------------------------------------
; Metastability Summary Fast fix4 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 167
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 13, or 7.8%

Worst Case Available Settling Time: 2.663 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2191.4



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 1.701            ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 5          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 6.494            ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 37         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.855            ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 16         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 10.482           ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 18         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 4.230            ; Slow fix4 0C Model              ;
; internal_clk                                                                      ; u0|iopll0|iopll_0_outclk1                                                         ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 1          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 7          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 78         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 43         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 38         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|iopll0|iopll_0_outclk1                                                         ; 2          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 66         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 49.279           ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 68         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 48.894           ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 33         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.963            ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 66955      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.233            ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|iopll0|iopll_0_outclk1                                                         ; 19814      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.238            ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 93513      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.488            ; Slow fix4 0C Model              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 17         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 4.525            ; Slow fix4 100C Model            ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 16         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 100.351          ; Fast fix4 0C Model              ;
; internal_clk                                                                      ; u0|iopll0|iopll_0_outclk1                                                         ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 1          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 6          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 70         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 33         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 37         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|iopll0|iopll_0_outclk1                                                         ; 1          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 52         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 50.002           ; Slow fix4 100C Model            ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 53         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 50.260           ; Fast fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 33         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.119            ; Fast fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 65385      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.060            ; Fast fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|iopll0|iopll_0_outclk1                                                         ; 20395      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.114            ; Fast fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 93833      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.045            ; Slow fix4 100C Model            ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 6.254            ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 11         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.710            ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 6          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -86.604          ; Slow fix4 0C Model              ;
; internal_clk                                                                      ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                                      ; u0|iopll0|iopll_0_outclk1                                                         ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                                      ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 5          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 4          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 28         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 48.815           ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; u0|iopll0|iopll_0_outclk1                                                         ; 6          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 0.083            ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 8          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 36         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.738            ; Slow fix4 0C Model              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 5245       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.676            ; Slow fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|iopll0|iopll_0_outclk1                                                         ; 2906       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.318            ; Slow fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 748        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 3.621            ; Slow fix4 0C Model              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 11         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -95.145          ; Slow fix4 100C Model            ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 6          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.371            ; Fast fix4 0C Model              ;
; internal_clk                                                                      ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                                      ; u0|iopll0|iopll_0_outclk1                                                         ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                                      ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 3          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|iopll0|iopll_0_outclk1                                                         ; 2          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 14         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 50.282           ; Fast fix4 0C Model              ;
; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; u0|iopll0|iopll_0_outclk1                                                         ; 6          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 0.554            ; Slow fix4 100C Model            ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 4          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 18         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; --               ; --                              ;
; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 5176       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.192            ; Fast fix4 0C Model              ;
; u0|iopll0|iopll_0_outclk1                                                         ; u0|iopll0|iopll_0_outclk1                                                         ; 2873       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.239            ; Fast fix4 0C Model              ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 747        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.289            ; Fast fix4 0C Model              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.233 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.233 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[511]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.087     ; 2.502      ; Slow fix4 0C Model              ;
; 0.233 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[514]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.087     ; 2.502      ; Slow fix4 0C Model              ;
; 0.243 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data1[511]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.087     ; 2.608      ; Slow fix4 0C Model              ;
; 0.271 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[270]                    ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.093     ; 2.571      ; Slow fix4 0C Model              ;
; 0.281 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[266]                    ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.093     ; 2.561      ; Slow fix4 0C Model              ;
; 0.281 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.062     ; 2.501      ; Slow fix4 0C Model              ;
; 0.293 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.062     ; 2.508      ; Slow fix4 0C Model              ;
; 0.307 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a491~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.062     ; 2.494      ; Slow fix4 0C Model              ;
; 0.310 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[498]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.094     ; 2.322      ; Slow fix4 0C Model              ;
; 0.310 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[496]                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.094     ; 2.322      ; Slow fix4 0C Model              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.233 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[511]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 5.961                                                                                                                                       ;
; Data Required Time              ; 6.194                                                                                                                                       ;
; Slack                           ; 0.233                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.087 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.502  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.826       ; 33         ; 0.317   ; 0.509   ;
;    Cell                ;        ; 3     ; 0.219       ; 9          ; 0.000   ; 0.122   ;
;    uTco                ;        ; 1     ; 1.457       ; 58         ; 1.457   ; 1.457   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.538       ; 52         ; 1.538   ; 1.538   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1            ;
; 5.961   ; 2.502   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.916 ;   1.457 ; RR ; uTco ; 10     ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|portbdataout[0] ;
;   5.425 ;   0.509 ; RR ; IC   ; 1      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5|datad                                                              ;
;   5.547 ;   0.122 ; RR ; CELL ; 3      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5|combout                                                            ;
;   5.644 ;   0.097 ; RF ; CELL ; 4      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5~cw_ml_mlab/laboutb[16]                                             ;
;   5.961 ;   0.317 ; FF ; IC   ; 1      ; FF_X23_Y90_N43               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[511]|d                                                               ;
;   5.961 ;   0.000 ; FF ; CELL ; 1      ; FF_X23_Y90_N43               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[511]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.229     ; 3.372     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.860 ;   1.538   ; RR ; IC   ; 1      ; FF_X23_Y90_N43               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[511]|clk                                                       ;
;   -80.860 ;   0.000   ; RR ; CELL ; 1      ; FF_X23_Y90_N43               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[511]                                                           ;
;   6.230   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.229   ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.194     ; -0.035    ;    ; uTsu ; 1      ; FF_X23_Y90_N43               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[511]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 0.233 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[514]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 5.961                                                                                                                                       ;
; Data Required Time              ; 6.194                                                                                                                                       ;
; Slack                           ; 0.233                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.087 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.502  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.826       ; 33         ; 0.317   ; 0.509   ;
;    Cell                ;        ; 3     ; 0.219       ; 9          ; 0.000   ; 0.122   ;
;    uTco                ;        ; 1     ; 1.457       ; 58         ; 1.457   ; 1.457   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.538       ; 52         ; 1.538   ; 1.538   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1            ;
; 5.961   ; 2.502   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.916 ;   1.457 ; RR ; uTco ; 10     ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|portbdataout[0] ;
;   5.425 ;   0.509 ; RR ; IC   ; 1      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5|datad                                                              ;
;   5.547 ;   0.122 ; RR ; CELL ; 3      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5|combout                                                            ;
;   5.644 ;   0.097 ; RF ; CELL ; 4      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5~cw_ml_mlab/laboutb[16]                                             ;
;   5.961 ;   0.317 ; FF ; IC   ; 1      ; FF_X23_Y90_N44               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[514]|d                                                               ;
;   5.961 ;   0.000 ; FF ; CELL ; 1      ; FF_X23_Y90_N44               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[514]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.229     ; 3.372     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.860 ;   1.538   ; RR ; IC   ; 1      ; FF_X23_Y90_N44               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[514]|clk                                                       ;
;   -80.860 ;   0.000   ; RR ; CELL ; 1      ; FF_X23_Y90_N44               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[514]                                                           ;
;   6.230   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.229   ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.194     ; -0.035    ;    ; uTsu ; 1      ; FF_X23_Y90_N44               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[514]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 0.243 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data1[511]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 6.067                                                                                                                                       ;
; Data Required Time              ; 6.310                                                                                                                                       ;
; Slack                           ; 0.243                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.087 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.608  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.811       ; 31         ; 0.302   ; 0.509   ;
;    Cell                ;        ; 5     ; 0.340       ; 13         ; 0.000   ; 0.122   ;
;    uTco                ;        ; 1     ; 1.457       ; 56         ; 1.457   ; 1.457   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.538       ; 52         ; 1.538   ; 1.538   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1            ;
; 6.067   ; 2.608   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.916 ;   1.457 ; RR ; uTco ; 10     ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|portbdataout[0] ;
;   5.425 ;   0.509 ; RR ; IC   ; 1      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5|datad                                                              ;
;   5.547 ;   0.122 ; RR ; CELL ; 3      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5|combout                                                            ;
;   5.644 ;   0.097 ; RF ; CELL ; 4      ; MLABCELL_X23_Y91_N54         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[514]~5~cw_ml_mlab/laboutb[16]                                             ;
;   5.946 ;   0.302 ; FF ; IC   ; 1      ; MLABCELL_X23_Y90_N0          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|i1638~283|datad                                                            ;
;   6.067 ;   0.121 ; FF ; CELL ; 1      ; MLABCELL_X23_Y90_N0          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|i1638~283|combout                                                          ;
;   6.067 ;   0.000 ; FF ; CELL ; 1      ; FF_X23_Y90_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data1[511]|d                                                               ;
;   6.067 ;   0.000 ; FF ; CELL ; 1      ; FF_X23_Y90_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data1[511]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.229     ; 3.372     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.860 ;   1.538   ; RR ; IC   ; 1      ; FF_X23_Y90_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data1[511]|clk                                                       ;
;   -80.860 ;   0.000   ; RR ; CELL ; 1      ; FF_X23_Y90_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data1[511]                                                           ;
;   6.230   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.229   ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.310     ; 0.081     ;    ; uTsu ; 1      ; FF_X23_Y90_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data1[511]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.271 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[270]  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                            ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 6.016                                                                                                                     ;
; Data Required Time              ; 6.287                                                                                                                     ;
; Slack                           ; 0.271                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.093 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.571  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 5     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.740       ; 51         ; 1.740   ; 1.740   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.156       ; 45         ; 0.147   ; 0.478   ;
;    Cell                ;        ; 8     ; 1.077       ; 42         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.338       ; 13         ; 0.338   ; 0.338   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.519       ; 52         ; 1.519   ; 1.519   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.445   ; 3.445   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.445 ;   1.740 ; RR ; IC   ; 1      ; FF_X4_Y81_N20                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[270]|clk                     ;
;   3.445 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y81_N20                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[270]                         ;
; 6.016   ; 2.571   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.783 ;   0.338 ; RR ; uTco ; 7      ; FF_X4_Y81_N20                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[270]|q                       ;
;   3.930 ;   0.147 ; RR ; IC   ; 1      ; MLABCELL_X4_Y81_N45          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_9~0|datab                                      ;
;   4.091 ;   0.161 ; RF ; CELL ; 4      ; MLABCELL_X4_Y81_N45          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_9~0|combout                                    ;
;   4.204 ;   0.113 ; FR ; CELL ; 3      ; MLABCELL_X4_Y81_N45          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_9~0~cw_ml_mlab/laboutb[8]                      ;
;   4.430 ;   0.226 ; RR ; IC   ; 1      ; MLABCELL_X2_Y81_N3           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_4~0xsyn|datac                                  ;
;   4.585 ;   0.155 ; RR ; CELL ; 3      ; MLABCELL_X2_Y81_N3           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_4~0xsyn|combout                                ;
;   4.732 ;   0.147 ; RR ; IC   ; 1      ; MLABCELL_X2_Y81_N27          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~2|dataa                                           ;
;   5.013 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X2_Y81_N27          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~2|combout                                         ;
;   5.171 ;   0.158 ; FF ; IC   ; 1      ; MLABCELL_X2_Y81_N51          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~6|datad                                           ;
;   5.387 ;   0.216 ; FR ; CELL ; 2      ; MLABCELL_X2_Y81_N51          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~6|combout                                         ;
;   5.865 ;   0.478 ; RR ; IC   ; 1      ; LABCELL_X1_Y76_N18           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~8|datac                                           ;
;   5.987 ;   0.122 ; RR ; CELL ; 1      ; LABCELL_X1_Y76_N18           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~8|combout                                         ;
;   6.016 ;   0.029 ; RF ; CELL ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]|d                      ;
;   6.016 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]                        ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.209     ; 3.352     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.879 ;   1.519   ; RR ; IC   ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]|clk                    ;
;   -80.879 ;   0.000   ; RR ; CELL ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]                        ;
;   6.211   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.209   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.287     ; 0.078     ;    ; uTsu ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]                        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.281 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[266]  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                            ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 6.006                                                                                                                     ;
; Data Required Time              ; 6.287                                                                                                                     ;
; Slack                           ; 0.281                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.093 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.561  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 5     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.740       ; 51         ; 1.740   ; 1.740   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.151       ; 45         ; 0.142   ; 0.478   ;
;    Cell                ;        ; 8     ; 1.091       ; 43         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.319       ; 12         ; 0.319   ; 0.319   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.519       ; 52         ; 1.519   ; 1.519   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.445   ; 3.445   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.445 ;   1.740 ; RR ; IC   ; 1      ; FF_X4_Y81_N7                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[266]|clk                     ;
;   3.445 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y81_N7                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[266]                         ;
; 6.006   ; 2.561   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.764 ;   0.319 ; RR ; uTco ; 4      ; FF_X4_Y81_N7                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst0|data1[266]|q                       ;
;   3.906 ;   0.142 ; RR ; IC   ; 1      ; MLABCELL_X4_Y81_N45          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_9~0|dataa                                      ;
;   4.081 ;   0.175 ; RF ; CELL ; 4      ; MLABCELL_X4_Y81_N45          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_9~0|combout                                    ;
;   4.194 ;   0.113 ; FR ; CELL ; 3      ; MLABCELL_X4_Y81_N45          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_9~0~cw_ml_mlab/laboutb[8]                      ;
;   4.420 ;   0.226 ; RR ; IC   ; 1      ; MLABCELL_X2_Y81_N3           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_4~0xsyn|datac                                  ;
;   4.575 ;   0.155 ; RR ; CELL ; 3      ; MLABCELL_X2_Y81_N3           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|LessThan_4~0xsyn|combout                                ;
;   4.722 ;   0.147 ; RR ; IC   ; 1      ; MLABCELL_X2_Y81_N27          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~2|dataa                                           ;
;   5.003 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X2_Y81_N27          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~2|combout                                         ;
;   5.161 ;   0.158 ; FF ; IC   ; 1      ; MLABCELL_X2_Y81_N51          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~6|datad                                           ;
;   5.377 ;   0.216 ; FR ; CELL ; 2      ; MLABCELL_X2_Y81_N51          ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~6|combout                                         ;
;   5.855 ;   0.478 ; RR ; IC   ; 1      ; LABCELL_X1_Y76_N18           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~8|datac                                           ;
;   5.977 ;   0.122 ; RR ; CELL ; 1      ; LABCELL_X1_Y76_N18           ; Combinational cell  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|add_0~8|combout                                         ;
;   6.006 ;   0.029 ; RF ; CELL ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]|d                      ;
;   6.006 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]                        ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.209     ; 3.352     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.879 ;   1.519   ; RR ; IC   ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]|clk                    ;
;   -80.879 ;   0.000   ; RR ; CELL ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]                        ;
;   6.211   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.209   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.287     ; 0.078     ;    ; uTsu ; 1      ; FF_X1_Y76_N19                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_tx_mainband_inst|ready_pipeline_inst1a|data1[259]                        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.281 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 5.960                                                                                                                                       ;
; Data Required Time              ; 6.241                                                                                                                                       ;
; Slack                           ; 0.281                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.062 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.501  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.892       ; 36         ; 0.442   ; 0.450   ;
;    Cell                ;        ; 3     ; 0.152       ; 6          ; 0.000   ; 0.107   ;
;    uTco                ;        ; 1     ; 1.457       ; 58         ; 1.457   ; 1.457   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.529       ; 52         ; 1.529   ; 1.529   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492~reg1            ;
; 5.960   ; 2.501   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.916 ;   1.457 ; RR ; uTco ; 10     ; EC_X24_Y91_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a492|portbdataout[0] ;
;   5.366 ;   0.450 ; RR ; IC   ; 1      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2|datae                                                              ;
;   5.411 ;   0.045 ; RR ; CELL ; 3      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2|combout                                                            ;
;   5.518 ;   0.107 ; RF ; CELL ; 6      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2~cw_ml_mlab/laboutb[11]                                             ;
;   5.960 ;   0.442 ; FF ; IC   ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]|d                                                               ;
;   5.960 ;   0.000 ; FF ; CELL ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.254     ; 3.397     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.869 ;   1.529   ; RR ; IC   ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]|clk                                                       ;
;   -80.869 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                           ;
;   6.268   ;   87.137  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.254   ;   -0.014  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.241     ; -0.013    ;    ; uTsu ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.293 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 5.967                                                                                                                                       ;
; Data Required Time              ; 6.260                                                                                                                                       ;
; Slack                           ; 0.293                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.062 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.508  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.779       ; 31         ; 0.269   ; 0.510   ;
;    Cell                ;        ; 3     ; 0.274       ; 11         ; 0.000   ; 0.161   ;
;    uTco                ;        ; 1     ; 1.455       ; 58         ; 1.455   ; 1.455   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.529       ; 52         ; 1.529   ; 1.529   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1            ;
; 5.967   ; 2.508   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.914 ;   1.455 ; RR ; uTco ; 22     ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436|portbdataout[0] ;
;   5.183 ;   0.269 ; RR ; IC   ; 1      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2|datab                                                              ;
;   5.344 ;   0.161 ; RF ; CELL ; 3      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2|combout                                                            ;
;   5.457 ;   0.113 ; FR ; CELL ; 6      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2~cw_ml_mlab/laboutb[11]                                             ;
;   5.967 ;   0.510 ; RR ; IC   ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]|d                                                               ;
;   5.967 ;   0.000 ; RR ; CELL ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.254     ; 3.397     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.869 ;   1.529   ; RR ; IC   ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]|clk                                                       ;
;   -80.869 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                           ;
;   6.268   ;   87.137  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.254   ;   -0.014  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.260     ; 0.006     ;    ; uTsu ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 0.307 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a491~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 5.953                                                                                                                                       ;
; Data Required Time              ; 6.260                                                                                                                                       ;
; Slack                           ; 0.307                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.062 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.494  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.762       ; 31         ; 0.252   ; 0.510   ;
;    Cell                ;        ; 3     ; 0.314       ; 13         ; 0.000   ; 0.201   ;
;    uTco                ;        ; 1     ; 1.418       ; 57         ; 1.418   ; 1.418   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.529       ; 52         ; 1.529   ; 1.529   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a491|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a491~reg1            ;
; 5.953   ; 2.494   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.877 ;   1.418 ; FF ; uTco ; 4      ; EC_X24_Y91_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a491|portbdataout[0] ;
;   5.129 ;   0.252 ; FF ; IC   ; 1      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2|dataa                                                              ;
;   5.330 ;   0.201 ; FF ; CELL ; 3      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2|combout                                                            ;
;   5.443 ;   0.113 ; FR ; CELL ; 6      ; MLABCELL_X23_Y91_N42         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[506]~2~cw_ml_mlab/laboutb[11]                                             ;
;   5.953 ;   0.510 ; RR ; IC   ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]|d                                                               ;
;   5.953 ;   0.000 ; RR ; CELL ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.254     ; 3.397     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.869 ;   1.529   ; RR ; IC   ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]|clk                                                       ;
;   -80.869 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                           ;
;   6.268   ;   87.137  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.254   ;   -0.014  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.260     ; 0.006     ;    ; uTsu ; 1      ; FF_X25_Y91_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[505]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 0.310 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[498]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 5.781                                                                                                                                       ;
; Data Required Time              ; 6.091                                                                                                                                       ;
; Slack                           ; 0.310                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.094 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.322  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.651       ; 28         ; 0.316   ; 0.335   ;
;    Cell                ;        ; 3     ; 0.216       ; 9          ; 0.000   ; 0.175   ;
;    uTco                ;        ; 1     ; 1.455       ; 63         ; 1.455   ; 1.455   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.532       ; 52         ; 1.532   ; 1.532   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1            ;
; 5.781   ; 2.322   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.914 ;   1.455 ; RR ; uTco ; 22     ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436|portbdataout[0] ;
;   5.249 ;   0.335 ; RR ; IC   ; 1      ; MLABCELL_X26_Y91_N18         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[498]~0|dataa                                                              ;
;   5.424 ;   0.175 ; RF ; CELL ; 4      ; MLABCELL_X26_Y91_N18         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[498]~0|combout                                                            ;
;   5.465 ;   0.041 ; FR ; CELL ; 4      ; MLABCELL_X26_Y91_N18         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[498]~0~cw_ml_mlab/lab_lut6outt[3]                                         ;
;   5.781 ;   0.316 ; RR ; IC   ; 1      ; FF_X26_Y93_N11               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[498]|d                                                               ;
;   5.781 ;   0.000 ; RR ; CELL ; 1      ; FF_X26_Y93_N11               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[498]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.222     ; 3.365     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.866 ;   1.532   ; RR ; IC   ; 1      ; FF_X26_Y93_N11               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[498]|clk                                                       ;
;   -80.866 ;   0.000   ; RR ; CELL ; 1      ; FF_X26_Y93_N11               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[498]                                                           ;
;   6.224   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.222   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.091     ; -0.131    ;    ; uTsu ; 1      ; FF_X26_Y93_N11               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[498]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.310 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[496]                                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 5.781                                                                                                                                       ;
; Data Required Time              ; 6.091                                                                                                                                       ;
; Slack                           ; 0.310                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.094 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.322  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.754       ; 51         ; 1.754   ; 1.754   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 49         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.651       ; 28         ; 0.316   ; 0.335   ;
;    Cell                ;        ; 3     ; 0.216       ; 9          ; 0.000   ; 0.175   ;
;    uTco                ;        ; 1     ; 1.455       ; 63         ; 1.455   ; 1.455   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.532       ; 52         ; 1.532   ; 1.532   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; 3.459   ; 3.459   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   3.459 ;   1.754 ; RR ; IC   ; 1      ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436|clk1            ;
;   3.459 ;   0.000 ; RR ; CELL ; 1      ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436~reg1            ;
; 5.781   ; 2.322   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   4.914 ;   1.455 ; RR ; uTco ; 22     ; EC_X24_Y91_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a436|portbdataout[0] ;
;   5.249 ;   0.335 ; RR ; IC   ; 1      ; MLABCELL_X26_Y91_N18         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[498]~0|dataa                                                              ;
;   5.424 ;   0.175 ; RF ; CELL ; 4      ; MLABCELL_X26_Y91_N18         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[498]~0|combout                                                            ;
;   5.465 ;   0.041 ; FR ; CELL ; 4      ; MLABCELL_X26_Y91_N18         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|avst_rx_pipe0b_in_data[498]~0~cw_ml_mlab/lab_lut6outt[3]                                         ;
;   5.781 ;   0.316 ; RR ; IC   ; 1      ; FF_X26_Y93_N8                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[496]|d                                                               ;
;   5.781 ;   0.000 ; RR ; CELL ; 1      ; FF_X26_Y93_N8                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[496]                                                                 ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.222     ; 3.365     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.866 ;   1.532   ; RR ; IC   ; 1      ; FF_X26_Y93_N8                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[496]|clk                                                       ;
;   -80.866 ;   0.000   ; RR ; CELL ; 1      ; FF_X26_Y93_N8                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[496]                                                           ;
;   6.224   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.222   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.091     ; -0.131    ;    ; uTsu ; 1      ; FF_X26_Y93_N8                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[496]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.238 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||u0|iopll0|iopll_0_outclk1} -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|iopll0|iopll_0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a223~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a222~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a221~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a220~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a219~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
; 0.238 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214~reg1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.084     ; 2.242      ; Slow fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a223~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N23            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a223|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N23            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a223~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N23            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a223|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N23            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a223~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N23            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a223~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a222~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N22            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a222|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N22            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a222~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N22            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a222|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N22            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a222~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N22            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a222~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a221~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N21            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a221|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N21            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a221~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N21            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a221|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N21            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a221~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N21            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a221~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a220~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N20            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a220|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N20            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a220~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N20            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a220|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N20            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a220~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N20            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a220~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a219~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N19            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a219|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N19            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a219~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N19            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a219|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N19            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a219~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N19            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a219~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N18            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N18            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N18            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N18            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N18            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N17            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N17            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N17            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N17            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N17            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N16            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N16            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N16            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N16            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N16            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N15            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N15            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N15            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N15            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N15            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.238 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214~reg1 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 7.067                                                                                                                                                                               ;
; Data Required Time              ; 7.305                                                                                                                                                                               ;
; Slack                           ; 0.238                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.084 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.242  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.616       ; 72         ; 0.260  ; 0.746  ;
;    Cell                ;        ; 5     ; 0.301       ; 13         ; 0.000  ; 0.107  ;
;    uTco                ;        ; 1     ; 0.325       ; 14         ; 0.325  ; 0.325  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.131       ; 46         ; 0.000  ; 2.131  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                                                              ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                                                          ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                          ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                         ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                    ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                        ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                     ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                  ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                       ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                    ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                      ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                  ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                                  ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                                     ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|clk                                                         ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]                                                             ;
; 7.067   ; 2.242    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                                                                     ;
;   5.150 ;   0.325  ; RR ; uTco ; 2      ; FF_X6_Y67_N20            ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g[5]|q                                                           ;
;   5.760 ;   0.610  ; RR ; IC   ; 1      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|datac                                           ;
;   5.863 ;   0.103  ; RF ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12|combout                                         ;
;   5.899 ;   0.036  ; FR ; CELL ; 2      ; LABCELL_X8_Y64_N33       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdempty_eq_comp|rtl~12~cw_la_lab/lab_lut6outb[0]                       ;
;   6.159 ;   0.260  ; RR ; IC   ; 1      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|datac                                                                                     ;
;   6.266 ;   0.107  ; RF ; CELL ; 2      ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0|combout                                                                                   ;
;   6.321 ;   0.055  ; FR ; CELL ; 218    ; MLABCELL_X7_Y64_N9       ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|rx_fifo_rdreq~0~cw_ml_mlab/lab_lut5outt[1]                                                                ;
;   7.067 ;   0.746  ; RR ; IC   ; 1      ; EC_X5_Y71_N14            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214|portbaddrstall ;
;   7.067 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N14            ; EC                 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                                     ;
; 7.598   ; 4.741    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                                          ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                                      ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                                        ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                                                ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                                                ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                               ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                          ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                              ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                      ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                           ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                        ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                             ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                          ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                            ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                                        ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                                        ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                                           ;
;   6.687 ;   2.131  ; RR ; IC   ; 1      ; EC_X5_Y71_N14            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214|clk1 ;
;   6.687 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y71_N14            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214~reg1 ;
;   7.605 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                                             ;
;   7.598 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                                                                              ;
; 7.518   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                                   ;
; 7.305   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y71_N14            ; EC                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.488 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a511~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a510~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a509~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a508~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a507~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a506~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a505~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a504~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a503~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
; 2.488 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25] ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a502~reg0 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.074     ; 3.077      ; Slow fix4 0C Model              ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a511~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N31               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a511|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N31               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a511~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N31               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a511|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N31               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a511~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N31               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a511~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a510~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N30               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a510|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N30               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a510~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N30               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a510|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N30               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a510~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N30               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a510~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a509~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N29               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a509|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N29               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a509~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N29               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a509|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N29               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a509~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N29               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a509~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a508~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N28               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a508|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N28               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a508~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N28               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a508|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N28               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a508~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N28               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a508~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a507~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N27               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a507|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N27               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a507~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N27               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a507|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N27               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a507~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N27               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a507~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a506~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N26               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a506|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N26               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a506~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N26               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a506|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N26               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a506~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N26               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a506~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a505~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a505|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a505~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a505|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a505~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N25               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a505~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a504~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a504|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a504~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a504|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a504~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N24               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a504~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a503~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a503|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a503~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a503|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a503~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N23               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a503~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 2.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a502~reg0 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 6.709                                                                                                                                                  ;
; Data Required Time              ; 9.197                                                                                                                                                  ;
; Slack                           ; 2.488                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.074 ;       ;             ;            ;         ;         ;
; Data Delay             ; 3.077  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 2     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.662       ; 46         ; 0.256   ; 1.406   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 3     ; 2.411       ; 78         ; 0.455   ; 1.143   ;
;    Cell                ;        ; 4     ; 0.341       ; 11         ; 0.000   ; 0.127   ;
;    uTco                ;        ; 1     ; 0.325       ; 11         ; 0.325   ; 0.325   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                          ;
; 3.632   ; 3.632   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk          ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                              ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                            ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                         ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                               ;
;   3.632 ;   1.406 ; RR ; IC   ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|clk                                                                      ;
;   3.632 ;   0.000 ; RR ; CELL ; 1      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]                                                                          ;
; 6.709   ; 3.077   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                 ;
;   3.957 ;   0.325 ; RR ; uTco ; 2      ; FF_X31_Y52_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|bam_hdr_reg[25]|q                                                                        ;
;   4.412 ;   0.455 ; RR ; IC   ; 1      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|datad                                                               ;
;   4.539 ;   0.127 ; RR ; CELL ; 6      ; MLABCELL_X31_Y53_N33         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~0|combout                                                             ;
;   5.352 ;   0.813 ; RR ; IC   ; 1      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|datac                                                               ;
;   5.457 ;   0.105 ; RF ; CELL ; 2      ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1|combout                                                             ;
;   5.566 ;   0.109 ; FR ; CELL ; 517    ; MLABCELL_X51_Y58_N51         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|rx_data_fifo_wrreq~1~cw_ml_mlab/laboutb[12]                                              ;
;   6.709 ;   1.143 ; RR ; IC   ; 1      ; EC_X29_Y61_N22               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a502|portawe ;
;   6.709 ;   0.000 ; RR ; CELL ; 0      ; EC_X29_Y61_N22               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a502~reg0    ;
+---------+---------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                        ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                           ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                         ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                      ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                            ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; EC_X29_Y61_N22               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a502|clk0 ;
;   -77.840 ;   0.000   ; RR ; CELL ; 0      ; EC_X29_Y61_N22               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a502~reg0 ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                 ;
; 9.197     ; -0.075    ;    ; uTsu ; 0      ; EC_X29_Y61_N22               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a502~reg0 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 5.963 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||u0|dut|intel_pcie_gts_0_avmm_clock0} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|dut|intel_pcie_gts_0_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; 5.963 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.114      ; 1.642      ; Slow fix4 0C Model              ;
; 5.965 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.114      ; 1.635      ; Slow fix4 0C Model              ;
; 5.982 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.080      ; 1.484      ; Slow fix4 0C Model              ;
; 5.991 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.080      ; 1.440      ; Slow fix4 0C Model              ;
; 6.189 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.110      ; 1.371      ; Slow fix4 0C Model              ;
; 6.273 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.110      ; 1.338      ; Slow fix4 0C Model              ;
; 6.281 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                                                                                                                                       ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.112      ; 1.194      ; Slow fix4 0C Model              ;
; 6.439 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r              ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                  ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; -0.082     ; 1.475      ; Slow fix4 0C Model              ;
; 6.446 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                                                                                                                                       ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.112      ; 1.228      ; Slow fix4 0C Model              ;
; 6.480 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 8.000        ; 0.099      ; 1.064      ; Slow fix4 0C Model              ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 5.963 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.997                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 13.960                                                                                                                                                                                                                                                                          ;
; Slack                           ; 5.963                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.114 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.642 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.331       ; 81         ; 1.331  ; 1.331  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.311       ; 19         ; 0.311  ; 0.311  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.338       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                               ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                               ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                              ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                         ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                             ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                                     ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                          ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                       ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                         ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                           ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                                       ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                                       ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                                          ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                                       ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N22                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|clk                                                                                                                                                                                 ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N22                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                                     ;
; 7.997   ; 1.642    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                                                                                                                                                          ;
;   6.666 ;   0.311  ; RR ; uTco ; 2      ; FF_X1_Y57_N22                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|q                                                                                                                                                                                   ;
;   7.997 ;   1.331  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.997 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                                                                                                                                         ;
; 14.469   ; 6.469    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                              ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                          ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                            ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                    ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                    ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                    ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                   ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                              ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                  ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                          ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                               ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                            ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                 ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                              ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                            ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                            ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                               ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                            ;
;   13.405 ;   1.193  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.405 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.489 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                                                                                                                                                 ;
;   14.469 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                                                                                                                                                  ;
; 14.389   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                                                                                                                                                       ;
; 13.960   ; -0.429   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 5.965 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.990                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 13.955                                                                                                                                                                                                                                                                          ;
; Slack                           ; 5.965                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.114 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.635 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.324       ; 81         ; 1.324  ; 1.324  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.311       ; 19         ; 0.311  ; 0.311  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.338       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                               ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                               ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                              ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                         ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                             ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                                     ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                          ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                       ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                         ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                           ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                                       ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                                       ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                                          ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                                       ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N22                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|clk                                                                                                                                                                                 ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N22                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                                     ;
; 7.990   ; 1.635    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                                                                                                                                                          ;
;   6.666 ;   0.311  ; RR ; uTco ; 2      ; FF_X1_Y57_N22                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|q                                                                                                                                                                                   ;
;   7.990 ;   1.324  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   7.990 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                                                                                                                                         ;
; 14.469   ; 6.469    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                              ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                          ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                            ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                    ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                    ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                    ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                   ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                              ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                  ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                          ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                               ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                            ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                 ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                              ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                            ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                            ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                               ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                            ;
;   13.405 ;   1.193  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.405 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.489 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                                                                                                                                                 ;
;   14.469 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                                                                                                                                                  ;
; 14.389   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                                                                                                                                                       ;
; 13.955   ; -0.434   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1784 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 5.982 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.839                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 13.821                                                                                                                                                                                                                                                                          ;
; Slack                           ; 5.982                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.080 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.484 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.165       ; 79         ; 1.165  ; 1.165  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.319       ; 21         ; 0.319  ; 0.319  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.304       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                               ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                               ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                              ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                         ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                             ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                                     ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                          ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                       ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                         ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                           ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                                       ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                                       ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                                          ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                                       ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N56                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|clk                                                                                                                                                                                 ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N56                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                                     ;
; 7.839   ; 1.484    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                                                                                                                                                          ;
;   6.674 ;   0.319  ; RR ; uTco ; 2      ; FF_X1_Y57_N56                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|q                                                                                                                                                                                   ;
;   7.839 ;   1.165  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.839 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                                                                                                                                         ;
; 14.435   ; 6.435    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                              ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                          ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                            ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                    ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                    ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                    ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                   ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                              ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                  ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                          ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                               ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                            ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                 ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                              ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                            ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                            ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                               ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                            ;
;   13.371 ;   1.159  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.371 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.455 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                                                                                                                                                 ;
;   14.435 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                                                                                                                                                  ;
; 14.355   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                                                                                                                                                       ;
; 13.821   ; -0.534   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 5.991 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.795                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 13.786                                                                                                                                                                                                                                                                          ;
; Slack                           ; 5.991                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.080 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.440 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.121       ; 78         ; 1.121  ; 1.121  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.319       ; 22         ; 0.319  ; 0.319  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.304       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                               ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                               ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                              ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                         ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                             ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                                     ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                          ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                       ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                         ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                           ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                                       ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                                       ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                                          ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                                       ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N56                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|clk                                                                                                                                                                                 ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N56                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                                     ;
; 7.795   ; 1.440    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                                                                                                                                                          ;
;   6.674 ;   0.319  ; RR ; uTco ; 2      ; FF_X1_Y57_N56                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|q                                                                                                                                                                                   ;
;   7.795 ;   1.121  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   7.795 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                                                                                                                                         ;
; 14.435   ; 6.435    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                              ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                          ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                            ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                    ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                    ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                    ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                   ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                              ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                  ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                          ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                               ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                            ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                 ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                              ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                            ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                            ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                               ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                            ;
;   13.371 ;   1.159  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.371 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.455 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                                                                                                                                                 ;
;   14.435 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                                                                                                                                                  ;
; 14.355   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                                                                                                                                                       ;
; 13.786   ; -0.569   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1783 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 6.189 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.726                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 13.915                                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.189                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.110 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.371 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.051       ; 77         ; 1.051  ; 1.051  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.320       ; 23         ; 0.320  ; 0.320  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.334       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                               ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                               ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                              ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                         ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                             ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                                     ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                          ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                       ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                         ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                           ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                                       ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                                       ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                                          ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                                       ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|clk                                                                                                                                                                                 ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                                     ;
; 7.726   ; 1.371    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                                                                                                                                                          ;
;   6.675 ;   0.320  ; RR ; uTco ; 2      ; FF_X1_Y57_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|q                                                                                                                                                                                   ;
;   7.726 ;   1.051  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.726 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                                                                                                                                         ;
; 14.465   ; 6.465    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                              ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                          ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                            ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                    ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                    ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                    ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                   ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                              ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                  ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                          ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                               ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                            ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                 ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                              ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                            ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                            ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                               ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                            ;
;   13.401 ;   1.189  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.401 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.485 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                                                                                                                                                 ;
;   14.465 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                                                                                                                                                  ;
; 14.385   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                                                                                                                                                       ;
; 13.915   ; -0.470   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 6.273 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.693                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 13.966                                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.273                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.110 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.338 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.018       ; 76         ; 1.018  ; 1.018  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.320       ; 24         ; 0.320  ; 0.320  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.334       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                               ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                               ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                              ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                         ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                             ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                                     ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                          ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                       ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                         ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                           ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                                       ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                                       ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                                          ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                                       ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|clk                                                                                                                                                                                 ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                                     ;
; 7.693   ; 1.338    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                                                                                                                                                          ;
;   6.675 ;   0.320  ; RR ; uTco ; 2      ; FF_X1_Y57_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|q                                                                                                                                                                                   ;
;   7.693 ;   1.018  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   7.693 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                                                                                                                                         ;
; 14.465   ; 6.465    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                              ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                          ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                            ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                    ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                    ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                    ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                   ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                              ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                  ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                          ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                               ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                            ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                 ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                              ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                            ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                            ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                               ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                            ;
;   13.401 ;   1.189  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.401 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.485 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                                                                                                                                                 ;
;   14.465 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                                                                                                                                                  ;
; 14.385   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                                                                                                                                                       ;
; 13.966   ; -0.419   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1782 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 6.281 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                            ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                       ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; 7.549                                                                                                                                     ;
; Data Required Time              ; 13.830                                                                                                                                    ;
; Slack                           ; 6.281                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.112 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.194 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.871       ; 73         ; 0.871  ; 0.871  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.323       ; 27         ; 0.323  ; 0.323  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.336       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                             ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                         ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                         ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                        ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                   ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                       ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                               ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                    ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                 ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                      ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                   ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                     ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                 ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                 ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                    ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                 ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                               ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                            ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                 ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N5                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|clk                                           ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N5                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                               ;
; 7.549   ; 1.194    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                    ;
;   6.678 ;   0.323  ; RR ; uTco ; 2      ; FF_X1_Y57_N5                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|q                                             ;
;   7.549 ;   0.871  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.549 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                ;
+----------+----------+----+------+--------+------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                           ;
+----------+----------+----+------+--------+------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                   ;
; 14.467   ; 6.467    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                        ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                    ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                      ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                              ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                              ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                              ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                             ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                        ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                            ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                    ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                         ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                      ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                           ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                        ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                          ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                      ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                      ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                         ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                      ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                    ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                 ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                      ;
;   13.403 ;   1.191  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.403 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.487 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                           ;
;   14.467 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                            ;
; 14.387   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                 ;
; 13.830   ; -0.557   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 6.439 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r              ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                            ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 7.819                                                                                                          ;
; Data Required Time              ; 14.258                                                                                                         ;
; Slack                           ; 6.439                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.475  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.506       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;        ; 15    ; 2.731       ; 41         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.000       ; 68         ; 1.000  ; 1.000  ;
;    Cell                ;        ; 3     ; 0.162       ; 11         ; 0.000  ; 0.162  ;
;    uTco                ;        ; 1     ; 0.313       ; 21         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.132       ; 53         ; 0.000  ; 2.145  ;
;    Cell                ;        ; 15    ; 2.391       ; 40         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                             ;
; 6.344   ; 6.344    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   6.344 ;   1.113  ; RR ; IC   ; 1      ; FF_X17_Y52_N1            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|clk                        ;
;   6.344 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y52_N1            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                            ;
; 7.819   ; 1.475    ;    ;      ;        ;                          ;                    ; data path                                                                                                                    ;
;   6.657 ;   0.313  ; RR ; uTco ; 20     ; FF_X17_Y52_N1            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                          ;
;   7.657 ;   1.000  ; RR ; IC   ; 1      ; LABCELL_X1_Y57_N48       ; Combinational cell ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~2|datab                                ;
;   7.819 ;   0.162  ; RR ; CELL ; 1      ; LABCELL_X1_Y57_N48       ; Combinational cell ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~2|combout                              ;
;   7.819 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N50            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|d             ;
;   7.819 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N50            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]               ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+----------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                              ;
; 14.262   ; 6.262    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   8.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   13.199 ;   0.987  ; RR ; IC   ; 1      ; FF_X1_Y57_N50            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|clk           ;
;   13.199 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N50            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]               ;
;   14.283 ;   1.084  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                      ;
;   14.262 ;   -0.021 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                       ;
; 14.182   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                            ;
; 14.258   ; 0.076    ;    ; uTsu ; 1      ; FF_X1_Y57_N50            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]               ;
+----------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 6.446 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                            ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                       ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; 7.583                                                                                                                                     ;
; Data Required Time              ; 14.029                                                                                                                                    ;
; Slack                           ; 6.446                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.112 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.905       ; 74         ; 0.905  ; 0.905  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.323       ; 26         ; 0.323  ; 0.323  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.336       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                             ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                         ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                         ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                        ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                   ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                       ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                               ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                    ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                 ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                      ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                   ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                     ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                 ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                 ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                    ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                 ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                               ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                            ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                 ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N5                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|clk                                           ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N5                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                               ;
; 7.583   ; 1.228    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                    ;
;   6.678 ;   0.323  ; RR ; uTco ; 2      ; FF_X1_Y57_N5                 ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|q                                             ;
;   7.583 ;   0.905  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   7.583 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                ;
+----------+----------+----+------+--------+------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                           ;
+----------+----------+----+------+--------+------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                   ;
; 14.467   ; 6.467    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                        ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                    ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                      ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                              ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                              ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                              ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                             ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                        ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                            ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                    ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                         ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                      ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                           ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                        ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                          ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                      ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                      ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                         ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                      ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                    ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                 ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                      ;
;   13.403 ;   1.191  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.403 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.487 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                           ;
;   14.467 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                            ;
; 14.387   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                 ;
; 14.029   ; -0.358   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 6.480 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                                                                                                                                                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.419                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 13.899                                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.480                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.099 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.064 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.517       ; 52         ; 0.000  ; 2.393  ;
;    Cell                ;       ; 15    ; 2.731       ; 40         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 2     ; 0.499       ; 7          ; 0.182  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.755       ; 71         ; 0.755  ; 0.755  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.309       ; 29         ; 0.309  ; 0.309  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.323       ; 54         ; 0.000  ; 2.145  ;
;    Cell                ;       ; 15    ; 2.391       ; 39         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 2     ; 0.435       ; 7          ; 0.158  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 6.355   ; 6.355    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                               ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                               ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                              ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                         ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                             ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                                     ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                          ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                       ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                         ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                           ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                                       ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                                       ;
;   2.567 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                                          ;
;   4.960 ;   2.393  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.142 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.231 ;   0.089  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                                       ;
;   6.355 ;   1.124  ; RR ; IC   ; 1      ; FF_X1_Y57_N13                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|clk                                                                                                                                                                                 ;
;   6.355 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N13                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                                                                                                                                                                     ;
; 7.419   ; 1.064    ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                                                                                                                                                          ;
;   6.664 ;   0.309  ; RR ; uTco ; 2      ; FF_X1_Y57_N13                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|q                                                                                                                                                                                   ;
;   7.419 ;   0.755  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1781 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.419 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1781 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.000    ; 8.000    ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                                                                                                                                         ;
; 14.454   ; 6.454    ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                                                                                                                                              ;
;   8.000  ;   0.000  ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                                                                                                                                          ;
;   8.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                     ; I/O pad             ; REFCLK_3B0_p                                                                                                                                                                                                                                                                            ;
;   8.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|i                                                                                                                                                                                                                                                                    ;
;   8.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327        ; I/O input buffer    ; REFCLK_3B0_p~input|o                                                                                                                                                                                                                                                                    ;
;   8.856  ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                    ;
;   8.981  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36     ; REFTREE_BAL block   ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                   ;
;   9.363  ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                              ;
;   9.435  ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                  ;
;   9.598  ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                          ;
;   9.711  ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                               ;
;   9.838  ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                            ;
;   9.079  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                 ;
;   9.079  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                              ;
;   9.104  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                                ;
;   9.104  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                            ;
;   9.381  ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                            ;
;   9.831  ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0           ; IOPLL               ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                               ;
;   11.976 ;   2.145  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   11.976 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.134 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.212 ;   0.078  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106      ; CLKDIVBLOCK         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                                                                                                                            ;
;   13.390 ;   1.178  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1781 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   13.390 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1781 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   14.474 ;   1.084  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                                                                                                                                                 ;
;   14.454 ;   -0.020 ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                                                                                                                                                  ;
; 14.374   ; -0.080   ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                                                                                                                                                       ;
; 13.899   ; -0.475   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y55_N1781 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.045 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                            ; To Node                                                                                        ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.045 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[54]       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[54] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.118      ; 0.348      ; Slow fix4 100C Model            ;
; 0.049 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[44]       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[44] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.161      ; Fast fix4 0C Model              ;
; 0.049 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[214]                            ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[214]               ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.001      ; 0.163      ; Fast fix4 0C Model              ;
; 0.049 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[240]                            ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[240]               ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.161      ; Fast fix4 0C Model              ;
; 0.050 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg2[4]                        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg3[4]                  ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.170      ; Fast fix4 100C Model            ;
; 0.051 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg3[52]       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg4[52] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.167      ; Fast fix4 0C Model              ;
; 0.051 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg2[27]~ERTM1 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[27] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.163      ; Fast fix4 0C Model              ;
; 0.051 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[10]       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[10] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.001      ; 0.163      ; Fast fix4 0C Model              ;
; 0.051 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[215]                            ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[215]               ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.001      ; 0.166      ; Fast fix4 0C Model              ;
; 0.051 ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[203]                            ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[203]               ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.169      ; Fast fix4 100C Model            ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.045 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[54] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[54] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; SDC Exception                   ; No SDC Exception on Path                                                                       ;
; Data Arrival Time               ; -83.123                                                                                        ;
; Data Required Time              ; -83.168                                                                                        ;
; Slack                           ; 0.045                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.118 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.566       ; 49         ; 0.249   ; 1.317   ;
;    Cell                ;       ; 4     ; 0.062       ; 2          ; 0.000   ; 0.062   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.571       ; 49         ; 0.138   ; 1.433   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.102       ; 29         ; 0.102   ; 0.102   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.246       ; 71         ; 0.246   ; 0.246   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.757       ; 47         ; 0.273   ; 1.484   ;
;    Cell                ;       ; 5     ; 0.072       ; 2          ; 0.000   ; 0.072   ;
;    uTco                ;       ; 2     ; 1.883       ; 51         ; 0.159   ; 1.724   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -83.471   ; -83.471   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.988 ;   0.249   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -84.988 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -84.850 ;   0.138   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -84.788 ;   0.062   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -83.471 ;   1.317   ; RR ; IC   ; 1      ; FF_X57_Y55_N50                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[54]|clk                                               ;
;   -83.471 ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y55_N50                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[54]                                                   ;
; -83.123   ; 0.348     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -83.225 ;   0.246   ; FF ; uTco ; 1      ; FF_X57_Y55_N50                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[54]|q                                                 ;
;   -83.123 ;   0.102   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y55_N0_I75 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[54]|d                                                 ;
;   -83.123 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y55_N0_I75 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[54]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -83.353   ; -83.353   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.724   ;   1.724   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.997   ;   0.273   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.997   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.156   ;   0.159   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.228   ;   0.072   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.712   ;   1.484   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y55_N0_I75 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[54]|clk                                               ;
;   3.712   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y55_N0_I75 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[54]                                                   ;
;   -83.360 ;   -87.072 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -83.353 ;   0.007   ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -83.168   ; 0.185     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y55_N0_I75 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[54]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.049 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[44] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[44] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; SDC Exception                   ; No SDC Exception on Path                                                                       ;
; Data Arrival Time               ; -84.525                                                                                        ;
; Data Required Time              ; -84.574                                                                                        ;
; Slack                           ; 0.049                                                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.161 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.906       ; 46         ; 0.153   ; 0.753   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.027       ; 17         ; 0.027   ; 0.027   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 83         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.992       ; 44         ; 0.167   ; 0.825   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.686   ; -84.686   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.686 ;   0.753   ; RR ; IC   ; 1      ; FF_X59_Y55_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[44]|clk                                               ;
;   -84.686 ;   0.000   ; RR ; CELL ; 1      ; FF_X59_Y55_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[44]                                                   ;
; -84.525   ; 0.161     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.552 ;   0.134   ; FF ; uTco ; 1      ; FF_X59_Y55_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[44]|q                                                 ;
;   -84.525 ;   0.027   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y55_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[44]|d                                                 ;
;   -84.525 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y55_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[44]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.686   ; -84.686   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.238   ;   0.825   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y55_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[44]|clk                                               ;
;   2.238   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y55_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[44]                                                   ;
;   -84.686 ;   -86.924 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.574   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y55_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[44]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.049 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------+
; Property                        ; Value                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[214]         ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[214]  ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                                          ;
; Data Arrival Time               ; -84.530                                                                           ;
; Data Required Time              ; -84.579                                                                           ;
; Slack                           ; 0.049                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.163 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.899       ; 45         ; 0.153   ; 0.746   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.027       ; 17         ; 0.027   ; 0.027   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.136       ; 83         ; 0.136   ; 0.136   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.986       ; 44         ; 0.167   ; 0.819   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.693   ; -84.693   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.693 ;   0.746   ; RR ; IC   ; 1      ; FF_X59_Y62_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[214]|clk                                                                    ;
;   -84.693 ;   0.000   ; RR ; CELL ; 1      ; FF_X59_Y62_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[214]                                                                        ;
; -84.530   ; 0.163     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.557 ;   0.136   ; FF ; uTco ; 3      ; FF_X59_Y62_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[214]|q                                                                      ;
;   -84.530 ;   0.027   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I22 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[214]|d                                                               ;
;   -84.530 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I22 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[214]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.692   ; -84.692   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.232   ;   0.819   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I22 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[214]|clk                                                             ;
;   2.232   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I22 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[214]                                                                 ;
;   -84.692 ;   -86.924 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.579   ; 0.113     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I22 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[214]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.049 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------+
; Property                        ; Value                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[240]         ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[240]  ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                                          ;
; Data Arrival Time               ; -84.528                                                                           ;
; Data Required Time              ; -84.577                                                                           ;
; Slack                           ; 0.049                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.161 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.903       ; 46         ; 0.153   ; 0.750   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.025       ; 16         ; 0.025   ; 0.025   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.136       ; 84         ; 0.136   ; 0.136   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.989       ; 44         ; 0.167   ; 0.822   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.689   ; -84.689   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.689 ;   0.750   ; RR ; IC   ; 1      ; FF_X57_Y58_N13                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[240]|clk                                                                    ;
;   -84.689 ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y58_N13                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[240]                                                                        ;
; -84.528   ; 0.161     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.553 ;   0.136   ; FF ; uTco ; 2      ; FF_X57_Y58_N13                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[240]|q                                                                      ;
;   -84.528 ;   0.025   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y58_N0_I14 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[240]|d                                                               ;
;   -84.528 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y58_N0_I14 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[240]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.689   ; -84.689   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.235   ;   0.822   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y58_N0_I14 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[240]|clk                                                             ;
;   2.235   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y58_N0_I14 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[240]                                                                 ;
;   -84.689 ;   -86.924 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.577   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y58_N0_I14 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[240]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.050 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------+
; Property                        ; Value                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg2[4]     ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg3[4]     ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                                          ;
; Data Arrival Time               ; -84.199                                                                           ;
; Data Required Time              ; -84.249                                                                           ;
; Slack                           ; 0.050                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 100C Model                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.170 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.089       ; 47         ; 0.193   ; 0.896   ;
;    Cell                ;       ; 4     ; 0.038       ; 2          ; 0.000   ; 0.038   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.174       ; 51         ; 0.087   ; 1.087   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.025       ; 15         ; 0.025   ; 0.025   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 85         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.185       ; 46         ; 0.210   ; 0.975   ;
;    Cell                ;       ; 5     ; 0.041       ; 2          ; 0.000   ; 0.041   ;
;    uTco                ;       ; 2     ; 1.348       ; 52         ; 0.094   ; 1.254   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.369   ; -84.369   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.583 ;   1.087   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.390 ;   0.193   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.390 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.303 ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.265 ;   0.038   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.369 ;   0.896   ; RR ; IC   ; 1      ; FF_X64_Y54_N22                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg2[4]|clk                                                                ;
;   -84.369 ;   0.000   ; RR ; CELL ; 1      ; FF_X64_Y54_N22                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg2[4]                                                                    ;
; -84.199   ; 0.170     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.224 ;   0.145   ; FF ; uTco ; 1      ; FF_X64_Y54_N22                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg2[4]|q                                                                  ;
;   -84.199 ;   0.025   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y54_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg3[4]|d                                                                  ;
;   -84.199 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y54_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg3[4]                                                                    ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.369   ; -84.369   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.254   ;   1.254   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.464   ;   0.210   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.464   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.558   ;   0.094   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.599   ;   0.041   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.574   ;   0.975   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y54_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg3[4]|clk                                                                ;
;   2.574   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y54_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg3[4]                                                                    ;
;   -84.369 ;   -86.943 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.249   ; 0.120     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y54_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|avmm_rd_be_reg3[4]                                                                    ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.051 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg3[52] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg4[52] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; SDC Exception                   ; No SDC Exception on Path                                                                       ;
; Data Arrival Time               ; -84.517                                                                                        ;
; Data Required Time              ; -84.568                                                                                        ;
; Slack                           ; 0.051                                                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.167 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.908       ; 46         ; 0.153   ; 0.755   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.026       ; 16         ; 0.026   ; 0.026   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 84         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.993       ; 44         ; 0.167   ; 0.826   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.684   ; -84.684   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.684 ;   0.755   ; RR ; IC   ; 1      ; FF_X60_Y52_N5                              ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg3[52]|clk                                               ;
;   -84.684 ;   0.000   ; RR ; CELL ; 1      ; FF_X60_Y52_N5                              ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg3[52]                                                   ;
; -84.517   ; 0.167     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.543 ;   0.141   ; FF ; uTco ; 1      ; FF_X60_Y52_N5                              ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg3[52]|q                                                 ;
;   -84.517 ;   0.026   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X60_Y52_N0_I12 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg4[52]|d                                                 ;
;   -84.517 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X60_Y52_N0_I12 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg4[52]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.684   ; -84.684   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.239   ;   0.826   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X60_Y52_N0_I12 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg4[52]|clk                                               ;
;   2.239   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X60_Y52_N0_I12 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg4[52]                                                   ;
;   -84.684 ;   -86.923 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.568   ; 0.116     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X60_Y52_N0_I12 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_lbe_reg4[52]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.051 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg2[27]~ERTM1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[27]       ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                    ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; -84.521                                                                                              ;
; Data Required Time              ; -84.572                                                                                              ;
; Slack                           ; 0.051                                                                                                ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.163 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.908       ; 46         ; 0.153   ; 0.755   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.028       ; 17         ; 0.028   ; 0.028   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.135       ; 83         ; 0.135   ; 0.135   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.993       ; 44         ; 0.167   ; 0.826   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                  ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                           ;                     ; launch edge time                                                                                                                                 ;
; -84.684   ; -84.684   ;    ;      ;        ;                                           ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                           ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780              ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780              ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.684 ;   0.755   ; RR ; IC   ; 1      ; FF_X59_Y53_N13                            ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg2[27]~ERTM1|clk                                         ;
;   -84.684 ;   0.000   ; RR ; CELL ; 1      ; FF_X59_Y53_N13                            ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg2[27]~ERTM1                                             ;
; -84.521   ; 0.163     ;    ;      ;        ;                                           ;                     ; data path                                                                                                                                        ;
;   -84.549 ;   0.135   ; FF ; uTco ; 1      ; FF_X59_Y53_N13                            ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg2[27]~ERTM1|q                                           ;
;   -84.521 ;   0.028   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y53_N0_I5 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[27]|d                                                 ;
;   -84.521 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y53_N0_I5 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[27]                                                   ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                              ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                  ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                           ;                     ; latch edge time                                                                                                                                  ;
; -84.684   ; -84.684   ;    ;      ;        ;                                           ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                           ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780              ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780              ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                   ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.239   ;   0.826   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y53_N0_I5 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[27]|clk                                               ;
;   2.239   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y53_N0_I5 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[27]                                                   ;
;   -84.684 ;   -86.923 ;    ;      ;        ;                                           ;                     ; clock pessimism removed                                                                                                                          ;
; -84.572   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y53_N0_I5 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[27]                                                   ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.051 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[10] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[10] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2              ;
; SDC Exception                   ; No SDC Exception on Path                                                                       ;
; Data Arrival Time               ; -84.522                                                                                        ;
; Data Required Time              ; -84.573                                                                                        ;
; Slack                           ; 0.051                                                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.163 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.907       ; 46         ; 0.153   ; 0.754   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.025       ; 15         ; 0.025   ; 0.025   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.138       ; 85         ; 0.138   ; 0.138   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.993       ; 44         ; 0.167   ; 0.826   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.685   ; -84.685   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.685 ;   0.754   ; RR ; IC   ; 1      ; FF_X59_Y54_N47                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[10]|clk                                               ;
;   -84.685 ;   0.000   ; RR ; CELL ; 1      ; FF_X59_Y54_N47                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[10]                                                   ;
; -84.522   ; 0.163     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.547 ;   0.138   ; FF ; uTco ; 1      ; FF_X59_Y54_N47                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg4[10]|q                                                 ;
;   -84.522 ;   0.025   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y54_N0_I55 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[10]|d                                                 ;
;   -84.522 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y54_N0_I55 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[10]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.684   ; -84.684   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.239   ;   0.826   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y54_N0_I55 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[10]|clk                                               ;
;   2.239   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y54_N0_I55 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[10]                                                   ;
;   -84.684 ;   -86.923 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.573   ; 0.111     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y54_N0_I55 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_sch_intf|hdr_preproc|avmm_fbe_reg5[10]                                                   ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.051 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------+
; Property                        ; Value                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[215]         ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[215]  ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                                          ;
; Data Arrival Time               ; -84.527                                                                           ;
; Data Required Time              ; -84.578                                                                           ;
; Slack                           ; 0.051                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.166 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.899       ; 45         ; 0.153   ; 0.746   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.026       ; 16         ; 0.026   ; 0.026   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.140       ; 84         ; 0.140   ; 0.140   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.986       ; 44         ; 0.167   ; 0.819   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.693   ; -84.693   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.693 ;   0.746   ; RR ; IC   ; 1      ; FF_X59_Y62_N8                              ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[215]|clk                                                                    ;
;   -84.693 ;   0.000   ; RR ; CELL ; 1      ; FF_X59_Y62_N8                              ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[215]                                                                        ;
; -84.527   ; 0.166     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.553 ;   0.140   ; FF ; uTco ; 4      ; FF_X59_Y62_N8                              ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[215]|q                                                                      ;
;   -84.527 ;   0.026   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I11 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[215]|d                                                               ;
;   -84.527 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I11 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[215]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.692   ; -84.692   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.232   ;   0.819   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I11 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[215]|clk                                                             ;
;   2.232   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I11 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[215]                                                                 ;
;   -84.692 ;   -86.924 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.578   ; 0.114     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y62_N0_I11 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[215]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.051 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------+
; Property                        ; Value                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[203]         ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[203]  ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                                          ;
; Data Arrival Time               ; -84.238                                                                           ;
; Data Required Time              ; -84.289                                                                           ;
; Slack                           ; 0.051                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 100C Model                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.169 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.051       ; 46         ; 0.193   ; 0.858   ;
;    Cell                ;       ; 4     ; 0.038       ; 2          ; 0.000   ; 0.038   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.174       ; 52         ; 0.087   ; 1.087   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.026       ; 15         ; 0.026   ; 0.026   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.143       ; 85         ; 0.143   ; 0.143   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.149       ; 45         ; 0.210   ; 0.939   ;
;    Cell                ;       ; 5     ; 0.041       ; 2          ; 0.000   ; 0.041   ;
;    uTco                ;       ; 2     ; 1.348       ; 53         ; 0.094   ; 1.254   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.407   ; -84.407   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.583 ;   1.087   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.390 ;   0.193   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.390 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.303 ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.265 ;   0.038   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.407 ;   0.858   ; RR ; IC   ; 1      ; FF_X46_Y65_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[203]|clk                                                                    ;
;   -84.407 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y65_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[203]                                                                        ;
; -84.238   ; 0.169     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.264 ;   0.143   ; FF ; uTco ; 2      ; FF_X46_Y65_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|data_reg1[203]|q                                                                      ;
;   -84.238 ;   0.026   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X46_Y65_N0_I57 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[203]|d                                                               ;
;   -84.238 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X46_Y65_N0_I57 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[203]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.407   ; -84.407   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.254   ;   1.254   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.464   ;   0.210   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.464   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.558   ;   0.094   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.599   ;   0.041   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106                    ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.538   ;   0.939   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X46_Y65_N0_I57 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[203]|clk                                                             ;
;   2.538   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X46_Y65_N0_I57 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[203]                                                                 ;
;   -84.407 ;   -86.945 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.289   ; 0.118     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X46_Y65_N0_I57 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|g_pipeline_disable.pio|bam_rw|holding_data_reg[203]                                                                 ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.060 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.060 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[175]~ERTM0 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[61]  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.020      ; 0.191      ; Fast fix4 0C Model              ;
; 0.061 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[88]~ERTM0  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[102] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.021      ; 0.197      ; Fast fix4 0C Model              ;
; 0.063 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[91]~ERTM0  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[105] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.021      ; 0.197      ; Fast fix4 0C Model              ;
; 0.065 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[171]~ERTM0 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[57]  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.020      ; 0.197      ; Fast fix4 0C Model              ;
; 0.065 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[184]~ERTM0 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[6]   ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.023      ; 0.208      ; Fast fix4 100C Model            ;
; 0.067 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[165]~ERTM0 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[51]  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.020      ; 0.199      ; Fast fix4 0C Model              ;
; 0.067 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[183]~ERTM0 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[5]   ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.021      ; 0.196      ; Fast fix4 0C Model              ;
; 0.068 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[163]~ERTM0 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[49]  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.020      ; 0.196      ; Fast fix4 0C Model              ;
; 0.069 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|full1            ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|tx_st_valid[0]~0_ERTM0                ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.176      ; Fast fix4 0C Model              ;
; 0.069 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[164]~ERTM0 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[50]  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.020      ; 0.199      ; Fast fix4 0C Model              ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.060 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[175]~ERTM0 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[61]  ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.612                                                                                     ;
; Data Required Time              ; -84.672                                                                                     ;
; Slack                           ; 0.060                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.020 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.191 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.908       ; 49         ; 0.908   ; 0.908   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.058       ; 30         ; 0.058   ; 0.058   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.133       ; 70         ; 0.133   ; 0.133   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.993       ; 47         ; 0.993   ; 0.993   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.803   ; -84.803   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.803 ;   0.908   ; RR ; IC   ; 1      ; FF_X25_Y53_N43                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[175]~ERTM0|clk                                                  ;
;   -84.803 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y53_N43                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[175]~ERTM0                                                      ;
; -84.612   ; 0.191     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.670 ;   0.133   ; FF ; uTco ; 1      ; FF_X25_Y53_N43                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[175]~ERTM0|q                                                    ;
;   -84.612 ;   0.058   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I56 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[61]|d                                                     ;
;   -84.612 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I56 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[61]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.783   ; -84.783   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.112   ;   0.993   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I56 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[61]|clk                                                   ;
;   2.112   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I56 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[61]                                                       ;
;   -84.777 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.783 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.672   ; 0.111     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I56 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[61]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.061 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[88]~ERTM0  ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[102] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.597                                                                                     ;
; Data Required Time              ; -84.658                                                                                     ;
; Slack                           ; 0.061                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.197 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.917       ; 49         ; 0.917   ; 0.917   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.061       ; 31         ; 0.061   ; 0.061   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.136       ; 69         ; 0.136   ; 0.136   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.003       ; 47         ; 1.003   ; 1.003   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.794   ; -84.794   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.794 ;   0.917   ; RR ; IC   ; 1      ; FF_X23_Y53_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[88]~ERTM0|clk                                                   ;
;   -84.794 ;   0.000   ; RR ; CELL ; 1      ; FF_X23_Y53_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[88]~ERTM0                                                       ;
; -84.597   ; 0.197     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.658 ;   0.136   ; FF ; uTco ; 1      ; FF_X23_Y53_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[88]~ERTM0|q                                                     ;
;   -84.597 ;   0.061   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[102]|d                                                    ;
;   -84.597 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[102]                                                      ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.773   ; -84.773   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.122   ;   1.003   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[102]|clk                                                  ;
;   2.122   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[102]                                                      ;
;   -84.767 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.773 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.658   ; 0.115     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I36 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[102]                                                      ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.063 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[91]~ERTM0  ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[105] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.597                                                                                     ;
; Data Required Time              ; -84.660                                                                                     ;
; Slack                           ; 0.063                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.197 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.917       ; 49         ; 0.917   ; 0.917   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.061       ; 31         ; 0.061   ; 0.061   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.136       ; 69         ; 0.136   ; 0.136   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.003       ; 47         ; 1.003   ; 1.003   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.794   ; -84.794   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.794 ;   0.917   ; RR ; IC   ; 1      ; FF_X23_Y53_N46                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[91]~ERTM0|clk                                                   ;
;   -84.794 ;   0.000   ; RR ; CELL ; 1      ; FF_X23_Y53_N46                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[91]~ERTM0                                                       ;
; -84.597   ; 0.197     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.658 ;   0.136   ; FF ; uTco ; 1      ; FF_X23_Y53_N46                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[91]~ERTM0|q                                                     ;
;   -84.597 ;   0.061   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I52 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[105]|d                                                    ;
;   -84.597 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I52 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[105]                                                      ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.773   ; -84.773   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.122   ;   1.003   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I52 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[105]|clk                                                  ;
;   2.122   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I52 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[105]                                                      ;
;   -84.767 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.773 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.660   ; 0.113     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X23_Y52_N0_I52 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[105]                                                      ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.065 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[171]~ERTM0 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[57]  ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.606                                                                                     ;
; Data Required Time              ; -84.671                                                                                     ;
; Slack                           ; 0.065                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.020 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.197 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.908       ; 49         ; 0.908   ; 0.908   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.060       ; 30         ; 0.060   ; 0.060   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.137       ; 70         ; 0.137   ; 0.137   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.993       ; 47         ; 0.993   ; 0.993   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.803   ; -84.803   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.803 ;   0.908   ; RR ; IC   ; 1      ; FF_X25_Y53_N50                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[171]~ERTM0|clk                                                  ;
;   -84.803 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y53_N50                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[171]~ERTM0                                                      ;
; -84.606   ; 0.197     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.666 ;   0.137   ; FF ; uTco ; 1      ; FF_X25_Y53_N50                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[171]~ERTM0|q                                                    ;
;   -84.606 ;   0.060   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I67 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[57]|d                                                     ;
;   -84.606 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I67 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[57]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.783   ; -84.783   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.112   ;   0.993   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I67 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[57]|clk                                                   ;
;   2.112   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I67 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[57]                                                       ;
;   -84.777 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.783 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.671   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I67 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[57]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.065 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[184]~ERTM0 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[6]   ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.289                                                                                     ;
; Data Required Time              ; -84.354                                                                                     ;
; Slack                           ; 0.065                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 100C Model                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.023 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.208 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.086       ; 50         ; 1.086   ; 1.086   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 1.087       ; 50         ; 1.087   ; 1.087   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.065       ; 31         ; 0.065   ; 0.065   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.143       ; 69         ; 0.143   ; 0.143   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.182       ; 49         ; 1.182   ; 1.182   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.254       ; 51         ; 1.254   ; 1.254   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.497   ; -84.497   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.583 ;   1.087   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.497 ;   1.086   ; RR ; IC   ; 1      ; FF_X22_Y54_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[184]~ERTM0|clk                                                  ;
;   -84.497 ;   0.000   ; RR ; CELL ; 1      ; FF_X22_Y54_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[184]~ERTM0                                                      ;
; -84.289   ; 0.208     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.354 ;   0.143   ; FF ; uTco ; 1      ; FF_X22_Y54_N19                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[184]~ERTM0|q                                                    ;
;   -84.289 ;   0.065   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I38 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[6]|d                                                      ;
;   -84.289 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I38 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[6]                                                        ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.474   ; -84.474   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.254   ;   1.254   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.436   ;   1.182   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I38 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[6]|clk                                                    ;
;   2.436   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I38 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[6]                                                        ;
;   -84.467 ;   -86.903 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.474 ;   -0.007  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.354   ; 0.120     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I38 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[6]                                                        ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.067 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[165]~ERTM0 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[51]  ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.604                                                                                     ;
; Data Required Time              ; -84.671                                                                                     ;
; Slack                           ; 0.067                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.020 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.199 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.908       ; 49         ; 0.908   ; 0.908   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.065       ; 33         ; 0.065   ; 0.065   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 67         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.993       ; 47         ; 0.993   ; 0.993   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.803   ; -84.803   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.803 ;   0.908   ; RR ; IC   ; 1      ; FF_X25_Y53_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[165]~ERTM0|clk                                                  ;
;   -84.803 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y53_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[165]~ERTM0                                                      ;
; -84.604   ; 0.199     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.669 ;   0.134   ; FF ; uTco ; 1      ; FF_X25_Y53_N37                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[165]~ERTM0|q                                                    ;
;   -84.604 ;   0.065   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[51]|d                                                     ;
;   -84.604 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[51]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.783   ; -84.783   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.112   ;   0.993   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[51]|clk                                                   ;
;   2.112   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[51]                                                       ;
;   -84.777 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.783 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.671   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I37 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[51]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.067 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[183]~ERTM0 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[5]   ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.598                                                                                     ;
; Data Required Time              ; -84.665                                                                                     ;
; Slack                           ; 0.067                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.196 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.917       ; 49         ; 0.917   ; 0.917   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.062       ; 32         ; 0.062   ; 0.062   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 68         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.003       ; 47         ; 1.003   ; 1.003   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.794   ; -84.794   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.794 ;   0.917   ; RR ; IC   ; 1      ; FF_X22_Y54_N25                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[183]~ERTM0|clk                                                  ;
;   -84.794 ;   0.000   ; RR ; CELL ; 1      ; FF_X22_Y54_N25                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[183]~ERTM0                                                      ;
; -84.598   ; 0.196     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.660 ;   0.134   ; FF ; uTco ; 1      ; FF_X22_Y54_N25                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[183]~ERTM0|q                                                    ;
;   -84.598 ;   0.062   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I65 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[5]|d                                                      ;
;   -84.598 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I65 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[5]                                                        ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.773   ; -84.773   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.122   ;   1.003   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I65 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[5]|clk                                                    ;
;   2.122   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I65 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[5]                                                        ;
;   -84.767 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.773 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.665   ; 0.108     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y53_N0_I65 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[5]                                                        ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.068 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[163]~ERTM0 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[49]  ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.607                                                                                     ;
; Data Required Time              ; -84.675                                                                                     ;
; Slack                           ; 0.068                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.020 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.196 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.908       ; 49         ; 0.908   ; 0.908   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.062       ; 32         ; 0.062   ; 0.062   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 68         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.993       ; 47         ; 0.993   ; 0.993   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.803   ; -84.803   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.803 ;   0.908   ; RR ; IC   ; 1      ; FF_X25_Y53_N28                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[163]~ERTM0|clk                                                  ;
;   -84.803 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y53_N28                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[163]~ERTM0                                                      ;
; -84.607   ; 0.196     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.669 ;   0.134   ; FF ; uTco ; 1      ; FF_X25_Y53_N28                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[163]~ERTM0|q                                                    ;
;   -84.607 ;   0.062   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I64 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[49]|d                                                     ;
;   -84.607 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I64 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[49]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.783   ; -84.783   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.112   ;   0.993   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I64 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[49]|clk                                                   ;
;   2.112   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I64 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[49]                                                       ;
;   -84.777 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.783 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.675   ; 0.108     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I64 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[49]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.069 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------+
; Property                        ; Value                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|full1 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|tx_st_valid[0]~0_ERTM0     ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                   ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                         ;
; Data Arrival Time               ; -84.618                                                                          ;
; Data Required Time              ; -84.687                                                                          ;
; Slack                           ; 0.069                                                                            ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                               ;
+---------------------------------+----------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.176 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.917       ; 49         ; 0.917   ; 0.917   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.033       ; 19         ; 0.033   ; 0.033   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.143       ; 81         ; 0.143   ; 0.143   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.003       ; 47         ; 1.003   ; 1.003   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.794   ; -84.794   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.794 ;   0.917   ; RR ; IC   ; 1      ; FF_X21_Y57_N23                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|full1|clk                                                             ;
;   -84.794 ;   0.000   ; RR ; CELL ; 1      ; FF_X21_Y57_N23                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|full1                                                                 ;
; -84.618   ; 0.176     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.651 ;   0.143   ; FF ; uTco ; 2      ; FF_X21_Y57_N23                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|full1|q                                                               ;
;   -84.618 ;   0.033   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X21_Y57_N0_I68 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|tx_st_valid[0]~0_ERTM0|d                                                                   ;
;   -84.618 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X21_Y57_N0_I68 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|tx_st_valid[0]~0_ERTM0                                                                     ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.794   ; -84.794   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.122   ;   1.003   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X21_Y57_N0_I68 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|tx_st_valid[0]~0_ERTM0|clk                                                                 ;
;   2.122   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X21_Y57_N0_I68 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|tx_st_valid[0]~0_ERTM0                                                                     ;
;   -84.794 ;   -86.916 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
; -84.687   ; 0.107     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X21_Y57_N0_I68 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|tx_st_valid[0]~0_ERTM0                                                                     ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.069 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[164]~ERTM0 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[50]  ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; -84.604                                                                                     ;
; Data Required Time              ; -84.673                                                                                     ;
; Slack                           ; 0.069                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.020 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.199 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.908       ; 49         ; 0.908   ; 0.908   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.065       ; 33         ; 0.065   ; 0.065   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 67         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.993       ; 47         ; 0.993   ; 0.993   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                                 ;
; -84.803   ; -84.803   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.803 ;   0.908   ; RR ; IC   ; 1      ; FF_X25_Y53_N31                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[164]~ERTM0|clk                                                  ;
;   -84.803 ;   0.000   ; RR ; CELL ; 1      ; FF_X25_Y53_N31                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[164]~ERTM0                                                      ;
; -84.604   ; 0.199     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                                        ;
;   -84.669 ;   0.134   ; FF ; uTco ; 1      ; FF_X25_Y53_N31                             ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ready_pipeline_inst0|data1[164]~ERTM0|q                                                    ;
;   -84.604 ;   0.065   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I31 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[50]|d                                                     ;
;   -84.604 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I31 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[50]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                                  ;
; -84.783   ; -84.783   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956                 ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780               ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.112   ;   0.993   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I31 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[50]|clk                                                   ;
;   2.112   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I31 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[50]                                                       ;
;   -84.777 ;   -86.889 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.783 ;   -0.006  ;    ;      ;        ;                                            ;                     ; advanced clock effects                                                                                                                           ;
; -84.673   ; 0.110     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X25_Y52_N0_I31 ; Hyper-Register      ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_st_hdr_q[50]                                                       ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.114 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||u0|iopll0|iopll_0_outclk1} -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|iopll0|iopll_0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; 0.114 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]                                                        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g[3]                                                             ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.001      ; 0.183      ; Fast fix4 0C Model              ;
; 0.116 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|din_s1                                                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|dreg[0]                                                             ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.000      ; 0.188      ; Fast fix4 0C Model              ;
; 0.116 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated                                                                                                               ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated                                                                                                                ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.000      ; 0.203      ; Fast fix4 0C Model              ;
; 0.119 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]                   ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]                    ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.000      ; 0.208      ; Fast fix4 0C Model              ;
; 0.119 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[142]                                                                        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[142]                                                                         ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.001      ; 0.209      ; Fast fix4 0C Model              ;
; 0.119 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.000      ; 0.188      ; Fast fix4 0C Model              ;
; 0.120 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]                                                    ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]                                                     ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.001      ; 0.208      ; Fast fix4 0C Model              ;
; 0.120 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe6a[1]                                            ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[1]                                             ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.001      ; 0.190      ; Fast fix4 0C Model              ;
; 0.120 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1                                                                                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                                                                ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.000      ; 0.190      ; Fast fix4 0C Model              ;
; 0.120 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1                                                              ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                                                              ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 0.000      ; 0.192      ; Fast fix4 0C Model              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.114 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g[3]     ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                            ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 2.664                                                                                                ;
; Data Required Time              ; 2.550                                                                                                ;
; Slack                           ; 0.114                                                                                                ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.183 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.288       ; 44         ; 0.000  ; 1.288  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 26         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 74         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.413       ; 45         ; 0.000  ; 1.413  ;
;    Cell                ;       ; 13    ; 1.556       ; 49         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 2.481   ; 2.481    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.481 ;   1.288  ; RR ; IC   ; 1      ; FF_X8_Y65_N40            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]|clk       ;
;   2.481 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N40            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]           ;
; 2.664   ; 0.183    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   2.617 ;   0.136  ; RR ; uTco ; 1      ; FF_X8_Y65_N40            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]|q         ;
;   2.664 ;   0.047  ; RR ; IC   ; 1      ; FF_X8_Y65_N37            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g[3]|d             ;
;   2.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N37            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g[3]               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 2.482   ; 2.482    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.907 ;   1.413  ; RR ; IC   ; 1      ; FF_X8_Y65_N37            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g[3]|clk           ;
;   2.907 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N37            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g[3]               ;
;   2.482 ;   -0.425 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 2.482   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 2.550   ; 0.068    ;    ; uTh  ; 1      ; FF_X8_Y65_N37            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g[3]               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.116 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|din_s1  ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|dreg[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                        ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                         ;
; Data Arrival Time               ; 2.679                                                                                            ;
; Data Required Time              ; 2.563                                                                                            ;
; Slack                           ; 0.116                                                                                            ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.188 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.298       ; 45         ; 0.000  ; 1.298  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 74         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.421       ; 45         ; 0.000  ; 1.421  ;
;    Cell                ;       ; 13    ; 1.556       ; 49         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 2.491   ; 2.491    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.491 ;   1.298  ; RR ; IC   ; 1      ; FF_X43_Y52_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|din_s1|clk            ;
;   2.491 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y52_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|din_s1                ;
; 2.679   ; 0.188    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   2.630 ;   0.139  ; RR ; uTco ; 1      ; FF_X43_Y52_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|din_s1|q              ;
;   2.679 ;   0.049  ; RR ; IC   ; 1      ; FF_X43_Y52_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|dreg[0]|d             ;
;   2.679 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y52_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|dreg[0]               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 2.491   ; 2.491    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.915 ;   1.421  ; RR ; IC   ; 1      ; FF_X43_Y52_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|dreg[0]|clk           ;
;   2.915 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y52_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|dreg[0]               ;
;   2.491 ;   -0.424 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 2.491   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 2.563   ; 0.072    ;    ; uTh  ; 1      ; FF_X43_Y52_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|acknowledgement_synchronizer_wr_clk|dreg[0]               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.116 
===============================================================================
+---------------------------------------------------------------------------------+
; Path Summary                                                                    ;
+---------------------------------+-----------------------------------------------+
; Property                        ; Value                                         ;
+---------------------------------+-----------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                     ;
; SDC Exception                   ; No SDC Exception on Path                      ;
; Data Arrival Time               ; 2.669                                         ;
; Data Required Time              ; 2.553                                         ;
; Slack                           ; 0.116                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                            ;
+---------------------------------+-----------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.203 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.273       ; 44         ; 0.000  ; 1.273  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.048       ; 24         ; 0.048  ; 0.048  ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.135       ; 67         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.396       ; 45         ; 0.000  ; 1.396  ;
;    Cell                ;       ; 13    ; 1.556       ; 50         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                               ;
; 2.466   ; 2.466    ;    ;      ;        ;                          ;                    ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.466 ;   1.273  ; RR ; IC   ; 1      ; FF_X30_Y13_N55           ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated|clk                                                              ;
;   2.466 ;   0.000  ; RR ; CELL ; 1      ; FF_X30_Y13_N55           ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated                                                                  ;
; 2.669   ; 0.203    ;    ;      ;        ;                          ;                    ; data path                                                                                                      ;
;   2.601 ;   0.135  ; RR ; uTco ; 2      ; FF_X30_Y13_N55           ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated|q                                                                ;
;   2.649 ;   0.048  ; RR ; IC   ; 1      ; LABCELL_X30_Y13_N54      ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated~0|datae                                                          ;
;   2.669 ;   0.020  ; RR ; CELL ; 1      ; LABCELL_X30_Y13_N54      ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated~0|combout                                                        ;
;   2.669 ;   0.000  ; RR ; CELL ; 1      ; FF_X30_Y13_N55           ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated|d                                                                ;
;   2.669 ;   0.000  ; RR ; CELL ; 1      ; FF_X30_Y13_N55           ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated                                                                  ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 2.466   ; 2.466    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.890 ;   1.396  ; RR ; IC   ; 1      ; FF_X30_Y13_N55           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated|clk                                                              ;
;   2.890 ;   0.000  ; RR ; CELL ; 1      ; FF_X30_Y13_N55           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated                                                                  ;
;   2.466 ;   -0.424 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 2.466   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 2.553   ; 0.087    ;    ; uTh  ; 1      ; FF_X30_Y13_N55           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|rdy_gated                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                 ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; 2.688                                                                                                                                     ;
; Data Required Time              ; 2.569                                                                                                                                     ;
; Slack                           ; 0.119                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.208 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.287       ; 44         ; 0.000  ; 1.287  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 24         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 3     ; 0.021       ; 10         ; 0.000  ; 0.021  ;
;    uTco                ;       ; 1     ; 0.138       ; 66         ; 0.138  ; 0.138  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.411       ; 45         ; 0.000  ; 1.411  ;
;    Cell                ;       ; 13    ; 1.556       ; 49         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                       ;
; 2.480   ; 2.480    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                   ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                   ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                   ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                  ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                 ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                         ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                              ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                               ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                           ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                           ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                              ;
;   2.480 ;   1.287  ; RR ; IC   ; 1      ; FF_X6_Y66_N7             ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]|clk          ;
;   2.480 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y66_N7             ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]              ;
; 2.688   ; 0.208    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                              ;
;   2.618 ;   0.138  ; FF ; uTco ; 3      ; FF_X6_Y66_N7             ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]|q            ;
;   2.667 ;   0.049  ; FF ; IC   ; 1      ; LABCELL_X6_Y66_N6        ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]~xsyn|datae   ;
;   2.688 ;   0.021  ; FR ; CELL ; 1      ; LABCELL_X6_Y66_N6        ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]~xsyn|combout ;
;   2.688 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y66_N7             ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]|d            ;
;   2.688 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y66_N7             ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]              ;
+---------+----------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                               ;
; 2.480   ; 2.480    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                          ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                          ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                          ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                         ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                    ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                        ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                     ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                  ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                       ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                    ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                      ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                  ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                  ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                     ;
;   2.905 ;   1.411  ; RR ; IC   ; 1      ; FF_X6_Y66_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]|clk ;
;   2.905 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y66_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]     ;
;   2.480 ;   -0.425 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                       ;
; 2.480   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                             ;
; 2.569   ; 0.089    ;    ; uTh  ; 1      ; FF_X6_Y66_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rdptr_g1p|q_bin[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.119 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[142] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[142] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                            ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                             ;
; Data Arrival Time               ; 2.661                                                                                ;
; Data Required Time              ; 2.542                                                                                ;
; Slack                           ; 0.119                                                                                ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.209 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.259       ; 44         ; 0.000  ; 1.259  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.054       ; 26         ; 0.054  ; 0.054  ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.135       ; 65         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.382       ; 44         ; 0.000  ; 1.382  ;
;    Cell                ;       ; 13    ; 1.556       ; 50         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                               ;
; 2.452   ; 2.452    ;    ;      ;        ;                          ;                    ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.452 ;   1.259  ; RR ; IC   ; 1      ; FF_X12_Y77_N52           ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[142]|clk                       ;
;   2.452 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y77_N52           ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[142]                           ;
; 2.661   ; 0.209    ;    ;      ;        ;                          ;                    ; data path                                                                                                      ;
;   2.587 ;   0.135  ; RR ; uTco ; 1      ; FF_X12_Y77_N52           ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[142]|q                         ;
;   2.641 ;   0.054  ; RR ; IC   ; 1      ; LABCELL_X12_Y77_N30      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~175|datae                       ;
;   2.661 ;   0.020  ; RR ; CELL ; 1      ; LABCELL_X12_Y77_N30      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~175|combout                     ;
;   2.661 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y77_N32           ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[142]|d                         ;
;   2.661 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y77_N32           ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[142]                           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 2.453   ; 2.453    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.876 ;   1.382  ; RR ; IC   ; 1      ; FF_X12_Y77_N32           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[142]|clk                       ;
;   2.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y77_N32           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[142]                           ;
;   2.453 ;   -0.423 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 2.453   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 2.542   ; 0.089    ;    ; uTh  ; 1      ; FF_X12_Y77_N32           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[142]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.119 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                                    ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                     ;
; Data Arrival Time               ; 2.650                                                                                                                                                        ;
; Data Required Time              ; 2.531                                                                                                                                                        ;
; Slack                           ; 0.119                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.188 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.269       ; 44         ; 0.000  ; 1.269  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 25         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.141       ; 75         ; 0.141  ; 0.141  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.392       ; 45         ; 0.000  ; 1.392  ;
;    Cell                ;       ; 13    ; 1.556       ; 50         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                                ;
; 2.462   ; 2.462    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                            ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                            ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                            ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                           ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                      ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                          ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                  ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                       ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                    ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                         ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                      ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                        ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                    ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                    ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                       ;
;   2.462 ;   1.269  ; RR ; IC   ; 1      ; FF_X8_Y78_N11            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]|clk ;
;   2.462 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y78_N11            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]     ;
; 2.650   ; 0.188    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                                       ;
;   2.603 ;   0.141  ; RR ; uTco ; 1      ; FF_X8_Y78_N11            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]|q   ;
;   2.650 ;   0.047  ; RR ; IC   ; 1      ; FF_X8_Y78_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]|d  ;
;   2.650 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y78_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]    ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                                  ;
; 2.462   ; 2.462    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                             ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                             ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                             ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                            ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                                       ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                           ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                   ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                                        ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                                     ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                          ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                                       ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                         ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                                     ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                                     ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                                        ;
;   2.886 ;   1.392  ; RR ; IC   ; 1      ; FF_X8_Y78_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]|clk ;
;   2.886 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y78_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]     ;
;   2.462 ;   -0.424 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                          ;
; 2.462   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                                ;
; 2.531   ; 0.069    ;    ; uTh  ; 1      ; FF_X8_Y78_N7             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.120 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                 ;
; Data Arrival Time               ; 2.689                                                                                                    ;
; Data Required Time              ; 2.569                                                                                                    ;
; Slack                           ; 0.120                                                                                                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.208 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.288       ; 44         ; 0.000  ; 1.288  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.050       ; 24         ; 0.050  ; 0.050  ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.138       ; 66         ; 0.138  ; 0.138  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.413       ; 45         ; 0.000  ; 1.413  ;
;    Cell                ;       ; 13    ; 1.556       ; 49         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                   ;
; 2.481   ; 2.481    ;    ;      ;        ;                          ;                    ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                               ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                               ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                               ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                              ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                         ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]             ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk     ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                          ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                       ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                            ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                         ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]           ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                       ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                       ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                          ;
;   2.481 ;   1.288  ; RR ; IC   ; 1      ; FF_X8_Y65_N49            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]|clk       ;
;   2.481 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N49            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]           ;
; 2.689   ; 0.208    ;    ;      ;        ;                          ;                    ; data path                                                                                                          ;
;   2.619 ;   0.138  ; RR ; uTco ; 4      ; FF_X8_Y65_N49            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]|q         ;
;   2.669 ;   0.050  ; RR ; IC   ; 1      ; LABCELL_X8_Y65_N48       ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]~1|datae   ;
;   2.689 ;   0.020  ; RR ; CELL ; 1      ; LABCELL_X8_Y65_N48       ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]~1|combout ;
;   2.689 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N49            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]|d         ;
;   2.689 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N49            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]           ;
+---------+----------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 2.482   ; 2.482    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.907 ;   1.413  ; RR ; IC   ; 1      ; FF_X8_Y65_N49            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]|clk   ;
;   2.907 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N49            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]       ;
;   2.482 ;   -0.425 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 2.482   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 2.569   ; 0.087    ;    ; uTh  ; 1      ; FF_X8_Y65_N49            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|wrptr_g1p|q_bin[3]       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.120 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe6a[1] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[1] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                        ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                         ;
; Data Arrival Time               ; 2.672                                                                                                            ;
; Data Required Time              ; 2.552                                                                                                            ;
; Slack                           ; 0.120                                                                                                            ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.190 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.289       ; 44         ; 0.000  ; 1.289  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.141       ; 74         ; 0.141  ; 0.141  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.414       ; 45         ; 0.000  ; 1.414  ;
;    Cell                ;       ; 13    ; 1.556       ; 49         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                     ;
; 2.482   ; 2.482    ;    ;      ;        ;                          ;                   ; clock path                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                 ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                 ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                 ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                           ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]               ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk       ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                            ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                         ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                              ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                           ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]             ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                         ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                         ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                            ;
;   2.482 ;   1.289  ; RR ; IC   ; 1      ; FF_X6_Y65_N29            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe6a[1]|clk ;
;   2.482 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y65_N29            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe6a[1]     ;
; 2.672   ; 0.190    ;    ;      ;        ;                          ;                   ; data path                                                                                                            ;
;   2.623 ;   0.141  ; RR ; uTco ; 1      ; FF_X6_Y65_N29            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe6a[1]|q   ;
;   2.672 ;   0.049  ; RR ; IC   ; 1      ; FF_X6_Y65_N19            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[1]|d   ;
;   2.672 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y65_N19            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                      ;
; 2.483   ; 2.483    ;    ;      ;        ;                          ;                   ; clock path                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                 ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                 ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                 ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                           ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]               ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk       ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                            ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                         ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                              ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                           ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]             ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                         ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                         ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                            ;
;   2.908 ;   1.414  ; RR ; IC   ; 1      ; FF_X6_Y65_N19            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[1]|clk ;
;   2.908 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y65_N19            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[1]     ;
;   2.483 ;   -0.425 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                              ;
; 2.483   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                    ;
; 2.552   ; 0.069    ;    ; uTh  ; 1      ; FF_X6_Y65_N19            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.120 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------+
; Property                        ; Value                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                      ;
; Data Arrival Time               ; 2.671                                                                         ;
; Data Required Time              ; 2.551                                                                         ;
; Slack                           ; 0.120                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                            ;
+---------------------------------+-------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.190 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.288       ; 44         ; 0.000  ; 1.288  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.054       ; 28         ; 0.054  ; 0.054  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 72         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.413       ; 45         ; 0.000  ; 1.413  ;
;    Cell                ;       ; 13    ; 1.556       ; 49         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 2.481   ; 2.481    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.481 ;   1.288  ; RR ; IC   ; 1      ; FF_X6_Y67_N1             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1|clk                               ;
;   2.481 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N1             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1                                   ;
; 2.671   ; 0.190    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   2.617 ;   0.136  ; RR ; uTco ; 1      ; FF_X6_Y67_N1             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1|q                                 ;
;   2.671 ;   0.054  ; RR ; IC   ; 1      ; FF_X6_Y67_N8             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]|d                                ;
;   2.671 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N8             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 2.481   ; 2.481    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.907 ;   1.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N8             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]|clk                              ;
;   2.907 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N8             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                  ;
;   2.481 ;   -0.426 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 2.481   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 2.551   ; 0.070    ;    ; uTh  ; 1      ; FF_X6_Y67_N8             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.120 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1  ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                       ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 2.677                                                                                           ;
; Data Required Time              ; 2.557                                                                                           ;
; Slack                           ; 0.120                                                                                           ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.192 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.292       ; 44         ; 0.000  ; 1.292  ;
;    Cell                ;       ; 13    ; 1.450       ; 50         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 1     ; 0.168       ; 6          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.054       ; 28         ; 0.054  ; 0.054  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.138       ; 72         ; 0.138  ; 0.138  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.416       ; 45         ; 0.000  ; 1.416  ;
;    Cell                ;       ; 13    ; 1.556       ; 49         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 1     ; 0.180       ; 6          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 2.485   ; 2.485    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.964 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.193 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.485 ;   1.292  ; RR ; IC   ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1|clk             ;
;   2.485 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1                 ;
; 2.677   ; 0.192    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   2.623 ;   0.138  ; RR ; uTco ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1|q               ;
;   2.677 ;   0.054  ; RR ; IC   ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]|d              ;
;   2.677 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 2.485   ; 2.485    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.245 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.494 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.910 ;   1.416  ; RR ; IC   ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clk            ;
;   2.910 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                ;
;   2.485 ;   -0.425 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 2.485   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 2.557   ; 0.072    ;    ; uTh  ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.119 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||u0|dut|intel_pcie_gts_0_avmm_clock0} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|dut|intel_pcie_gts_0_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; 0.119 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                      ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.209      ; Fast fix4 0C Model              ;
; 0.123 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]                                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy                        ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.195      ; Fast fix4 0C Model              ;
; 0.123 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]                              ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                   ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.194      ; Fast fix4 0C Model              ;
; 0.124 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                                                  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                                                  ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.001      ; 0.190      ; Fast fix4 0C Model              ;
; 0.124 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                                                   ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                                                  ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.001      ; 0.185      ; Fast fix4 0C Model              ;
; 0.125 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                      ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.213      ; Fast fix4 0C Model              ;
; 0.127 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.191      ; Fast fix4 0C Model              ;
; 0.127 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.185      ; Fast fix4 0C Model              ;
; 0.128 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.186      ; Fast fix4 0C Model              ;
; 0.128 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 0.000        ; 0.000      ; 0.183      ; Fast fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.119 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                            ;
; Data Arrival Time               ; 3.478                                                                                                                                               ;
; Data Required Time              ; 3.359                                                                                                                                               ;
; Slack                           ; 0.119                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.209 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.884       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 23         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 3     ; 0.023       ; 11         ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.137       ; 66         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.063       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                        ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                    ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                    ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                    ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                   ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                              ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                               ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                            ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                 ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                              ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                            ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                            ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                               ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                            ;
;   3.269 ;   0.590  ; RR ; IC   ; 1      ; FF_X1_Y57_N10            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|clk ;
;   3.269 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N10            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
; 3.478   ; 0.209    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                               ;
;   3.406 ;   0.137  ; RR ; uTco ; 1      ; FF_X1_Y57_N10            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|q   ;
;   3.455 ;   0.049  ; RR ; IC   ; 1      ; LABCELL_X1_Y57_N3        ; Combinational cell ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~0|datae                                                           ;
;   3.467 ;   0.012  ; RF ; CELL ; 1      ; LABCELL_X1_Y57_N3        ; Combinational cell ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~0|combout                                                         ;
;   3.478 ;   0.011  ; FR ; CELL ; 1      ; FF_X1_Y57_N5             ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|d                                        ;
;   3.478 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N5             ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                              ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.767 ;   0.645  ; RR ; IC   ; 1      ; FF_X1_Y57_N5             ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|clk           ;
;   3.767 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N5             ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]               ;
;   3.269 ;   -0.498 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                      ;
; 3.269   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                            ;
; 3.359   ; 0.090    ;    ; uTh  ; 1      ; FF_X1_Y57_N5             ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]               ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.123 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]                  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                          ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                     ;
; Data Arrival Time               ; 3.454                                                                                                                        ;
; Data Required Time              ; 3.331                                                                                                                        ;
; Slack                           ; 0.123                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.195 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.874       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.056       ; 29         ; 0.056  ; 0.056  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 71         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.052       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                               ;
; 3.259   ; 3.259    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                           ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                           ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                          ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                         ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                 ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                       ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                      ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                   ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                 ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                              ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]   ;
;   3.259 ;   0.580  ; RR ; IC   ; 1      ; FF_X15_Y54_N10           ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]|clk                ;
;   3.259 ;   0.000  ; RR ; CELL ; 1      ; FF_X15_Y54_N10           ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]                    ;
; 3.454   ; 0.195    ;    ;      ;        ;                          ;                   ; data path                                                                                                                      ;
;   3.398 ;   0.139  ; RR ; uTco ; 1      ; FF_X15_Y54_N10           ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]|q                  ;
;   3.454 ;   0.056  ; RR ; IC   ; 1      ; FF_X15_Y54_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy|d ;
;   3.454 ;   0.000  ; RR ; CELL ; 1      ; FF_X15_Y54_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy   ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                  ;
; 3.259   ; 3.259    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                             ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                             ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                             ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                            ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                       ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                           ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                   ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                        ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                     ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                          ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                       ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                         ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                     ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                     ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                        ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                     ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                   ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]     ;
;   3.756 ;   0.634  ; RR ; IC   ; 1      ; FF_X15_Y54_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy|clk ;
;   3.756 ;   0.000  ; RR ; CELL ; 1      ; FF_X15_Y54_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy     ;
;   3.259 ;   -0.497 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                          ;
; 3.259   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                ;
; 3.331   ; 0.072    ;    ; uTh  ; 1      ; FF_X15_Y54_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy     ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.123 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                    ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                               ;
; Data Arrival Time               ; 3.451                                                                                                                  ;
; Data Required Time              ; 3.328                                                                                                                  ;
; Slack                           ; 0.123                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.194 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.872       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.055       ; 28         ; 0.055  ; 0.055  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 72         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.050       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                             ;
; 3.257   ; 3.257    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.257 ;   0.578  ; RR ; IC   ; 1      ; FF_X17_Y52_N10           ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]|clk   ;
;   3.257 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y52_N10           ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]       ;
; 3.451   ; 0.194    ;    ;      ;        ;                          ;                   ; data path                                                                                                                    ;
;   3.396 ;   0.139  ; RR ; uTco ; 1      ; FF_X17_Y52_N10           ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]|q     ;
;   3.451 ;   0.055  ; RR ; IC   ; 1      ; FF_X17_Y52_N1            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|d                          ;
;   3.451 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y52_N1            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                              ;
; 3.257   ; 3.257    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.754 ;   0.632  ; RR ; IC   ; 1      ; FF_X17_Y52_N1            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|clk                        ;
;   3.754 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y52_N1            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                            ;
;   3.257 ;   -0.497 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                      ;
; 3.257   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                            ;
; 3.328   ; 0.071    ;    ; uTh  ; 1      ; FF_X17_Y52_N1            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.124 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; 3.430                                                                                              ;
; Data Required Time              ; 3.306                                                                                              ;
; Slack                           ; 0.124                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.190 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.855       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.141       ; 74         ; 0.141  ; 0.141  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.033       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                             ;
; 3.240   ; 3.240    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.240 ;   0.561  ; RR ; IC   ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|clk                       ;
;   3.240 ;   0.000  ; RR ; CELL ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                           ;
; 3.430   ; 0.190    ;    ;      ;        ;                          ;                   ; data path                                                                                                                    ;
;   3.381 ;   0.141  ; RR ; uTco ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|q                         ;
;   3.430 ;   0.049  ; RR ; IC   ; 1      ; FF_X32_Y55_N4            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]|d                         ;
;   3.430 ;   0.000  ; RR ; CELL ; 1      ; FF_X32_Y55_N4            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                              ;
; 3.241   ; 3.241    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.737 ;   0.615  ; RR ; IC   ; 1      ; FF_X32_Y55_N4            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]|clk                       ;
;   3.737 ;   0.000  ; RR ; CELL ; 1      ; FF_X32_Y55_N4            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                           ;
;   3.241 ;   -0.496 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                      ;
; 3.241   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                            ;
; 3.306   ; 0.065    ;    ; uTh  ; 1      ; FF_X32_Y55_N4            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.124 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; 3.425                                                                                              ;
; Data Required Time              ; 3.301                                                                                              ;
; Slack                           ; 0.124                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.185 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.855       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 74         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.033       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                             ;
; 3.240   ; 3.240    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.240 ;   0.561  ; RR ; IC   ; 1      ; FF_X32_Y55_N7            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1|clk                        ;
;   3.240 ;   0.000  ; RR ; CELL ; 1      ; FF_X32_Y55_N7            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                            ;
; 3.425   ; 0.185    ;    ;      ;        ;                          ;                   ; data path                                                                                                                    ;
;   3.376 ;   0.136  ; RR ; uTco ; 1      ; FF_X32_Y55_N7            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1|q                          ;
;   3.425 ;   0.049  ; RR ; IC   ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|d                         ;
;   3.425 ;   0.000  ; RR ; CELL ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                              ;
; 3.241   ; 3.241    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.737 ;   0.615  ; RR ; IC   ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|clk                       ;
;   3.737 ;   0.000  ; RR ; CELL ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                           ;
;   3.241 ;   -0.496 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                      ;
; 3.241   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                            ;
; 3.301   ; 0.060    ;    ; uTh  ; 1      ; FF_X32_Y55_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.125 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                            ;
; Data Arrival Time               ; 3.482                                                                                                                                               ;
; Data Required Time              ; 3.357                                                                                                                                               ;
; Slack                           ; 0.125                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.213 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.884       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.057       ; 27         ; 0.057  ; 0.057  ;
;    Cell                ;       ; 3     ; 0.020       ; 9          ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.136       ; 64         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.063       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                                        ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                                                                    ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                                                                    ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                    ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                   ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                              ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                               ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                            ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                 ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                              ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                            ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                            ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                               ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                            ;
;   3.269 ;   0.590  ; RR ; IC   ; 1      ; FF_X1_Y57_N31            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|clk ;
;   3.269 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N31            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
; 3.482   ; 0.213    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                               ;
;   3.405 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y57_N31            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|q   ;
;   3.462 ;   0.057  ; RR ; IC   ; 1      ; LABCELL_X1_Y57_N54       ; Combinational cell ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~3|datae                                                           ;
;   3.482 ;   0.020  ; RR ; CELL ; 1      ; LABCELL_X1_Y57_N54       ; Combinational cell ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~3|combout                                                         ;
;   3.482 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N56            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|d                                        ;
;   3.482 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N56            ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                              ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                         ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                         ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                        ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                   ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                       ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk               ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                    ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                 ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                      ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                   ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                     ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                 ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                 ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                    ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                 ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                               ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                            ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15] ;
;   3.767 ;   0.645  ; RR ; IC   ; 1      ; FF_X1_Y57_N56            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|clk           ;
;   3.767 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N56            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]               ;
;   3.269 ;   -0.498 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                      ;
; 3.269   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                            ;
; 3.357   ; 0.088    ;    ; uTh  ; 1      ; FF_X1_Y57_N56            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]               ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.127 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                            ;
; Data Arrival Time               ; 3.460                                                                                                                                               ;
; Data Required Time              ; 3.333                                                                                                                                               ;
; Slack                           ; 0.127                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.191 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.884       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.051       ; 27         ; 0.051  ; 0.051  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.140       ; 73         ; 0.140  ; 0.140  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.063       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                        ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                    ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                    ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                    ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                   ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                              ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                               ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                            ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                 ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                              ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                            ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                            ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                               ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                            ;
;   3.269 ;   0.590  ; RR ; IC   ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.269 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
; 3.460   ; 0.191    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                               ;
;   3.409 ;   0.140  ; RR ; uTco ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|q   ;
;   3.460 ;   0.051  ; RR ; IC   ; 1      ; FF_X1_Y57_N34            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|d   ;
;   3.460 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N34            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                         ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                    ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                    ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                    ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                   ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                              ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                               ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                            ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                 ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                              ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                            ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                            ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                               ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                            ;
;   3.767 ;   0.645  ; RR ; IC   ; 1      ; FF_X1_Y57_N34            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|clk ;
;   3.767 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N34            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
;   3.269 ;   -0.498 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                 ;
; 3.269   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                       ;
; 3.333   ; 0.064    ;    ; uTh  ; 1      ; FF_X1_Y57_N34            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.127 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                            ;
; Data Arrival Time               ; 3.454                                                                                                                                               ;
; Data Required Time              ; 3.327                                                                                                                                               ;
; Slack                           ; 0.127                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.185 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.884       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 74         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.063       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                       ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                   ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                   ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                   ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                  ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                 ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                         ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                              ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                               ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                              ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                           ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                         ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                      ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                           ;
;   3.269 ;   0.590  ; RR ; IC   ; 1      ; FF_X1_Y57_N28            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clk ;
;   3.269 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N28            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1     ;
; 3.454   ; 0.185    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                              ;
;   3.405 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y57_N28            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|q   ;
;   3.454 ;   0.049  ; RR ; IC   ; 1      ; FF_X1_Y57_N29            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|d  ;
;   3.454 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N29            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]    ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                         ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                    ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                    ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                    ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                   ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                              ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                               ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                            ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                 ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                              ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                            ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                            ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                               ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                            ;
;   3.767 ;   0.645  ; RR ; IC   ; 1      ; FF_X1_Y57_N29            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.767 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N29            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
;   3.269 ;   -0.498 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                 ;
; 3.269   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                       ;
; 3.327   ; 0.058    ;    ; uTh  ; 1      ; FF_X1_Y57_N29            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.128 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                            ;
; Data Arrival Time               ; 3.455                                                                                                                                               ;
; Data Required Time              ; 3.327                                                                                                                                               ;
; Slack                           ; 0.128                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.186 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.884       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.050       ; 27         ; 0.050  ; 0.050  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 73         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.063       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                       ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                   ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                   ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                   ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                  ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                 ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                         ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                              ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                               ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                              ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                           ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                         ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                      ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                           ;
;   3.269 ;   0.590  ; RR ; IC   ; 1      ; FF_X1_Y57_N40            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clk ;
;   3.269 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N40            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1     ;
; 3.455   ; 0.186    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                              ;
;   3.405 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y57_N40            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|q   ;
;   3.455 ;   0.050  ; RR ; IC   ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|d  ;
;   3.455 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]    ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                         ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                    ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                    ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                    ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                   ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                              ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                               ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                            ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                 ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                              ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                            ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                            ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                               ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                            ;
;   3.767 ;   0.645  ; RR ; IC   ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.767 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
;   3.269 ;   -0.498 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                 ;
; 3.269   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                       ;
; 3.327   ; 0.058    ;    ; uTh  ; 1      ; FF_X1_Y57_N41            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.128 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ;
; To Node                         ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                            ;
; Data Arrival Time               ; 3.452                                                                                                                                               ;
; Data Required Time              ; 3.324                                                                                                                                               ;
; Slack                           ; 0.128                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.183 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.884       ; 51         ; 0.000  ; 1.294  ;
;    Cell                ;       ; 15    ; 1.557       ; 42         ; 0.000  ; 0.482  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.253       ; 7          ; 0.084  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 26         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 74         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.063       ; 51         ; 0.000  ; 1.418  ;
;    Cell                ;       ; 15    ; 1.676       ; 42         ; 0.000  ; 0.530  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.270       ; 7          ; 0.089  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                       ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                   ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                   ;
;   0.587 ;   0.482  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                   ;
;   0.657 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                  ;
;   0.911 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   0.957 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                 ;
;   1.056 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                         ;
;   1.124 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                              ;
;   1.203 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   0.778 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                ;
;   0.778 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   0.796 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                               ;
;   0.796 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   0.965 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   1.261 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                              ;
;   2.555 ;   1.294  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                           ;
;   2.555 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                         ;
;   2.639 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                      ;
;   2.679 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                           ;
;   3.269 ;   0.590  ; RR ; IC   ; 1      ; FF_X1_Y57_N25            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clk ;
;   3.269 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N25            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1     ;
; 3.452   ; 0.183    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                              ;
;   3.405 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y57_N25            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|q   ;
;   3.452 ;   0.047  ; RR ; IC   ; 1      ; FF_X1_Y57_N26            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|d  ;
;   3.452 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N26            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]    ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                         ;
; 3.269   ; 3.269    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                    ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                    ;
;   0.635 ;   0.530  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                    ;
;   0.711 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                   ;
;   0.981 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                              ;
;   1.029 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   1.132 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   1.204 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                               ;
;   1.288 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                            ;
;   1.046 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                 ;
;   1.046 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                              ;
;   1.065 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   1.065 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                                                            ;
;   1.246 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                            ;
;   1.572 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                               ;
;   2.990 ;   1.418  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.990 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   3.079 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   3.122 ;   0.043  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y51_N106  ; CLKDIVBLOCK       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                            ;
;   3.767 ;   0.645  ; RR ; IC   ; 1      ; FF_X1_Y57_N26            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.767 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y57_N26            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
;   3.269 ;   -0.498 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                                 ;
; 3.269   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                       ;
; 3.324   ; 0.055    ;    ; uTh  ; 1      ; FF_X1_Y57_N26            ; ALM Register      ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (6 violated).  Worst case slack is -86.604 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack   ; From Node                                                                                                                      ; To Node                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; -86.604 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]                                                  ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe3a[0]           ; u0|iopll0|iopll_0_outclk1                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -88.543    ; 0.638      ; Slow fix4 0C Model              ;
; -86.603 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]                                                  ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]           ; u0|iopll0|iopll_0_outclk1                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -88.543    ; 0.638      ; Slow fix4 0C Model              ;
; -86.590 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                                            ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                            ; u0|iopll0|iopll_0_outclk1                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -88.538    ; 0.629      ; Slow fix4 0C Model              ;
; -86.588 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                                            ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]                                            ; u0|iopll0|iopll_0_outclk1                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -88.538    ; 0.629      ; Slow fix4 0C Model              ;
; -86.573 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0] ; u0|iopll0|iopll_0_outclk1                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -88.542    ; 0.550      ; Slow fix4 0C Model              ;
; -86.560 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; u0|iopll0|iopll_0_outclk1                      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -88.542    ; 0.550      ; Slow fix4 0C Model              ;
; 0.676   ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                             ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                          ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.075     ; 2.023      ; Slow fix4 0C Model              ;
; 0.685   ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                             ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]                          ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.075     ; 2.023      ; Slow fix4 0C Model              ;
; 0.689   ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                             ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                          ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.072     ; 1.977      ; Slow fix4 0C Model              ;
; 0.704   ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                             ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]                          ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.857        ; -0.072     ; 1.977      ; Slow fix4 0C Model              ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -86.604 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]                                                           ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe3a[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                               ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                ;
; Data Arrival Time               ; 5.463                                                                                                                                   ;
; Data Required Time              ; -81.141                                                                                                                                 ;
; Slack                           ; -86.604 (VIOLATED)                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857   ;       ;             ;            ;         ;         ;
; Clock Skew             ; -88.543 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.638   ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;         ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;         ;       ;             ;            ;         ;         ;
;  Arrival Path          ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 2     ; 2.413       ; 46         ; 0.000   ; 2.413   ;
;    Cell                ;         ; 13    ; 2.487       ; 48         ; 0.000   ; 0.869   ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392  ; -0.392  ;
;    uTco                ;         ; 1     ; 0.317       ; 6          ; 0.317   ; 0.317   ;
;   Data                 ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 0.318       ; 50         ; 0.318   ; 0.318   ;
;    Cell                ;         ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;         ; 1     ; 0.320       ; 50         ; 0.320   ; 0.320   ;
;  Required Path         ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 1.537       ; 52         ; 1.537   ; 1.537   ;
;    Cell                ;         ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;         ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;         ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+---------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                             ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                         ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                         ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                        ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                   ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                       ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                               ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                    ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                 ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                      ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                   ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                     ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                 ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                 ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                    ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N4             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]|clk                                                            ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N4             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]                                                                ;
; 5.463   ; 0.638    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                    ;
;   5.145 ;   0.320  ; RR ; uTco ; 319    ; FF_X6_Y67_N4             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]|q                                                              ;
;   5.463 ;   0.318  ; RF ; IC   ; 1      ; FF_X7_Y67_N25            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe3a[0]|clrn ;
;   5.463 ;   0.000  ; FF ; CELL ; 1      ; FF_X7_Y67_N25            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe3a[0]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -80.861   ; -83.718   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.861 ;   1.537   ; RR ; IC   ; 1      ; FF_X7_Y67_N25                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe3a[0]|clk      ;
;   -80.861 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N25                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe3a[0]          ;
; -81.081   ; -0.220    ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                ;
; -81.141   ; -0.060    ;    ; uTsu ; 1      ; FF_X7_Y67_N25                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe3a[0]          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -86.603 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]                                                           ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                               ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                ;
; Data Arrival Time               ; 5.463                                                                                                                                   ;
; Data Required Time              ; -81.140                                                                                                                                 ;
; Slack                           ; -86.603 (VIOLATED)                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857   ;       ;             ;            ;         ;         ;
; Clock Skew             ; -88.543 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.638   ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;         ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;         ;       ;             ;            ;         ;         ;
;  Arrival Path          ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 2     ; 2.413       ; 46         ; 0.000   ; 2.413   ;
;    Cell                ;         ; 13    ; 2.487       ; 48         ; 0.000   ; 0.869   ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392  ; -0.392  ;
;    uTco                ;         ; 1     ; 0.317       ; 6          ; 0.317   ; 0.317   ;
;   Data                 ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 0.318       ; 50         ; 0.318   ; 0.318   ;
;    Cell                ;         ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;         ; 1     ; 0.320       ; 50         ; 0.320   ; 0.320   ;
;  Required Path         ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 1.537       ; 52         ; 1.537   ; 1.537   ;
;    Cell                ;         ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;         ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;         ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+---------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                             ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                         ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                         ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                         ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                        ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                   ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                       ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                               ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                    ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                 ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                      ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                   ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                     ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                 ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                 ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                    ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X6_Y67_N4             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]|clk                                                            ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y67_N4             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]                                                                ;
; 5.463   ; 0.638    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                    ;
;   5.145 ;   0.320  ; RR ; uTco ; 319    ; FF_X6_Y67_N4             ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[1]|q                                                              ;
;   5.463 ;   0.318  ; RF ; IC   ; 1      ; FF_X7_Y67_N31            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clrn ;
;   5.463 ;   0.000  ; FF ; CELL ; 1      ; FF_X7_Y67_N31            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -80.861   ; -83.718   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.861 ;   1.537   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk      ;
;   -80.861 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]          ;
; -81.081   ; -0.220    ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                ;
; -81.140   ; -0.059    ;    ; uTsu ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -86.590 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                    ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; 5.451                                                                                                  ;
; Data Required Time              ; -81.139                                                                                                ;
; Slack                           ; -86.590 (VIOLATED)                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857   ;       ;             ;            ;         ;         ;
; Clock Skew             ; -88.538 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.629   ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;         ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;         ;       ;             ;            ;         ;         ;
;  Arrival Path          ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 2     ; 2.410       ; 46         ; 0.000   ; 2.410   ;
;    Cell                ;         ; 13    ; 2.487       ; 48         ; 0.000   ; 0.869   ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392  ; -0.392  ;
;    uTco                ;         ; 1     ; 0.317       ; 6          ; 0.317   ; 0.317   ;
;   Data                 ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 0.315       ; 50         ; 0.315   ; 0.315   ;
;    Cell                ;         ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;         ; 1     ; 0.314       ; 50         ; 0.314   ; 0.314   ;
;  Required Path         ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 1.539       ; 52         ; 1.539   ; 1.539   ;
;    Cell                ;         ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;         ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;         ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+---------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 4.822   ; 4.822    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.822 ;   2.410  ; RR ; IC   ; 1      ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]|clk                        ;
;   4.822 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                            ;
; 5.451   ; 0.629    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   5.136 ;   0.314  ; RR ; uTco ; 44     ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]|q                          ;
;   5.451 ;   0.315  ; RF ; IC   ; 1      ; FF_X9_Y65_N43            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clrn    ;
;   5.451 ;   0.000  ; FF ; CELL ; 1      ; FF_X9_Y65_N43            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]         ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -80.859   ; -83.716   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.859 ;   1.539   ; RR ; IC   ; 1      ; FF_X9_Y65_N43                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                       ;
;   -80.859 ;   0.000   ; RR ; CELL ; 1      ; FF_X9_Y65_N43                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                           ;
; -81.079   ; -0.220    ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                ;
; -81.139   ; -0.060    ;    ; uTsu ; 1      ; FF_X9_Y65_N43                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -86.588 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                    ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                              ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; 5.451                                                                                                  ;
; Data Required Time              ; -81.137                                                                                                ;
; Slack                           ; -86.588 (VIOLATED)                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857   ;       ;             ;            ;         ;         ;
; Clock Skew             ; -88.538 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.629   ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;         ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;         ;       ;             ;            ;         ;         ;
;  Arrival Path          ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 2     ; 2.410       ; 46         ; 0.000   ; 2.410   ;
;    Cell                ;         ; 13    ; 2.487       ; 48         ; 0.000   ; 0.869   ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392  ; -0.392  ;
;    uTco                ;         ; 1     ; 0.317       ; 6          ; 0.317   ; 0.317   ;
;   Data                 ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 0.315       ; 50         ; 0.315   ; 0.315   ;
;    Cell                ;         ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;         ; 1     ; 0.314       ; 50         ; 0.314   ; 0.314   ;
;  Required Path         ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 1.539       ; 52         ; 1.539   ; 1.539   ;
;    Cell                ;         ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;         ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;         ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+---------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 4.822   ; 4.822    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.822 ;   2.410  ; RR ; IC   ; 1      ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]|clk                        ;
;   4.822 ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                            ;
; 5.451   ; 0.629    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   5.136 ;   0.314  ; RR ; uTco ; 44     ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]|q                          ;
;   5.451 ;   0.315  ; RF ; IC   ; 1      ; FF_X9_Y65_N58            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]|clrn    ;
;   5.451 ;   0.000  ; FF ; CELL ; 1      ; FF_X9_Y65_N58            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]         ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -80.859   ; -83.716   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.859 ;   1.539   ; RR ; IC   ; 1      ; FF_X9_Y65_N58                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]|clk                                       ;
;   -80.859 ;   0.000   ; RR ; CELL ; 1      ; FF_X9_Y65_N58                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]                                           ;
; -81.079   ; -0.220    ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                ;
; -81.137   ; -0.058    ;    ; uTsu ; 1      ; FF_X9_Y65_N58                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -86.573 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                    ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                         ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                          ;
; Data Arrival Time               ; 5.345                                                                                                                                             ;
; Data Required Time              ; -81.228                                                                                                                                           ;
; Slack                           ; -86.573 (VIOLATED)                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857   ;       ;             ;            ;         ;         ;
; Clock Skew             ; -88.542 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.550   ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;         ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;         ;       ;             ;            ;         ;         ;
;  Arrival Path          ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 2     ; 2.383       ; 46         ; 0.000   ; 2.383   ;
;    Cell                ;         ; 13    ; 2.487       ; 48         ; 0.000   ; 0.869   ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392  ; -0.392  ;
;    uTco                ;         ; 1     ; 0.317       ; 6          ; 0.317   ; 0.317   ;
;   Data                 ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 0.238       ; 43         ; 0.238   ; 0.238   ;
;    Cell                ;         ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;         ; 1     ; 0.312       ; 57         ; 0.312   ; 0.312   ;
;  Required Path         ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 1.508       ; 52         ; 1.508   ; 1.508   ;
;    Cell                ;         ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;         ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;         ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+---------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                       ;
; 4.795   ; 4.795    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                   ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                   ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                   ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                  ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                 ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                         ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                              ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                               ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                           ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                           ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                              ;
;   4.795 ;   2.383  ; RR ; IC   ; 1      ; FF_X16_Y73_N19           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                     ;
;   4.795 ;   0.000  ; RR ; CELL ; 1      ; FF_X16_Y73_N19           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                         ;
; 5.345   ; 0.550    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                              ;
;   5.107 ;   0.312  ; RR ; uTco ; 66     ; FF_X16_Y73_N19           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                       ;
;   5.345 ;   0.238  ; RF ; IC   ; 1      ; FF_X17_Y73_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]|clrn ;
;   5.345 ;   0.000  ; FF ; CELL ; 1      ; FF_X17_Y73_N2            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                               ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                       ;
; -80.890   ; -83.747   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                            ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                        ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                        ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                            ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg               ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk      ;
;   -80.890 ;   1.508   ; RR ; IC   ; 1      ; FF_X17_Y73_N2                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]|clk ;
;   -80.890 ;   0.000   ; RR ; CELL ; 1      ; FF_X17_Y73_N2                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]     ;
; -81.110   ; -0.220    ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                     ;
; -81.228   ; -0.118    ;    ; uTsu ; 1      ; FF_X17_Y73_N2                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe3a[0]     ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -86.560 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                    ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                                                                         ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                          ;
; Data Arrival Time               ; 5.345                                                                                                                                             ;
; Data Required Time              ; -81.215                                                                                                                                           ;
; Slack                           ; -86.560 (VIOLATED)                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+---------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857   ;       ;             ;            ;         ;         ;
; Clock Skew             ; -88.542 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.550   ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;         ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;         ;       ;             ;            ;         ;         ;
;  Arrival Path          ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 2     ; 2.383       ; 46         ; 0.000   ; 2.383   ;
;    Cell                ;         ; 13    ; 2.487       ; 48         ; 0.000   ; 0.869   ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392  ; -0.392  ;
;    uTco                ;         ; 1     ; 0.317       ; 6          ; 0.317   ; 0.317   ;
;   Data                 ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 0.238       ; 43         ; 0.238   ; 0.238   ;
;    Cell                ;         ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;         ; 1     ; 0.312       ; 57         ; 0.312   ; 0.312   ;
;  Required Path         ;         ;       ;             ;            ;         ;         ;
;   Clock                ;         ;       ;             ;            ;         ;         ;
;    IC                  ;         ; 1     ; 1.508       ; 52         ; 1.508   ; 1.508   ;
;    Cell                ;         ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;         ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;         ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+---------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                       ;
; 4.795   ; 4.795    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                                                                   ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                                                                   ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                   ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                  ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                 ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                         ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                                                              ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                                                                ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                               ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                                                           ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                           ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                              ;
;   4.795 ;   2.383  ; RR ; IC   ; 1      ; FF_X16_Y73_N19           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                     ;
;   4.795 ;   0.000  ; RR ; CELL ; 1      ; FF_X16_Y73_N19           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                         ;
; 5.345   ; 0.550    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                              ;
;   5.107 ;   0.312  ; RR ; uTco ; 66     ; FF_X16_Y73_N19           ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                       ;
;   5.345 ;   0.238  ; RF ; IC   ; 1      ; FF_X17_Y73_N4            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clrn ;
;   5.345 ;   0.000  ; FF ; CELL ; 1      ; FF_X17_Y73_N4            ; ALM Register      ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                               ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                       ;
; -80.890   ; -83.747   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                            ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                        ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                        ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                            ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg               ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk      ;
;   -80.890 ;   1.508   ; RR ; IC   ; 1      ; FF_X17_Y73_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk ;
;   -80.890 ;   0.000   ; RR ; CELL ; 1      ; FF_X17_Y73_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]     ;
; -81.110   ; -0.220    ;    ;      ;        ;                              ;                     ; clock uncertainty                                                                                                                                     ;
; -81.215   ; -0.105    ;    ; uTsu ; 1      ; FF_X17_Y73_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]     ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 0.676 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.463                                                                                                                    ;
; Data Required Time              ; 6.139                                                                                                                    ;
; Slack                           ; 0.676                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.075 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.023  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.735       ; 50         ; 1.735   ; 1.735   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.628       ; 80         ; 0.454   ; 1.174   ;
;    Cell                ;        ; 3     ; 0.062       ; 3          ; 0.000   ; 0.034   ;
;    uTco                ;        ; 1     ; 0.333       ; 16         ; 0.333   ; 0.333   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.532       ; 52         ; 1.532   ; 1.532   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.440   ; 3.440   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.440 ;   1.735 ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.440 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.463   ; 2.023   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.773 ;   0.333 ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.947 ;   1.174 ; RR ; IC   ; 1      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|dataf                                            ;
;   4.975 ;   0.028 ; RR ; CELL ; 3      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                          ;
;   5.009 ;   0.034 ; RF ; CELL ; 27     ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_la_lab/lab_lut6outb[1]                        ;
;   5.463 ;   0.454 ; FF ; IC   ; 1      ; FF_X46_Y81_N50               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]|clrn                    ;
;   5.463 ;   0.000 ; FF ; CELL ; 1      ; FF_X46_Y81_N50               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.222     ; 3.365     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.866 ;   1.532   ; RR ; IC   ; 1      ; FF_X46_Y81_N50               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]|clk                     ;
;   -80.866 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y81_N50               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                         ;
;   6.224   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.222   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.139     ; -0.083    ;    ; uTsu ; 1      ; FF_X46_Y81_N50               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 0.685 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.463                                                                                                                    ;
; Data Required Time              ; 6.148                                                                                                                    ;
; Slack                           ; 0.685                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.075 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.023  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.735       ; 50         ; 1.735   ; 1.735   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.628       ; 80         ; 0.454   ; 1.174   ;
;    Cell                ;        ; 3     ; 0.062       ; 3          ; 0.000   ; 0.034   ;
;    uTco                ;        ; 1     ; 0.333       ; 16         ; 0.333   ; 0.333   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.532       ; 52         ; 1.532   ; 1.532   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.440   ; 3.440   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.440 ;   1.735 ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.440 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.463   ; 2.023   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.773 ;   0.333 ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.947 ;   1.174 ; RR ; IC   ; 1      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|dataf                                            ;
;   4.975 ;   0.028 ; RR ; CELL ; 3      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                          ;
;   5.009 ;   0.034 ; RF ; CELL ; 27     ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_la_lab/lab_lut6outb[1]                        ;
;   5.463 ;   0.454 ; FF ; IC   ; 1      ; FF_X46_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]|clrn                    ;
;   5.463 ;   0.000 ; FF ; CELL ; 1      ; FF_X46_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.222     ; 3.365     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.866 ;   1.532   ; RR ; IC   ; 1      ; FF_X46_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]|clk                     ;
;   -80.866 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]                         ;
;   6.224   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.222   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.148     ; -0.074    ;    ; uTsu ; 1      ; FF_X46_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 0.689 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.417                                                                                                                    ;
; Data Required Time              ; 6.106                                                                                                                    ;
; Slack                           ; 0.689                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.072 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.977  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.735       ; 50         ; 1.735   ; 1.735   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.521       ; 77         ; 0.347   ; 1.174   ;
;    Cell                ;        ; 3     ; 0.123       ; 6          ; 0.000   ; 0.095   ;
;    uTco                ;        ; 1     ; 0.333       ; 17         ; 0.333   ; 0.333   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.535       ; 52         ; 1.535   ; 1.535   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.440   ; 3.440   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.440 ;   1.735 ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.440 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.417   ; 1.977   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.773 ;   0.333 ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.947 ;   1.174 ; RR ; IC   ; 1      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|dataf                                            ;
;   4.975 ;   0.028 ; RR ; CELL ; 3      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                          ;
;   5.070 ;   0.095 ; RF ; CELL ; 2      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_la_lab/laboutb[6]                             ;
;   5.417 ;   0.347 ; FF ; IC   ; 1      ; FF_X47_Y82_N5                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]|clrn                    ;
;   5.417 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y82_N5                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.225     ; 3.368     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.863 ;   1.535   ; RR ; IC   ; 1      ; FF_X47_Y82_N5                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]|clk                     ;
;   -80.863 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y82_N5                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                         ;
;   6.227   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.225   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.106     ; -0.119    ;    ; uTsu ; 1      ; FF_X47_Y82_N5                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 0.704 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.417                                                                                                                    ;
; Data Required Time              ; 6.121                                                                                                                    ;
; Slack                           ; 0.704                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.072 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.977  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.735       ; 50         ; 1.735   ; 1.735   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.521       ; 77         ; 0.347   ; 1.174   ;
;    Cell                ;        ; 3     ; 0.123       ; 6          ; 0.000   ; 0.095   ;
;    uTco                ;        ; 1     ; 0.333       ; 17         ; 0.333   ; 0.333   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.535       ; 52         ; 1.535   ; 1.535   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 48         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.440   ; 3.440   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.440 ;   1.735 ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.440 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.417   ; 1.977   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.773 ;   0.333 ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.947 ;   1.174 ; RR ; IC   ; 1      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|dataf                                            ;
;   4.975 ;   0.028 ; RR ; CELL ; 3      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                          ;
;   5.070 ;   0.095 ; RF ; CELL ; 2      ; LABCELL_X44_Y82_N39          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_la_lab/laboutb[6]                             ;
;   5.417 ;   0.347 ; FF ; IC   ; 1      ; FF_X47_Y82_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]|clrn                    ;
;   5.417 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y82_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 6.225     ; 3.368     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.863 ;   1.535   ; RR ; IC   ; 1      ; FF_X47_Y82_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]|clk                     ;
;   -80.863 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y82_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]                         ;
;   6.227   ;   87.090  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   6.225   ;   -0.002  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 6.121     ; -0.104    ;    ; uTsu ; 1      ; FF_X47_Y82_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.083 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||u0|iopll0|iopll_0_outclk1} -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|iopll0|iopll_0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; 0.083 ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0] ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; 2.105      ; 4.713      ; Slow fix4 0C Model              ;
; 0.097 ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1  ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; 2.105      ; 4.713      ; Slow fix4 0C Model              ;
; 0.098 ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; 2.105      ; 4.713      ; Slow fix4 0C Model              ;
; 0.129 ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]      ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; 2.103      ; 4.671      ; Slow fix4 0C Model              ;
; 0.142 ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1       ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; 2.103      ; 4.671      ; Slow fix4 0C Model              ;
; 0.142 ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[1]      ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0 ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; 2.103      ; 4.671      ; Slow fix4 0C Model              ;
; 0.318 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[273]                 ; u0|iopll0|iopll_0_outclk1                  ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.116     ; 2.234      ; Slow fix4 0C Model              ;
; 0.319 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[279]                 ; u0|iopll0|iopll_0_outclk1                  ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.116     ; 2.234      ; Slow fix4 0C Model              ;
; 0.319 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[274]                 ; u0|iopll0|iopll_0_outclk1                  ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.116     ; 2.234      ; Slow fix4 0C Model              ;
; 0.319 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[264]                 ; u0|iopll0|iopll_0_outclk1                  ; u0|iopll0|iopll_0_outclk1 ; 2.857        ; -0.116     ; 2.234      ; Slow fix4 0C Model              ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 0.083 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 6.642                                                                                                ;
; Data Required Time              ; 6.725                                                                                                ;
; Slack                           ; 0.083                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 2.105 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.713 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 7     ; 1.929       ; 100        ; 0.000  ; 0.869  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.114       ; 66         ; 0.300  ; 2.814  ;
;    Cell                ;       ; 3     ; 0.935       ; 20         ; 0.000  ; 0.811  ;
;    uTco                ;       ; 1     ; 0.664       ; 14         ; 0.664  ; 0.664  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.137       ; 47         ; 0.000  ; 2.137  ;
;    Cell                ;       ; 13    ; 2.182       ; 47         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                   ;
+---------+---------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                          ;                    ; launch edge time                                                                                          ;
; 1.929   ; 1.929   ;    ;      ;        ;                          ;                    ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                          ;                    ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                      ;
;   0.105 ;   0.105 ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                      ;
;   0.974 ;   0.869 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                      ;
;   1.117 ;   0.143 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                     ;
;   1.553 ;   0.436 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                ;
;   1.633 ;   0.080 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]    ;
;   1.929 ;   0.296 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xfpll_ctrl/pllrefclk                 ;
;   1.929 ;   0.000 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                            ;
; 6.642   ; 4.713   ;    ;      ;        ;                          ;                    ; data path                                                                                                 ;
;   2.593 ;   0.664 ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|lock                                                                    ;
;   3.404 ;   0.811 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/s2_0_39__vio_mlab_core_periphery__p2c[10]                          ;
;   6.218 ;   2.814 ; RR ; IC   ; 1      ; MLABCELL_X45_Y90_N15     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|datae                                                          ;
;   6.342 ;   0.124 ; RF ; CELL ; 3      ; MLABCELL_X45_Y90_N15     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|combout                                                        ;
;   6.642 ;   0.300 ; FF ; IC   ; 1      ; FF_X45_Y90_N2            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clrn ;
;   6.642 ;   0.000 ; FF ; CELL ; 1      ; FF_X45_Y90_N2            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]      ;
+---------+---------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 6.891   ; 4.034    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.693 ;   2.137  ; RR ; IC   ; 1      ; FF_X45_Y90_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clk       ;
;   6.693 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]           ;
;   6.891 ;   0.198  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 6.841   ; -0.050   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 6.725   ; -0.116   ;    ; uTsu ; 1      ; FF_X45_Y90_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 0.097 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                      ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1 ;
; Launch Clock                    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                          ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 6.642                                                                                               ;
; Data Required Time              ; 6.739                                                                                               ;
; Slack                           ; 0.097                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 2.105 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.713 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 7     ; 1.929       ; 100        ; 0.000  ; 0.869  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.114       ; 66         ; 0.300  ; 2.814  ;
;    Cell                ;       ; 3     ; 0.935       ; 20         ; 0.000  ; 0.811  ;
;    uTco                ;       ; 1     ; 0.664       ; 14         ; 0.664  ; 0.664  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.137       ; 47         ; 0.000  ; 2.137  ;
;    Cell                ;       ; 13    ; 2.182       ; 47         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+---------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                  ;
+---------+---------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                          ;                    ; launch edge time                                                                                         ;
; 1.929   ; 1.929   ;    ;      ;        ;                          ;                    ; clock path                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                          ;                    ; source latency                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                     ;
;   0.105 ;   0.105 ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                     ;
;   0.974 ;   0.869 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                     ;
;   1.117 ;   0.143 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                    ;
;   1.553 ;   0.436 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                               ;
;   1.633 ;   0.080 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]   ;
;   1.929 ;   0.296 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xfpll_ctrl/pllrefclk                ;
;   1.929 ;   0.000 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                           ;
; 6.642   ; 4.713   ;    ;      ;        ;                          ;                    ; data path                                                                                                ;
;   2.593 ;   0.664 ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|lock                                                                   ;
;   3.404 ;   0.811 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/s2_0_39__vio_mlab_core_periphery__p2c[10]                         ;
;   6.218 ;   2.814 ; RR ; IC   ; 1      ; MLABCELL_X45_Y90_N15     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|datae                                                         ;
;   6.342 ;   0.124 ; RF ; CELL ; 3      ; MLABCELL_X45_Y90_N15     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|combout                                                       ;
;   6.642 ;   0.300 ; FF ; IC   ; 1      ; FF_X45_Y90_N4            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1|clrn ;
;   6.642 ;   0.000 ; FF ; CELL ; 1      ; FF_X45_Y90_N4            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1      ;
+---------+---------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 6.891   ; 4.034    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.693 ;   2.137  ; RR ; IC   ; 1      ; FF_X45_Y90_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1|clk        ;
;   6.693 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1            ;
;   6.891 ;   0.198  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 6.841   ; -0.050   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 6.739   ; -0.102   ;    ; uTsu ; 1      ; FF_X45_Y90_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1            ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 0.098 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                       ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ;
; Launch Clock                    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                           ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 6.642                                                                                                ;
; Data Required Time              ; 6.740                                                                                                ;
; Slack                           ; 0.098                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 2.105 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.713 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 7     ; 1.929       ; 100        ; 0.000  ; 0.869  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.114       ; 66         ; 0.300  ; 2.814  ;
;    Cell                ;       ; 3     ; 0.935       ; 20         ; 0.000  ; 0.811  ;
;    uTco                ;       ; 1     ; 0.664       ; 14         ; 0.664  ; 0.664  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.137       ; 47         ; 0.000  ; 2.137  ;
;    Cell                ;       ; 13    ; 2.182       ; 47         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                   ;
+---------+---------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                          ;                    ; launch edge time                                                                                          ;
; 1.929   ; 1.929   ;    ;      ;        ;                          ;                    ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                          ;                    ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                      ;
;   0.105 ;   0.105 ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                      ;
;   0.974 ;   0.869 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                      ;
;   1.117 ;   0.143 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                     ;
;   1.553 ;   0.436 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                ;
;   1.633 ;   0.080 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]    ;
;   1.929 ;   0.296 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xfpll_ctrl/pllrefclk                 ;
;   1.929 ;   0.000 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                            ;
; 6.642   ; 4.713   ;    ;      ;        ;                          ;                    ; data path                                                                                                 ;
;   2.593 ;   0.664 ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|lock                                                                    ;
;   3.404 ;   0.811 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/s2_0_39__vio_mlab_core_periphery__p2c[10]                          ;
;   6.218 ;   2.814 ; RR ; IC   ; 1      ; MLABCELL_X45_Y90_N15     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|datae                                                          ;
;   6.342 ;   0.124 ; RF ; CELL ; 3      ; MLABCELL_X45_Y90_N15     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|combout                                                        ;
;   6.642 ;   0.300 ; FF ; IC   ; 1      ; FF_X45_Y90_N16           ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clrn ;
;   6.642 ;   0.000 ; FF ; CELL ; 1      ; FF_X45_Y90_N16           ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]      ;
+---------+---------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 6.891   ; 4.034    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.693 ;   2.137  ; RR ; IC   ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk       ;
;   6.693 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
;   6.891 ;   0.198  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 6.841   ; -0.050   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 6.740   ; -0.101   ;    ; uTsu ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 0.129 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                  ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0] ;
; Launch Clock                    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                      ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 6.600                                                                                           ;
; Data Required Time              ; 6.729                                                                                           ;
; Slack                           ; 0.129                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 2.103 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.671 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 7     ; 1.929       ; 100        ; 0.000  ; 0.869  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.071       ; 66         ; 0.279  ; 2.792  ;
;    Cell                ;       ; 3     ; 0.936       ; 20         ; 0.000  ; 0.811  ;
;    uTco                ;       ; 1     ; 0.664       ; 14         ; 0.664  ; 0.664  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.135       ; 46         ; 0.000  ; 2.135  ;
;    Cell                ;       ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                          ;                    ; launch edge time                                                                                       ;
; 1.929   ; 1.929   ;    ;      ;        ;                          ;                    ; clock path                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                          ;                    ; source latency                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                   ;
;   0.105 ;   0.105 ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                   ;
;   0.974 ;   0.869 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                   ;
;   1.117 ;   0.143 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                  ;
;   1.553 ;   0.436 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                             ;
;   1.633 ;   0.080 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0] ;
;   1.929 ;   0.296 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xfpll_ctrl/pllrefclk              ;
;   1.929 ;   0.000 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                         ;
; 6.600   ; 4.671   ;    ;      ;        ;                          ;                    ; data path                                                                                              ;
;   2.593 ;   0.664 ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|lock                                                                 ;
;   3.404 ;   0.811 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/s2_0_39__vio_mlab_core_periphery__p2c[10]                       ;
;   6.196 ;   2.792 ; RR ; IC   ; 1      ; MLABCELL_X45_Y89_N3      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|datae                                                    ;
;   6.321 ;   0.125 ; RF ; CELL ; 3      ; MLABCELL_X45_Y89_N3      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|combout                                                  ;
;   6.600 ;   0.279 ; FF ; IC   ; 1      ; FF_X45_Y89_N8            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clrn   ;
;   6.600 ;   0.000 ; FF ; CELL ; 1      ; FF_X45_Y89_N8            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]        ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 6.889   ; 4.032    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.691 ;   2.135  ; RR ; IC   ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clk            ;
;   6.691 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                ;
;   6.889 ;   0.198  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 6.839   ; -0.050   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 6.729   ; -0.110   ;    ; uTsu ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 0.142 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1 ;
; Launch Clock                    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                       ;
; Data Arrival Time               ; 6.600                                                                                          ;
; Data Required Time              ; 6.742                                                                                          ;
; Slack                           ; 0.142                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 2.103 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.671 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 7     ; 1.929       ; 100        ; 0.000  ; 0.869  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.071       ; 66         ; 0.279  ; 2.792  ;
;    Cell                ;       ; 3     ; 0.936       ; 20         ; 0.000  ; 0.811  ;
;    uTco                ;       ; 1     ; 0.664       ; 14         ; 0.664  ; 0.664  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.135       ; 46         ; 0.000  ; 2.135  ;
;    Cell                ;       ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                          ;                    ; launch edge time                                                                                       ;
; 1.929   ; 1.929   ;    ;      ;        ;                          ;                    ; clock path                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                          ;                    ; source latency                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                   ;
;   0.105 ;   0.105 ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                   ;
;   0.974 ;   0.869 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                   ;
;   1.117 ;   0.143 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                  ;
;   1.553 ;   0.436 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                             ;
;   1.633 ;   0.080 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0] ;
;   1.929 ;   0.296 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xfpll_ctrl/pllrefclk              ;
;   1.929 ;   0.000 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                         ;
; 6.600   ; 4.671   ;    ;      ;        ;                          ;                    ; data path                                                                                              ;
;   2.593 ;   0.664 ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|lock                                                                 ;
;   3.404 ;   0.811 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/s2_0_39__vio_mlab_core_periphery__p2c[10]                       ;
;   6.196 ;   2.792 ; RR ; IC   ; 1      ; MLABCELL_X45_Y89_N3      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|datae                                                    ;
;   6.321 ;   0.125 ; RF ; CELL ; 3      ; MLABCELL_X45_Y89_N3      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|combout                                                  ;
;   6.600 ;   0.279 ; FF ; IC   ; 1      ; FF_X45_Y89_N1            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1|clrn    ;
;   6.600 ;   0.000 ; FF ; CELL ; 1      ; FF_X45_Y89_N1            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1         ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 6.889   ; 4.032    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.691 ;   2.135  ; RR ; IC   ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1|clk             ;
;   6.691 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1                 ;
;   6.889 ;   0.198  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 6.839   ; -0.050   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 6.742   ; -0.097   ;    ; uTsu ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 0.142 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                  ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[1] ;
; Launch Clock                    ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                      ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 6.600                                                                                           ;
; Data Required Time              ; 6.742                                                                                           ;
; Slack                           ; 0.142                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 2.103 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.671 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 7     ; 1.929       ; 100        ; 0.000  ; 0.869  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.071       ; 66         ; 0.279  ; 2.792  ;
;    Cell                ;       ; 3     ; 0.936       ; 20         ; 0.000  ; 0.811  ;
;    uTco                ;       ; 1     ; 0.664       ; 14         ; 0.664  ; 0.664  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.135       ; 46         ; 0.000  ; 2.135  ;
;    Cell                ;       ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                          ;                    ; launch edge time                                                                                       ;
; 1.929   ; 1.929   ;    ;      ;        ;                          ;                    ; clock path                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                          ;                    ; source latency                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AC68                 ; I/O pad            ; REFCLK_3B0_p                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|i                                                                                   ;
;   0.105 ;   0.105 ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer   ; REFCLK_3B0_p~input|o                                                                                   ;
;   0.974 ;   0.869 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                   ;
;   1.117 ;   0.143 ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                  ;
;   1.553 ;   0.436 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                             ;
;   1.633 ;   0.080 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0] ;
;   1.929 ;   0.296 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xfpll_ctrl/pllrefclk              ;
;   1.929 ;   0.000 ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~pll_ctrl_reg                                                         ;
; 6.600   ; 4.671   ;    ;      ;        ;                          ;                    ; data path                                                                                              ;
;   2.593 ;   0.664 ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll|lock                                                                 ;
;   3.404 ;   0.811 ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/s2_0_39__vio_mlab_core_periphery__p2c[10]                       ;
;   6.196 ;   2.792 ; RR ; IC   ; 1      ; MLABCELL_X45_Y89_N3      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|datae                                                    ;
;   6.321 ;   0.125 ; RF ; CELL ; 3      ; MLABCELL_X45_Y89_N3      ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|combout                                                  ;
;   6.600 ;   0.279 ; FF ; IC   ; 1      ; FF_X45_Y89_N4            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clrn   ;
;   6.600 ;   0.000 ; FF ; CELL ; 1      ; FF_X45_Y89_N4            ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[1]        ;
+---------+---------+----+------+--------+--------------------------+--------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 6.889   ; 4.032    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.691 ;   2.135  ; RR ; IC   ; 1      ; FF_X45_Y89_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk            ;
;   6.691 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[1]                ;
;   6.889 ;   0.198  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
; 6.839   ; -0.050   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 6.742   ; -0.097   ;    ; uTsu ; 1      ; FF_X45_Y89_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[1]                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 0.318 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[273]                 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                            ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 7.059                                                                                                ;
; Data Required Time              ; 7.377                                                                                                ;
; Slack                           ; 0.318                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.116 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.234  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.920       ; 86         ; 1.920  ; 1.920  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.314       ; 14         ; 0.314  ; 0.314  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.100       ; 46         ; 0.000  ; 2.100  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk       ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
; 7.059   ; 2.234    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   5.139 ;   0.314  ; RR ; uTco ; 2376   ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q         ;
;   7.059 ;   1.920  ; RF ; IC   ; 1      ; FF_X23_Y73_N5            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[273]|clrn                      ;
;   7.059 ;   0.000  ; FF ; CELL ; 1      ; FF_X23_Y73_N5            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[273]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 7.566   ; 4.709    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.656 ;   2.100  ; RR ; IC   ; 1      ; FF_X23_Y73_N5            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[273]|clk                       ;
;   6.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X23_Y73_N5            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[273]                           ;
;   7.574 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
;   7.566 ;   -0.008 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 7.486   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 7.377   ; -0.109   ;    ; uTsu ; 1      ; FF_X23_Y73_N5            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[273]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 0.319 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[279]                 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                            ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 7.059                                                                                                ;
; Data Required Time              ; 7.378                                                                                                ;
; Slack                           ; 0.319                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.116 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.234  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.920       ; 86         ; 1.920  ; 1.920  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.314       ; 14         ; 0.314  ; 0.314  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.100       ; 46         ; 0.000  ; 2.100  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk       ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
; 7.059   ; 2.234    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   5.139 ;   0.314  ; RR ; uTco ; 2376   ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q         ;
;   7.059 ;   1.920  ; RF ; IC   ; 1      ; FF_X23_Y73_N17           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[279]|clrn                      ;
;   7.059 ;   0.000  ; FF ; CELL ; 1      ; FF_X23_Y73_N17           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[279]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 7.566   ; 4.709    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.656 ;   2.100  ; RR ; IC   ; 1      ; FF_X23_Y73_N17           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[279]|clk                       ;
;   6.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X23_Y73_N17           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[279]                           ;
;   7.574 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
;   7.566 ;   -0.008 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 7.486   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 7.378   ; -0.108   ;    ; uTsu ; 1      ; FF_X23_Y73_N17           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[279]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 0.319 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[274]                 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                            ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 7.059                                                                                                ;
; Data Required Time              ; 7.378                                                                                                ;
; Slack                           ; 0.319                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.116 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.234  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.920       ; 86         ; 1.920  ; 1.920  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.314       ; 14         ; 0.314  ; 0.314  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.100       ; 46         ; 0.000  ; 2.100  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk       ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
; 7.059   ; 2.234    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   5.139 ;   0.314  ; RR ; uTco ; 2376   ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q         ;
;   7.059 ;   1.920  ; RF ; IC   ; 1      ; FF_X23_Y73_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[274]|clrn                      ;
;   7.059 ;   0.000  ; FF ; CELL ; 1      ; FF_X23_Y73_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[274]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 7.566   ; 4.709    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.656 ;   2.100  ; RR ; IC   ; 1      ; FF_X23_Y73_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[274]|clk                       ;
;   6.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X23_Y73_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[274]                           ;
;   7.574 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
;   7.566 ;   -0.008 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 7.486   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 7.378   ; -0.108   ;    ; uTsu ; 1      ; FF_X23_Y73_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[274]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 0.319 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[264]                 ;
; Launch Clock                    ; u0|iopll0|iopll_0_outclk1                                                                            ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 7.059                                                                                                ;
; Data Required Time              ; 7.378                                                                                                ;
; Slack                           ; 0.319                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.116 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.234  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.413       ; 46         ; 0.000  ; 2.413  ;
;    Cell                ;        ; 13    ; 2.487       ; 48         ; 0.000  ; 0.869  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 1     ; 0.317       ; 6          ; 0.317  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.920       ; 86         ; 1.920  ; 1.920  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.314       ; 14         ; 0.314  ; 0.314  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.100       ; 46         ; 0.000  ; 2.100  ;
;    Cell                ;        ; 13    ; 2.182       ; 48         ; 0.000  ; 0.751  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 1     ; 0.276       ; 6          ; 0.276  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 4.825   ; 4.825    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.974 ;   0.869  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.117 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.553 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.633 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.816 ;   0.183  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.943 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.087 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.695 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.695 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.725 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.725 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.042 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.412 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.825 ;   2.413  ; RR ; IC   ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk       ;
;   4.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
; 7.059   ; 2.234    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   5.139 ;   0.314  ; RR ; uTco ; 2376   ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q         ;
;   7.059 ;   1.920  ; RF ; IC   ; 1      ; FF_X23_Y73_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[264]|clrn                      ;
;   7.059 ;   0.000  ; FF ; CELL ; 1      ; FF_X23_Y73_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[264]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 2.857   ; 2.857    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 7.566   ; 4.709    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   2.857 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   2.857 ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   2.857 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   2.962 ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   3.713 ;   0.751  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.838 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.220 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.292 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.455 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.568 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.695 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   3.936 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   3.936 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   3.961 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.961 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.237 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.556 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.656 ;   2.100  ; RR ; IC   ; 1      ; FF_X23_Y73_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[264]|clk                       ;
;   6.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X23_Y73_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[264]                           ;
;   7.574 ;   0.918  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                        ;
;   7.566 ;   -0.008 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 7.486   ; -0.080   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 7.378   ; -0.108   ;    ; uTsu ; 1      ; FF_X23_Y73_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_0|data1[264]                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.621 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                ; To Node                                                                                                                                                          ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 3.621 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.621 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[0]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.622 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.622 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[1]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.622 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.622 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[2]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.622 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.622 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[3]                                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.084     ; 1.931      ; Slow fix4 0C Model              ;
; 3.786 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a95~reg1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.077     ; 1.411      ; Slow fix4 0C Model              ;
; 3.786 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a94~reg1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.077     ; 1.411      ; Slow fix4 0C Model              ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 3.621 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.194                                                                                                                    ;
; Slack                           ; 3.621                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N16               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N16               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N16               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N16               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.194     ; -0.078    ;    ; uTsu ; 1      ; FF_X47_Y81_N16               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[0]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 3.621 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[0] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.194                                                                                                                    ;
; Slack                           ; 3.621                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N17               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[0]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N17               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[0]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N17               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[0]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N17               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[0]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.194     ; -0.078    ;    ; uTsu ; 1      ; FF_X47_Y81_N17               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[0]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 3.622 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.195                                                                                                                    ;
; Slack                           ; 3.622                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.195     ; -0.077    ;    ; uTsu ; 1      ; FF_X47_Y81_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[1]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 3.622 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[1] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.195                                                                                                                    ;
; Slack                           ; 3.622                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N22               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[1]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N22               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[1]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N22               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[1]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N22               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[1]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.195     ; -0.077    ;    ; uTsu ; 1      ; FF_X47_Y81_N22               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[1]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 3.622 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.195                                                                                                                    ;
; Slack                           ; 3.622                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.195     ; -0.077    ;    ; uTsu ; 1      ; FF_X47_Y81_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[2]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 3.622 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[2] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.195                                                                                                                    ;
; Slack                           ; 3.622                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[2]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[2]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[2]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[2]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.195     ; -0.077    ;    ; uTsu ; 1      ; FF_X47_Y81_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[2]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 3.622 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.195                                                                                                                    ;
; Slack                           ; 3.622                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N14               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N14               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N14               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N14               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.195     ; -0.077    ;    ; uTsu ; 1      ; FF_X47_Y81_N14               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s1[3]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 3.622 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                 ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[3] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; 5.573                                                                                                                    ;
; Data Required Time              ; 9.195                                                                                                                    ;
; Slack                           ; 3.622                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.084 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.931  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.600       ; 83         ; 1.600   ; 1.600   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 17         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.471       ; 47         ; 0.231   ; 1.240   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; 5.573   ; 1.931   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   5.573 ;   1.600 ; RF ; IC   ; 1      ; FF_X47_Y81_N13               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[3]|clrn                    ;
;   5.573 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y81_N13               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[3]                         ;
+---------+---------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; 9.272     ; 3.558     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -77.840 ;   1.240   ; RR ; IC   ; 1      ; FF_X47_Y81_N13               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[3]|clk                     ;
;   -77.840 ;   0.000   ; RR ; CELL ; 1      ; FF_X47_Y81_N13               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[3]                         ;
;   9.278   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   9.272   ;   -0.006  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; 9.195     ; -0.077    ;    ; uTsu ; 1      ; FF_X47_Y81_N13               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx1|u_din_gry_sync|sync_regs_s2[3]                         ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 3.786 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a95~reg1 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                         ;
; Data Arrival Time               ; 5.053                                                                                                                                                            ;
; Data Required Time              ; 8.839                                                                                                                                                            ;
; Slack                           ; 3.786                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.077 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.411  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.080       ; 77         ; 1.080   ; 1.080   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 23         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.477       ; 47         ; 0.231   ; 1.246   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                 ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                                         ;
; 5.053   ; 1.411   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                                       ;
;   5.053 ;   1.080 ; RR ; IC   ; 1      ; EC_X29_Y57_N15               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a95|aclr ;
;   5.053 ;   0.000 ; RR ; CELL ; 1      ; EC_X29_Y57_N15               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a95~reg1 ;
+---------+---------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                  ;
; 9.279     ; 3.565     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                 ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                      ;
;   -77.834 ;   1.246   ; RR ; IC   ; 1      ; EC_X29_Y57_N15               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a95|clk1 ;
;   -77.834 ;   0.000   ; RR ; CELL ; 1      ; EC_X29_Y57_N15               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a95~reg1 ;
;   9.284   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                          ;
;   9.279   ;   -0.005  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                           ;
; 8.839     ; -0.440    ;    ; uTsu ; 1      ; EC_X29_Y57_N15               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a95~reg1 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 3.786 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a94~reg1 ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                         ;
; Data Arrival Time               ; 5.053                                                                                                                                                            ;
; Data Required Time              ; 8.839                                                                                                                                                            ;
; Slack                           ; 3.786                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.077 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.411  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.672       ; 46         ; 0.256   ; 1.416   ;
;    Cell                ;        ; 5     ; 0.085       ; 2          ; 0.000   ; 0.085   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.080       ; 77         ; 1.080   ; 1.080   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.331       ; 23         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.477       ; 47         ; 0.231   ; 1.246   ;
;    Cell                ;        ; 4     ; 0.074       ; 2          ; 0.000   ; 0.074   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                          ;
+---------+---------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                                 ;
; 3.642   ; 3.642   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                          ;
;   1.705 ;   1.705 ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                 ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.226 ;   0.085 ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                      ;
;   3.642 ;   1.416 ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                                     ;
;   3.642 ;   0.000 ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                                         ;
; 5.053   ; 1.411   ;    ;      ;        ;                              ;                     ; data path                                                                                                                                                        ;
;   3.973 ;   0.331 ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                                       ;
;   5.053 ;   1.080 ; RR ; IC   ; 1      ; EC_X29_Y57_N14               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a94|aclr ;
;   5.053 ;   0.000 ; RR ; CELL ; 1      ; EC_X29_Y57_N14               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a94~reg1 ;
+---------+---------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                                  ;
; 9.279     ; 3.565     ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                 ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.080 ;   0.074   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                      ;
;   -77.834 ;   1.246   ; RR ; IC   ; 1      ; EC_X29_Y57_N14               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a94|clk1 ;
;   -77.834 ;   0.000   ; RR ; CELL ; 1      ; EC_X29_Y57_N14               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a94~reg1 ;
;   9.284   ;   87.118  ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                                          ;
;   9.279   ;   -0.005  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                                           ;
; 8.839     ; -0.440    ;    ; uTsu ; 1      ; EC_X29_Y57_N14               ; EC                  ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a94~reg1 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (10 violated).  Worst case slack is -95.145 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||u0|iopll0|iopll_0_outclk1} -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|iopll0|iopll_0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                   ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; -95.145 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n                                                           ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.600     ; 0.728      ; Slow fix4 100C Model            ;
; -94.644 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]                  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.602     ; 1.248      ; Slow fix4 100C Model            ;
; -94.644 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.602     ; 1.248      ; Slow fix4 100C Model            ;
; -94.640 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.602     ; 1.248      ; Slow fix4 100C Model            ;
; -94.639 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.602     ; 1.248      ; Slow fix4 100C Model            ;
; -94.258 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.611     ; 1.630      ; Slow fix4 100C Model            ;
; -94.255 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.611     ; 1.630      ; Slow fix4 100C Model            ;
; -94.253 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.611     ; 1.630      ; Slow fix4 100C Model            ;
; -94.250 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]      ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.607     ; 1.637      ; Slow fix4 100C Model            ;
; -94.245 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1       ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|iopll0|iopll_0_outclk1 ; 0.000        ; 95.607     ; 1.637      ; Slow fix4 100C Model            ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is -95.145 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n                                                         ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; -82.929                                                                                            ;
; Data Required Time              ; 12.216                                                                                             ;
; Slack                           ; -95.145 (VIOLATED)                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.600 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.728  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.472       ; 65         ; 0.472   ; 0.472   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.256       ; 35         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.507       ; 47         ; 0.000   ; 2.507   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.929   ; 0.728     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.929 ;   0.472   ; RF ; IC   ; 1      ; FF_X37_Y52_N7                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n|clrn                                                                                                  ;
;   -82.929 ;   0.000   ; FF ; CELL ; 1      ; FF_X37_Y52_N7                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n                                                                                                       ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.943   ; 11.943   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.935  ;   2.507  ; RR ; IC   ; 1      ; FF_X37_Y52_N7            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n|clk                                                                 ;
;   4.935  ;   0.000  ; RR ; CELL ; 1      ; FF_X37_Y52_N7            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n                                                                     ;
;   11.943 ;   7.008  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.163   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.216   ; 0.053    ;    ; uTh  ; 1      ; FF_X37_Y52_N7            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n                                                                     ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is -94.644 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]                ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; -82.409                                                                                            ;
; Data Required Time              ; 12.235                                                                                             ;
; Slack                           ; -94.644 (VIOLATED)                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.602 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.248  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.992       ; 79         ; 0.992   ; 0.992   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.256       ; 21         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.509       ; 47         ; 0.000   ; 2.509   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.409   ; 1.248     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.409 ;   0.992   ; RF ; IC   ; 1      ; FF_X8_Y65_N8                 ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]|clrn                                                         ;
;   -82.409 ;   0.000   ; FF ; CELL ; 1      ; FF_X8_Y65_N8                 ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]                                                              ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.945   ; 11.945   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.937  ;   2.509  ; RR ; IC   ; 1      ; FF_X8_Y65_N8             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]|clk                        ;
;   4.937  ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N8             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]                            ;
;   11.945 ;   7.008  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.165   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.235   ; 0.070    ;    ; uTh  ; 1      ; FF_X8_Y65_N8             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]                            ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is -94.644 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; -82.409                                                                                            ;
; Data Required Time              ; 12.235                                                                                             ;
; Slack                           ; -94.644 (VIOLATED)                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.602 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.248  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.992       ; 79         ; 0.992   ; 0.992   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.256       ; 21         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.509       ; 47         ; 0.000   ; 2.509   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.409   ; 1.248     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.409 ;   0.992   ; RF ; IC   ; 1      ; FF_X8_Y65_N11                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]|clrn                                                               ;
;   -82.409 ;   0.000   ; FF ; CELL ; 1      ; FF_X8_Y65_N11                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]                                                                    ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.945   ; 11.945   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.937  ;   2.509  ; RR ; IC   ; 1      ; FF_X8_Y65_N11            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]|clk                              ;
;   4.937  ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N11            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]                                  ;
;   11.945 ;   7.008  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.165   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.235   ; 0.070    ;    ; uTh  ; 1      ; FF_X8_Y65_N11            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]                                  ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is -94.640 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]                      ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; -82.409                                                                                            ;
; Data Required Time              ; 12.231                                                                                             ;
; Slack                           ; -94.640 (VIOLATED)                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.602 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.248  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.992       ; 79         ; 0.992   ; 0.992   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.256       ; 21         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.509       ; 47         ; 0.000   ; 2.509   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.409   ; 1.248     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.409 ;   0.992   ; RF ; IC   ; 1      ; FF_X8_Y65_N22                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]|clrn                                                               ;
;   -82.409 ;   0.000   ; FF ; CELL ; 1      ; FF_X8_Y65_N22                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]                                                                    ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.945   ; 11.945   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.937  ;   2.509  ; RR ; IC   ; 1      ; FF_X8_Y65_N22            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]|clk                              ;
;   4.937  ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N22            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]                                  ;
;   11.945 ;   7.008  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.165   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.231   ; 0.066    ;    ; uTh  ; 1      ; FF_X8_Y65_N22            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]                                  ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is -94.639 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; -82.409                                                                                            ;
; Data Required Time              ; 12.230                                                                                             ;
; Slack                           ; -94.639 (VIOLATED)                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.602 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.248  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.992       ; 79         ; 0.992   ; 0.992   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.256       ; 21         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.509       ; 47         ; 0.000   ; 2.509   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.409   ; 1.248     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.409 ;   0.992   ; RF ; IC   ; 1      ; FF_X8_Y65_N4                 ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]|clrn                                                         ;
;   -82.409 ;   0.000   ; FF ; CELL ; 1      ; FF_X8_Y65_N4                 ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                                                              ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.945   ; 11.945   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.937  ;   2.509  ; RR ; IC   ; 1      ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]|clk                        ;
;   4.937  ;   0.000  ; RR ; CELL ; 1      ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                            ;
;   11.945 ;   7.008  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.165   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.230   ; 0.065    ;    ; uTh  ; 1      ; FF_X8_Y65_N4             ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                            ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is -94.258 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d   ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                       ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; -82.027                                                                                              ;
; Data Required Time              ; 12.231                                                                                               ;
; Slack                           ; -94.258 (VIOLATED)                                                                                   ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.611 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.630  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.246       ; 76         ; 0.230   ; 1.016   ;
;    Cell                ;        ; 2     ; 0.128       ; 8          ; 0.000   ; 0.128   ;
;    uTco                ;        ; 1     ; 0.256       ; 16         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.517       ; 47         ; 0.000   ; 2.517   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.027   ; 1.630     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.385 ;   1.016   ; RR ; IC   ; 1      ; MLABCELL_X45_Y90_N15         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|datac                                                                                                 ;
;   -82.257 ;   0.128   ; RF ; CELL ; 3      ; MLABCELL_X45_Y90_N15         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|combout                                                                                               ;
;   -82.027 ;   0.230   ; FF ; IC   ; 1      ; FF_X45_Y90_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clrn                                        ;
;   -82.027 ;   0.000   ; FF ; CELL ; 1      ; FF_X45_Y90_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]                                             ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.954   ; 11.954   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.945  ;   2.517  ; RR ; IC   ; 1      ; FF_X45_Y90_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clk       ;
;   4.945  ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]           ;
;   11.954 ;   7.009  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.174   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.231   ; 0.057    ;    ; uTh  ; 1      ; FF_X45_Y90_N2            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0]           ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is -94.255 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d   ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                       ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; -82.027                                                                                              ;
; Data Required Time              ; 12.228                                                                                               ;
; Slack                           ; -94.255 (VIOLATED)                                                                                   ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.611 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.630  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.246       ; 76         ; 0.230   ; 1.016   ;
;    Cell                ;        ; 2     ; 0.128       ; 8          ; 0.000   ; 0.128   ;
;    uTco                ;        ; 1     ; 0.256       ; 16         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.517       ; 47         ; 0.000   ; 2.517   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.027   ; 1.630     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.385 ;   1.016   ; RR ; IC   ; 1      ; MLABCELL_X45_Y90_N15         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|datac                                                                                                 ;
;   -82.257 ;   0.128   ; RF ; CELL ; 3      ; MLABCELL_X45_Y90_N15         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|combout                                                                                               ;
;   -82.027 ;   0.230   ; FF ; IC   ; 1      ; FF_X45_Y90_N16               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clrn                                        ;
;   -82.027 ;   0.000   ; FF ; CELL ; 1      ; FF_X45_Y90_N16               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                             ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.954   ; 11.954   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.945  ;   2.517  ; RR ; IC   ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk       ;
;   4.945  ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
;   11.954 ;   7.009  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.174   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.228   ; 0.054    ;    ; uTh  ; 1      ; FF_X45_Y90_N16           ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]           ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is -94.253 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d  ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1 ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                      ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; -82.027                                                                                             ;
; Data Required Time              ; 12.226                                                                                              ;
; Slack                           ; -94.253 (VIOLATED)                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.611 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.630  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.246       ; 76         ; 0.230   ; 1.016   ;
;    Cell                ;        ; 2     ; 0.128       ; 8          ; 0.000   ; 0.128   ;
;    uTco                ;        ; 1     ; 0.256       ; 16         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.517       ; 47         ; 0.000   ; 2.517   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.027   ; 1.630     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.385 ;   1.016   ; RR ; IC   ; 1      ; MLABCELL_X45_Y90_N15         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|datac                                                                                                 ;
;   -82.257 ;   0.128   ; RF ; CELL ; 3      ; MLABCELL_X45_Y90_N15         ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124|combout                                                                                               ;
;   -82.027 ;   0.230   ; FF ; IC   ; 1      ; FF_X45_Y90_N4                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1|clrn                                         ;
;   -82.027 ;   0.000   ; FF ; CELL ; 1      ; FF_X45_Y90_N4                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1                                              ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.954   ; 11.954   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.945  ;   2.517  ; RR ; IC   ; 1      ; FF_X45_Y90_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1|clk        ;
;   4.945  ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y90_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1            ;
;   11.954 ;   7.009  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.174   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.226   ; 0.052    ;    ; uTh  ; 1      ; FF_X45_Y90_N4            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|din_s1            ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is -94.250 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]    ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; -82.020                                                                                            ;
; Data Required Time              ; 12.230                                                                                             ;
; Slack                           ; -94.250 (VIOLATED)                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.607 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.637  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.268       ; 77         ; 0.213   ; 1.055   ;
;    Cell                ;        ; 2     ; 0.113       ; 7          ; 0.000   ; 0.113   ;
;    uTco                ;        ; 1     ; 0.256       ; 16         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.514       ; 47         ; 0.000   ; 2.514   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.020   ; 1.637     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.346 ;   1.055   ; RR ; IC   ; 1      ; MLABCELL_X45_Y89_N3          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|datad                                                                                              ;
;   -82.233 ;   0.113   ; RF ; CELL ; 3      ; MLABCELL_X45_Y89_N3          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|combout                                                                                            ;
;   -82.020 ;   0.213   ; FF ; IC   ; 1      ; FF_X45_Y89_N8                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clrn                                             ;
;   -82.020 ;   0.000   ; FF ; CELL ; 1      ; FF_X45_Y89_N8                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.950   ; 11.950   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.942  ;   2.514  ; RR ; IC   ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]|clk            ;
;   4.942  ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                ;
;   11.950 ;   7.008  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.170   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.230   ; 0.060    ;    ; uTh  ; 1      ; FF_X45_Y89_N8            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]                ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is -94.245 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1     ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                     ;
; Latch Clock                     ; u0|iopll0|iopll_0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                           ;
; Data Arrival Time               ; -82.020                                                                                            ;
; Data Required Time              ; 12.225                                                                                             ;
; Slack                           ; -94.245 (VIOLATED)                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 100C Model                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; 95.607 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.637  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.580       ; 52         ; 1.580   ; 1.580   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.433       ; 48         ; 1.433   ; 1.433   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.268       ; 77         ; 0.213   ; 1.055   ;
;    Cell                ;        ; 2     ; 0.113       ; 7          ; 0.000   ; 0.113   ;
;    uTco                ;        ; 1     ; 0.256       ; 16         ; 0.256   ; 0.256   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.514       ; 47         ; 0.000   ; 2.514   ;
;    Cell                ;        ; 13    ; 2.499       ; 47         ; 0.000   ; 0.881   ;
;    PLL Compensation    ;        ; 1     ; -0.371      ; 0          ; -0.371  ; -0.371  ;
;    uTco                ;        ; 1     ; 0.300       ; 6          ; 0.300   ; 0.300   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -83.657   ; -83.657   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.237 ;   1.433   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -83.657 ;   1.580   ; RR ; IC   ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   -83.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; -82.020   ; 1.637     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -83.401 ;   0.256   ; RR ; uTco ; 229    ; FF_X33_Y54_N4                ; ALM Register        ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   -82.346 ;   1.055   ; RR ; IC   ; 1      ; MLABCELL_X45_Y89_N3          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|datad                                                                                              ;
;   -82.233 ;   0.113   ; RF ; CELL ; 3      ; MLABCELL_X45_Y89_N3          ; Combinational cell  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0|combout                                                                                            ;
;   -82.020 ;   0.213   ; FF ; IC   ; 1      ; FF_X45_Y89_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1|clrn                                              ;
;   -82.020 ;   0.000   ; FF ; CELL ; 1      ; FF_X45_Y89_N1                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1                                                   ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                ;
; 11.950   ; 11.950   ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AC68                 ; I/O pad           ; REFCLK_3B0_p                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|i                                                                                           ;
;   0.105  ;   0.105  ; RR ; CELL ; 1      ; IOIBUF_X125_Y147_N327    ; I/O input buffer  ; REFCLK_3B0_p~input|o                                                                                           ;
;   0.986  ;   0.881  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.118  ;   0.132  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; u0|iopll0|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.582  ;   0.464  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.657  ;   0.075  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.823  ;   0.166  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.941  ;   0.118  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.077  ;   0.136  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.706  ;   -0.371 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.706  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.735  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.735  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.035  ;   0.300  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.428  ;   0.393  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.942  ;   2.514  ; RR ; IC   ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1|clk             ;
;   4.942  ;   0.000  ; RR ; CELL ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1                 ;
;   11.950 ;   7.008  ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                         ;
; 12.170   ; 0.220    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                              ;
; 12.225   ; 0.055    ;    ; uTh  ; 1      ; FF_X45_Y89_N1            ; ALM Register      ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|din_s1                 ;
+----------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.192 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.192 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[5] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
; 0.194 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]                                                ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1104]                                                            ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; -0.001     ; 0.236      ; Fast fix4 0C Model              ;
; 0.194 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[2]         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
; 0.194 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[3]         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
; 0.194 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
; 0.194 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe9a[5] ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
; 0.195 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[2]             ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
; 0.195 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]                 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
; 0.196 ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]                                                ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1094]                                                            ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; -0.001     ; 0.236      ; Fast fix4 0C Model              ;
; 0.197 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[4]             ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.237      ; Fast fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.192 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]           ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[5] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                          ;
; Data Arrival Time               ; -84.561                                                                                                                                           ;
; Data Required Time              ; -84.753                                                                                                                                           ;
; Slack                           ; 0.192                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk            ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]                ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q              ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N59                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[5]|clrn ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N59                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[5]      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                               ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                       ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                            ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                        ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                        ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                            ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg               ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk      ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N59                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[5]|clk ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N59                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[5]     ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                               ;
; -84.753   ; 0.045     ;    ; uTh  ; 1      ; FF_X7_Y67_N59                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[5]     ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.194 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1104]   ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                           ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                 ;
; Data Arrival Time               ; -84.607                                                                                  ;
; Data Required Time              ; -84.801                                                                                  ;
; Slack                           ; 0.194                                                                                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.236  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.868       ; 48         ; 0.868   ; 0.868   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.092       ; 39         ; 0.092   ; 0.092   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.144       ; 61         ; 0.144   ; 0.144   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.952       ; 46         ; 0.952   ; 0.952   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.843   ; -84.843   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.843 ;   0.868   ; RR ; IC   ; 1      ; FF_X32_Y74_N46               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]|clk                                                     ;
;   -84.843 ;   0.000   ; RR ; CELL ; 1      ; FF_X32_Y74_N46               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]                                                         ;
; -84.607   ; 0.236     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.699 ;   0.144   ; RR ; uTco ; 1507   ; FF_X32_Y74_N46               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]|q                                                       ;
;   -84.607 ;   0.092   ; RF ; IC   ; 1      ; FF_X32_Y74_N56               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1104]|clrn                                                      ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X32_Y74_N56               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1104]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.844   ; -84.844   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.071   ;   0.952   ; RR ; IC   ; 1      ; FF_X32_Y74_N56               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1104]|clk                                                       ;
;   2.071   ;   0.000   ; RR ; CELL ; 1      ; FF_X32_Y74_N56               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1104]                                                           ;
;   -84.844 ;   -86.915 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
; -84.801   ; 0.043     ;    ; uTh  ; 1      ; FF_X32_Y74_N56               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1104]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.194 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[2] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                            ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; -84.561                                                                                                                                   ;
; Data Required Time              ; -84.755                                                                                                                                   ;
; Slack                           ; 0.194                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk      ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]          ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q        ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N53                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[2]|clrn   ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N53                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[2]        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N53                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[2]|clk    ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N53                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[2]        ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
; -84.755   ; 0.043     ;    ; uTh  ; 1      ; FF_X7_Y67_N53                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[2]        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.194 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]   ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[3] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                            ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; -84.561                                                                                                                                   ;
; Data Required Time              ; -84.755                                                                                                                                   ;
; Slack                           ; 0.194                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk      ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]          ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q        ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N55                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[3]|clrn   ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N55                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[3]        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N55                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[3]|clk    ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N55                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[3]        ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
; -84.755   ; 0.043     ;    ; uTh  ; 1      ; FF_X7_Y67_N55                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q_bin[3]        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.194 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]           ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                          ;
; Data Arrival Time               ; -84.561                                                                                                                                           ;
; Data Required Time              ; -84.755                                                                                                                                           ;
; Slack                           ; 0.194                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk            ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]                ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q              ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4]|clrn ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4]      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                               ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                       ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                            ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                        ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                        ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                            ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg               ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk      ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4]|clk ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4]     ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                               ;
; -84.755   ; 0.043     ;    ; uTh  ; 1      ; FF_X7_Y67_N50                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe8a[4]     ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.194 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]           ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe9a[5] ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                          ;
; Data Arrival Time               ; -84.561                                                                                                                                           ;
; Data Required Time              ; -84.755                                                                                                                                           ;
; Slack                           ; 0.194                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                       ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                             ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                         ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                         ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                             ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk       ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk            ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]                ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                              ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q              ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N52                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe9a[5]|clrn ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N52                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe9a[5]      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                               ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                       ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                            ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                        ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                        ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                            ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg               ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk      ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N52                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe9a[5]|clk ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N52                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe9a[5]     ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                               ;
; -84.755   ; 0.043     ;    ; uTh  ; 1      ; FF_X7_Y67_N52                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe7|dffe9a[5]     ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.195 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[2]   ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                ;
; Data Arrival Time               ; -84.561                                                                                                                                 ;
; Data Required Time              ; -84.756                                                                                                                                 ;
; Slack                           ; 0.195                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk      ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]          ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q        ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N44                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[2]|clrn       ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N44                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[2]            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N44                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[2]|clk        ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N44                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[2]            ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
; -84.756   ; 0.042     ;    ; uTh  ; 1      ; FF_X7_Y67_N44                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[2]            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.195 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]       ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                ;
; Data Arrival Time               ; -84.561                                                                                                                                 ;
; Data Required Time              ; -84.756                                                                                                                                 ;
; Slack                           ; 0.195                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk      ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]          ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q        ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N43                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]|clrn           ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N43                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N43                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]|clk            ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N43                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]                ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
; -84.756   ; 0.042     ;    ; uTh  ; 1      ; FF_X7_Y67_N43                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g[2]                ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.196 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1] ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1094]   ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                           ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                 ;
; Data Arrival Time               ; -84.607                                                                                  ;
; Data Required Time              ; -84.803                                                                                  ;
; Slack                           ; 0.196                                                                                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.236  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.868       ; 48         ; 0.868   ; 0.868   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.092       ; 39         ; 0.092   ; 0.092   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.144       ; 61         ; 0.144   ; 0.144   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.952       ; 46         ; 0.952   ; 0.952   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.843   ; -84.843   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.843 ;   0.868   ; RR ; IC   ; 1      ; FF_X32_Y74_N46               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]|clk                                                     ;
;   -84.843 ;   0.000   ; RR ; CELL ; 1      ; FF_X32_Y74_N46               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]                                                         ;
; -84.607   ; 0.236     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.699 ;   0.144   ; RR ; uTco ; 1507   ; FF_X32_Y74_N46               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_warm_rst_coreclk4_n_sync|dreg[1]|q                                                       ;
;   -84.607 ;   0.092   ; RF ; IC   ; 1      ; FF_X32_Y74_N58               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1094]|clrn                                                      ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X32_Y74_N58               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1094]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.844   ; -84.844   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.071   ;   0.952   ; RR ; IC   ; 1      ; FF_X32_Y74_N58               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1094]|clk                                                       ;
;   2.071   ;   0.000   ; RR ; CELL ; 1      ; FF_X32_Y74_N58               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1094]                                                           ;
;   -84.844 ;   -86.915 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
; -84.803   ; 0.041     ;    ; uTh  ; 1      ; FF_X32_Y74_N58               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_4|data1[1094]                                                           ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.197 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0] ;
; To Node                         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[4]   ;
; Launch Clock                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; Latch Clock                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                ;
; Data Arrival Time               ; -84.561                                                                                                                                 ;
; Data Required Time              ; -84.758                                                                                                                                 ;
; Slack                           ; 0.197                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.237 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.913       ; 49         ; 0.913   ; 0.913   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 51         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.096       ; 41         ; 0.096   ; 0.096   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 59         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.001       ; 47         ; 1.001   ; 1.001   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.798 ;   0.913   ; RR ; IC   ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|clk      ;
;   -84.798 ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]          ;
; -84.561   ; 0.237     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.657 ;   0.141   ; RR ; uTco ; 51     ; FF_X7_Y67_N31                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wraclr|dffe4a[0]|q        ;
;   -84.561 ;   0.096   ; RF ; IC   ; 1      ; FF_X7_Y67_N46                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[4]|clrn       ;
;   -84.561 ;   0.000   ; FF ; CELL ; 1      ; FF_X7_Y67_N46                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[4]            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.798   ; -84.798   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.120   ;   1.001   ; RR ; IC   ; 1      ; FF_X7_Y67_N46                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[4]|clk        ;
;   2.120   ;   0.000   ; RR ; CELL ; 1      ; FF_X7_Y67_N46                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[4]            ;
;   -84.798 ;   -86.918 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
; -84.758   ; 0.040     ;    ; uTh  ; 1      ; FF_X7_Y67_N46                ; ALM Register        ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|wrptr_g1p|q[4]            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.289 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                ; To Node                                                                                                               ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.289 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[5] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.291 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[0] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.295 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp_reg[1]   ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.296 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[1] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.296 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[1] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.297 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[4] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.297 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[0] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.297 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[3] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.300 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[4] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
; 0.300 ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2 ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[2] ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.012      ; 0.348      ; Fast fix4 0C Model              ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.289 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[5] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.650                                                                                                               ;
; Slack                           ; 0.289                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N59               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[5]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N59               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[5]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N59               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[5]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N59               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[5]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.650   ; 0.047     ;    ; uTh  ; 1      ; FF_X38_Y59_N59               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[5]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.291 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[0] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.652                                                                                                               ;
; Slack                           ; 0.291                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[0]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[0]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[0]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[0]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.652   ; 0.045     ;    ; uTh  ; 1      ; FF_X38_Y59_N55               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[0]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.295 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                            ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp_reg[1] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                   ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                            ;
; Data Arrival Time               ; -84.361                                                                                                             ;
; Data Required Time              ; -84.656                                                                                                             ;
; Slack                           ; 0.295                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp_reg[1]|clrn                         ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp_reg[1]                              ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp_reg[1]|clk                          ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp_reg[1]                              ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.656   ; 0.041     ;    ; uTh  ; 1      ; FF_X38_Y59_N35               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp_reg[1]                              ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.296 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[1] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.657                                                                                                               ;
; Slack                           ; 0.296                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N37               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[1]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N37               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[1]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N37               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[1]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N37               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[1]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.657   ; 0.040     ;    ; uTh  ; 1      ; FF_X38_Y59_N37               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[1]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.296 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[1] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.657                                                                                                               ;
; Slack                           ; 0.296                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N26               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[1]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N26               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[1]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N26               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[1]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N26               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[1]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.657   ; 0.040     ;    ; uTh  ; 1      ; FF_X38_Y59_N26               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[1]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.297 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[4] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.658                                                                                                               ;
; Slack                           ; 0.297                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[4]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[4]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[4]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[4]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.658   ; 0.039     ;    ; uTh  ; 1      ; FF_X38_Y59_N20               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[4]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.297 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[0] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.658                                                                                                               ;
; Slack                           ; 0.297                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[0]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[0]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[0]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[0]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.658   ; 0.039     ;    ; uTh  ; 1      ; FF_X38_Y59_N23               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_brp|dffe7a[0]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.297 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[3] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.658                                                                                                               ;
; Slack                           ; 0.297                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[3]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[3]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[3]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[3]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.658   ; 0.039     ;    ; uTh  ; 1      ; FF_X38_Y59_N19               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[3]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.300 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[4] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.661                                                                                                               ;
; Slack                           ; 0.300                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N7                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[4]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N7                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[4]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N7                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[4]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N7                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[4]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.661   ; 0.036     ;    ; uTh  ; 1      ; FF_X38_Y59_N7                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[4]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.300 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                              ;
; To Node                         ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[2] ;
; Launch Clock                    ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; Latch Clock                     ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                              ;
; Data Arrival Time               ; -84.361                                                                                                               ;
; Data Required Time              ; -84.661                                                                                                               ;
; Slack                           ; 0.300                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.012 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.348 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.883       ; 45         ; 0.153   ; 0.730   ;
;    Cell                ;       ; 4     ; 0.037       ; 2          ; 0.000   ; 0.037   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.203       ; 58         ; 0.203   ; 0.203   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.145       ; 42         ; 0.145   ; 0.145   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.971       ; 44         ; 0.167   ; 0.804   ;
;    Cell                ;       ; 5     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; launch edge time                                                                                                                                 ;
; -84.709   ; -84.709   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   -85.439 ;   0.037   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   -84.709 ;   0.730   ; RR ; IC   ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|clk                                                                                                     ;
;   -84.709 ;   0.000   ; RR ; CELL ; 1      ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2                                                                                                         ;
; -84.361   ; 0.348     ;    ;      ;        ;                              ;                     ; data path                                                                                                                                        ;
;   -84.564 ;   0.145   ; RR ; uTco ; 769    ; FF_X37_Y59_N2                ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|pio_rstn_d2|q                                                                                                       ;
;   -84.361 ;   0.203   ; RF ; IC   ; 1      ; FF_X38_Y59_N10               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[2]|clrn                       ;
;   -84.361 ;   0.000   ; FF ; CELL ; 1      ; FF_X38_Y59_N10               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[2]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                     ; Element Type        ; Element                                                                                                                                          ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                              ;                     ; latch edge time                                                                                                                                  ;
; -84.697   ; -84.697   ;    ;      ;        ;                              ;                     ; clock path                                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                              ;                     ; source latency                                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y54_N1956   ; SM_HSSI_PLL_WRAP    ; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0                                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 19767  ; SMHSSIPLDCHNLDP_X0_Y55_N1780 ; SM_HSSI_PLD_CHNL_DP ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                     ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                   ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ;
;   1.413   ;   0.040   ; RR ; CELL ; 18015  ; CLKDIVBLOCK_X0_Y98_N106      ; CLKDIVBLOCK         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                      ;
;   2.217   ;   0.804   ; RR ; IC   ; 1      ; FF_X38_Y59_N10               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[2]|clk                        ;
;   2.217   ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y59_N10               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[2]                            ;
;   -84.696 ;   -86.913 ;    ;      ;        ;                              ;                     ; clock pessimism removed                                                                                                                          ;
;   -84.697 ;   -0.001  ;    ;      ;        ;                              ;                     ; advanced clock effects                                                                                                                           ;
; -84.661   ; 0.036     ;    ; uTh  ; 1      ; FF_X38_Y59_N10               ; ALM Register        ; u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_bwp|dffe7a[2]                            ;
+-----------+-----------+----+------+--------+------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (3 violated).  Worst case slack is -0.215 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||u0|iopll0|iopll_0_outclk1} -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {u0|iopll0|iopll_0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                       ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; -0.215 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; internal_clk              ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 2.782      ; Slow fix4 0C Model              ;
; -0.048 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; internal_clk              ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 2.622      ; Slow fix4 0C Model              ;
; -0.031 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; internal_clk              ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 2.617      ; Slow fix4 0C Model              ;
; 0.307  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                   ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 2.283      ; Slow fix4 0C Model              ;
; 0.398  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                   ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 2.197      ; Slow fix4 0C Model              ;
; 0.417  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                   ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 2.192      ; Slow fix4 0C Model              ;
; 0.553  ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|ss_rst_st         ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 2.109      ; Slow fix4 0C Model              ;
; 0.707  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[2]                                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 1.860      ; Slow fix4 0C Model              ;
; 0.708  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[0]                                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 1.859      ; Slow fix4 0C Model              ;
; 0.719  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[4]                                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 1.848      ; Slow fix4 0C Model              ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -0.215 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                                   ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                                         ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                ;
; Data Arrival Time                   ; 2.782                                                                                                                                                                                                                ;
; Data Required Time                  ; 2.567                                                                                                                                                                                                                ;
; Slack                               ; -0.215 (VIOLATED)                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.782 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.852       ; 31         ; 0.000 ; 0.472 ;
;    Cell                             ;       ; 3     ; 0.206       ; 7          ; 0.000 ; 0.206 ;
;    uTco                             ;       ; 1     ; 1.596       ; 57         ; 1.596 ; 1.596 ;
;    Combinational Loop               ;       ; 1     ; 0.128       ; 5          ; 0.128 ; 0.128 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                  ;
; 2.782   ; 2.782   ;    ;      ;        ;                       ;                    ; data path                                                                                         ;
;   1.596 ;   1.596 ; RR ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o ;
;   1.596 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                    ;
;   1.596 ;   0.000 ; RR ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                          ;
;   2.068 ;   0.472 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N3     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0xsyn|datac                                            ;
;   2.274 ;   0.206 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N3     ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0xsyn|combout                                          ;
;   2.395 ;   0.121 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch|datae                               ;
;   2.523 ;   0.128 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]               ;
;   2.782 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46         ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d          ;
;   2.782 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46         ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1            ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                        ;
; 2.567 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+



Path #2: Setup slack is -0.048 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                                                          ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                                                                ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 2.622                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.574                                                                                                                                                                                                                                       ;
; Slack                               ; -0.048 (VIOLATED)                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.622 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.769       ; 29         ; 0.000 ; 0.541 ;
;    Cell                             ;       ; 3     ; 0.127       ; 5          ; 0.000 ; 0.127 ;
;    uTco                             ;       ; 1     ; 1.596       ; 61         ; 1.596 ; 1.596 ;
;    Combinational Loop               ;       ; 1     ; 0.130       ; 5          ; 0.130 ; 0.130 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                ;
; 2.622   ; 2.622   ;    ;      ;        ;                       ;                    ; data path                                                                                                       ;
;   1.596 ;   1.596 ; RR ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o               ;
;   1.596 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   1.596 ;   0.000 ; RR ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   2.137 ;   0.541 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N39    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|datae                                                          ;
;   2.264 ;   0.127 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N39    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|combout                                                        ;
;   2.366 ;   0.102 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N33    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch|datae                                          ;
;   2.496 ;   0.130 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N33    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/laboutb[3]                           ;
;   2.622 ;   0.126 ; FF ; IC   ; 1      ; FF_X30_Y9_N49         ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|d ;
;   2.622 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N49         ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                       ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571 ;    ;      ;        ;               ;              ; latch edge time                                                                                               ;
; 2.574 ; 0.003 ;    ; uTsu ; 1      ; FF_X30_Y9_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -0.031 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                                                          ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                                                                ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 2.617                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.586                                                                                                                                                                                                                                       ;
; Slack                               ; -0.031 (VIOLATED)                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.617 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.764       ; 29         ; 0.000 ; 0.541 ;
;    Cell                             ;       ; 3     ; 0.127       ; 5          ; 0.000 ; 0.127 ;
;    uTco                             ;       ; 1     ; 1.596       ; 61         ; 1.596 ; 1.596 ;
;    Combinational Loop               ;       ; 1     ; 0.130       ; 5          ; 0.130 ; 0.130 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                ;
; 2.617   ; 2.617   ;    ;      ;        ;                       ;                    ; data path                                                                                                       ;
;   1.596 ;   1.596 ; RR ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o               ;
;   1.596 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   1.596 ;   0.000 ; RR ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   2.137 ;   0.541 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N39    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|datae                                                          ;
;   2.264 ;   0.127 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N39    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|combout                                                        ;
;   2.366 ;   0.102 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N33    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch|datae                                          ;
;   2.496 ;   0.130 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N33    ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/laboutb[3]                           ;
;   2.617 ;   0.121 ; FF ; IC   ; 1      ; FF_X30_Y9_N16         ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|d ;
;   2.617 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N16         ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                       ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571 ;    ;      ;        ;               ;              ; latch edge time                                                                                               ;
; 2.586 ; 0.015 ;    ; uTsu ; 1      ; FF_X30_Y9_N16 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.307 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                                                                                                                     ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                ;
; Data Arrival Time                   ; 2.283                                                                                                                                                                                                                ;
; Data Required Time                  ; 2.590                                                                                                                                                                                                                ;
; Slack                               ; 0.307                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.283 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 1.707       ; 75         ; 0.117 ; 1.291 ;
;    Cell                             ;       ; 2     ; 0.124       ; 5          ; 0.000 ; 0.124 ;
;    uTco                             ;       ; 1     ; 0.314       ; 14         ; 0.314 ; 0.314 ;
;    Combinational Loop               ;       ; 1     ; 0.138       ; 6          ; 0.138 ; 0.138 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                                         ;
; 2.283   ; 2.283   ;    ;      ;        ;                    ;                    ; data path                                                                                ;
;   0.314 ;   0.314 ; RR ; uTco ; 9      ; FF_X44_Y50_N49     ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n|q                                       ;
;   1.605 ;   1.291 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N3  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0xsyn|datae                                   ;
;   1.729 ;   0.124 ; RF ; CELL ; 1      ; LABCELL_X30_Y9_N3  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0xsyn|combout                                 ;
;   1.846 ;   0.117 ; FF ; IC   ; 3      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch|datae                      ;
;   1.984 ;   0.138 ; FR ; LOOP ; 1      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]      ;
;   2.283 ;   0.299 ; RR ; IC   ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d ;
;   2.283 ;   0.000 ; RR ; CELL ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                         ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 2.571 ; 2.571 ;    ;      ;        ;               ;              ; latch edge time                                                                        ;
; 2.590 ; 0.019 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.398 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                                                                                                                                            ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 2.197                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.595                                                                                                                                                                                                                                       ;
; Slack                               ; 0.398                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.197 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 1.580       ; 72         ; 0.098 ; 1.355 ;
;    Cell                             ;       ; 2     ; 0.163       ; 7          ; 0.000 ; 0.163 ;
;    uTco                             ;       ; 1     ; 0.314       ; 14         ; 0.314 ; 0.314 ;
;    Combinational Loop               ;       ; 1     ; 0.140       ; 6          ; 0.140 ; 0.140 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                                                         ;
+---------+---------+----+------+--------+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                                                                ;
; 2.197   ; 2.197   ;    ;      ;        ;                    ;                    ; data path                                                                                                       ;
;   0.314 ;   0.314 ; RR ; uTco ; 9      ; FF_X44_Y50_N49     ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n|q                                                              ;
;   1.669 ;   1.355 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N39 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|datad                                                          ;
;   1.832 ;   0.163 ; RF ; CELL ; 1      ; LABCELL_X30_Y9_N39 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|combout                                                        ;
;   1.930 ;   0.098 ; FF ; IC   ; 3      ; LABCELL_X30_Y9_N33 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch|datae                                          ;
;   2.070 ;   0.140 ; FR ; LOOP ; 2      ; LABCELL_X30_Y9_N33 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/laboutb[3]                           ;
;   2.197 ;   0.127 ; RR ; IC   ; 1      ; FF_X30_Y9_N49      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|d ;
;   2.197 ;   0.000 ; RR ; CELL ; 1      ; FF_X30_Y9_N49      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                       ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571 ;    ;      ;        ;               ;              ; latch edge time                                                                                               ;
; 2.595 ; 0.024 ;    ; uTsu ; 1      ; FF_X30_Y9_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.417 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                                                                                                                                            ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 2.192                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.609                                                                                                                                                                                                                                       ;
; Slack                               ; 0.417                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.192 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 1.575       ; 72         ; 0.098 ; 1.355 ;
;    Cell                             ;       ; 2     ; 0.163       ; 7          ; 0.000 ; 0.163 ;
;    uTco                             ;       ; 1     ; 0.314       ; 14         ; 0.314 ; 0.314 ;
;    Combinational Loop               ;       ; 1     ; 0.140       ; 6          ; 0.140 ; 0.140 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                                                         ;
+---------+---------+----+------+--------+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                                                                ;
; 2.192   ; 2.192   ;    ;      ;        ;                    ;                    ; data path                                                                                                       ;
;   0.314 ;   0.314 ; RR ; uTco ; 9      ; FF_X44_Y50_N49     ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n|q                                                              ;
;   1.669 ;   1.355 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N39 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|datad                                                          ;
;   1.832 ;   0.163 ; RF ; CELL ; 1      ; LABCELL_X30_Y9_N39 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i145~0xsyn|combout                                                        ;
;   1.930 ;   0.098 ; FF ; IC   ; 3      ; LABCELL_X30_Y9_N33 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch|datae                                          ;
;   2.070 ;   0.140 ; FR ; LOOP ; 2      ; LABCELL_X30_Y9_N33 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/laboutb[3]                           ;
;   2.192 ;   0.122 ; RR ; IC   ; 1      ; FF_X30_Y9_N16      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|d ;
;   2.192 ;   0.000 ; RR ; CELL ; 1      ; FF_X30_Y9_N16      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                       ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571 ;    ;      ;        ;               ;              ; latch edge time                                                                                               ;
; 2.609 ; 0.038 ;    ; uTsu ; 1      ; FF_X30_Y9_N16 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.553 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|ss_rst_st                                                                                                                                  ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 2.109                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.662                                                                                                                                                                                                                                       ;
; Slack                               ; 0.553                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.109 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 1.669       ; 79         ; 1.669 ; 1.669 ;
;    Cell                             ;       ; 3     ; 0.123       ; 6          ; 0.000 ; 0.079 ;
;    uTco                             ;       ; 1     ; 0.317       ; 15         ; 0.317 ; 0.317 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type       ; Element                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                    ; launch edge time                                                                                                ;
; 2.109   ; 2.109   ;    ;      ;        ;                     ;                    ; data path                                                                                                       ;
;   0.317 ;   0.317 ; RR ; uTco ; 3      ; FF_X16_Y75_N10      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|ss_rst_st|q    ;
;   1.986 ;   1.669 ; RR ; IC   ; 1      ; LABCELL_X30_Y13_N51 ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_sip_rst_seq|subsystem_rst_rdy_o~0|datad            ;
;   2.065 ;   0.079 ; RF ; CELL ; 2      ; LABCELL_X30_Y13_N51 ; Combinational cell ; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_sip_rst_seq|subsystem_rst_rdy_o~0|combout          ;
;   2.109 ;   0.044 ; FR ; CELL ; 1      ; FF_X30_Y13_N52      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|d ;
;   2.109 ;   0.000 ; RR ; CELL ; 1      ; FF_X30_Y13_N52      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+---------------------+--------------------+-----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                 ;
+-------+-------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                       ;
+-------+-------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571 ;    ;      ;        ;                ;              ; latch edge time                                                                                               ;
; 2.662 ; 0.091 ;    ; uTsu ; 1      ; FF_X30_Y13_N52 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 0.707 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[2]                                                                                                                                  ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                ;
; Data Arrival Time                   ; 1.860                                                                                                                                                                                                                ;
; Data Required Time                  ; 2.567                                                                                                                                                                                                                ;
; Slack                               ; 0.707                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.860 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.977       ; 53         ; 0.166 ; 0.374 ;
;    Cell                             ;       ; 3     ; 0.311       ; 17         ; 0.000 ; 0.181 ;
;    uTco                             ;       ; 1     ; 0.324       ; 17         ; 0.324 ; 0.324 ;
;    Combinational Loop               ;       ; 1     ; 0.248       ; 13         ; 0.248 ; 0.248 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                                         ;
; 1.860   ; 1.860   ;    ;      ;        ;                    ;                    ; data path                                                                                ;
;   0.324 ;   0.324 ; FF ; uTco ; 6      ; FF_X30_Y8_N11      ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[2]|q    ;
;   0.490 ;   0.166 ; FF ; IC   ; 1      ; LABCELL_X30_Y8_N27 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|reduce_nor_0~0|datac                               ;
;   0.620 ;   0.130 ; FR ; CELL ; 2      ; LABCELL_X30_Y8_N27 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|reduce_nor_0~0|combout                             ;
;   0.994 ;   0.374 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N0  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0|datac                                       ;
;   1.175 ;   0.181 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N0  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0|combout                                     ;
;   1.353 ;   0.178 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch|dataa                      ;
;   1.601 ;   0.248 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]      ;
;   1.860 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d ;
;   1.860 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                        ;
; 2.567 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+



Path #9: Setup slack is 0.708 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[0]                                                                                                                                  ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                ;
; Data Arrival Time                   ; 1.859                                                                                                                                                                                                                ;
; Data Required Time                  ; 2.567                                                                                                                                                                                                                ;
; Slack                               ; 0.708                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.859 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 1.027       ; 55         ; 0.178 ; 0.374 ;
;    Cell                             ;       ; 3     ; 0.258       ; 14         ; 0.000 ; 0.181 ;
;    uTco                             ;       ; 1     ; 0.326       ; 18         ; 0.326 ; 0.326 ;
;    Combinational Loop               ;       ; 1     ; 0.248       ; 13         ; 0.248 ; 0.248 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                                         ;
; 1.859   ; 1.859   ;    ;      ;        ;                    ;                    ; data path                                                                                ;
;   0.326 ;   0.326 ; FF ; uTco ; 8      ; FF_X30_Y8_N26      ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[0]|q    ;
;   0.542 ;   0.216 ; FF ; IC   ; 1      ; LABCELL_X30_Y8_N27 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|reduce_nor_0~0|datae                               ;
;   0.619 ;   0.077 ; FR ; CELL ; 2      ; LABCELL_X30_Y8_N27 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|reduce_nor_0~0|combout                             ;
;   0.993 ;   0.374 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N0  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0|datac                                       ;
;   1.174 ;   0.181 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N0  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0|combout                                     ;
;   1.352 ;   0.178 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch|dataa                      ;
;   1.600 ;   0.248 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]      ;
;   1.859 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d ;
;   1.859 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                        ;
; 2.567 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.719 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[4]                                                                                                                                  ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                ;
; Data Arrival Time                   ; 1.848                                                                                                                                                                                                                ;
; Data Required Time                  ; 2.567                                                                                                                                                                                                                ;
; Slack                               ; 0.719                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.848 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.980       ; 53         ; 0.169 ; 0.374 ;
;    Cell                             ;       ; 3     ; 0.297       ; 16         ; 0.000 ; 0.181 ;
;    uTco                             ;       ; 1     ; 0.323       ; 17         ; 0.323 ; 0.323 ;
;    Combinational Loop               ;       ; 1     ; 0.248       ; 13         ; 0.248 ; 0.248 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                                         ;
; 1.848   ; 1.848   ;    ;      ;        ;                    ;                    ; data path                                                                                ;
;   0.323 ;   0.323 ; FF ; uTco ; 4      ; FF_X30_Y8_N41      ; ALM Register       ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[4]|q    ;
;   0.492 ;   0.169 ; FF ; IC   ; 1      ; LABCELL_X30_Y8_N27 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|reduce_nor_0~0|datad                               ;
;   0.608 ;   0.116 ; FR ; CELL ; 2      ; LABCELL_X30_Y8_N27 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|reduce_nor_0~0|combout                             ;
;   0.982 ;   0.374 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N0  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0|datac                                       ;
;   1.163 ;   0.181 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N0  ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i139~0|combout                                     ;
;   1.341 ;   0.178 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch|dataa                      ;
;   1.589 ;   0.248 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45 ; Combinational cell ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]      ;
;   1.848 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d ;
;   1.848 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                        ;
; 2.567 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.701 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                    ; Launch Clock                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; 1.701 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1 ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.805      ; Slow fix4 0C Model              ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 1.701 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                    ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy                                                                                                             ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                      ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                           ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 0.805                                                                                                                                                                                                                                    ;
; Data Required Time                  ; 2.506                                                                                                                                                                                                                                    ;
; Slack                               ; 1.701                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                       ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.805 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.479       ; 60         ; 0.479 ; 0.479 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.326       ; 40         ; 0.326 ; 0.326 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                               ;
; 0.805   ; 0.805   ;    ;      ;        ;                ;              ; data path                                                                                                                      ;
;   0.326 ;   0.326 ; RR ; uTco ; 1      ; FF_X15_Y54_N2  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy|q ;
;   0.805 ;   0.479 ; RR ; IC   ; 1      ; FF_X15_Y51_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1|d                   ;
;   0.805 ;   0.000 ; RR ; CELL ; 1      ; FF_X15_Y51_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1                     ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                    ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                            ;
; 2.506 ; -0.065 ;    ; uTsu ; 1      ; FF_X15_Y51_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 4.230 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                           ; To Node                                                           ; Launch Clock              ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 4.230 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[2]  ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[2]  ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.933      ; Slow fix4 0C Model              ;
; 4.302 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[13] ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[13] ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.835      ; Slow fix4 0C Model              ;
; 4.310 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[1]  ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[1]  ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.852      ; Slow fix4 0C Model              ;
; 4.362 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[5]  ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[5]  ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.723      ; Slow fix4 0C Model              ;
; 4.382 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[9]  ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[9]  ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.746      ; Slow fix4 0C Model              ;
; 4.400 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[7]  ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[7]  ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.700      ; Slow fix4 0C Model              ;
; 4.405 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[10] ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[10] ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.720      ; Slow fix4 0C Model              ;
; 4.431 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[4]  ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[4]  ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.737      ; Slow fix4 0C Model              ;
; 4.437 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[3]  ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[3]  ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.705      ; Slow fix4 0C Model              ;
; 4.438 ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[16] ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[16] ; u0|iopll0|iopll_0_outclk1 ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.691      ; Slow fix4 0C Model              ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 4.230 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[2]                                                                                                                                                                                                                     ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[2]                                                                                                                                                                                                                       ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.933                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.163                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.230                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.933 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.604       ; 65         ; 0.604 ; 0.604 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.329       ; 35         ; 0.329 ; 0.329 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                              ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                     ;
; 0.933   ; 0.933   ;    ;      ;        ;                ;              ; data path                                                            ;
;   0.329 ;   0.329 ; RR ; uTco ; 2      ; FF_X39_Y52_N8  ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[2]|q ;
;   0.933 ;   0.604 ; RR ; IC   ; 1      ; FF_X38_Y52_N34 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[2]|d   ;
;   0.933 ;   0.000 ; RR ; CELL ; 1      ; FF_X38_Y52_N34 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[2]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                    ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                          ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                                                  ;
; 5.163 ; 0.020 ;    ; uTsu ; 1      ; FF_X38_Y52_N34 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[2] ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+



Path #2: Setup slack is 4.302 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[13]                                                                                                                                                                                                                    ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[13]                                                                                                                                                                                                                      ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.835                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.137                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.302                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.835 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.522       ; 63         ; 0.522 ; 0.522 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.313       ; 37         ; 0.313 ; 0.313 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                              ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                               ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                      ;
; 0.835   ; 0.835   ;    ;      ;        ;                ;              ; data path                                                             ;
;   0.313 ;   0.313 ; RR ; uTco ; 2      ; FF_X42_Y52_N1  ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[13]|q ;
;   0.835 ;   0.522 ; RR ; IC   ; 1      ; FF_X41_Y52_N35 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[13]|d   ;
;   0.835 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y52_N35 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[13]     ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                      ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                           ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                                   ;
; 5.137 ; -0.006 ;    ; uTsu ; 1      ; FF_X41_Y52_N35 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[13] ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+



Path #3: Setup slack is 4.310 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[1]                                                                                                                                                                                                                     ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[1]                                                                                                                                                                                                                       ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.852                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.162                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.310                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.852 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.524       ; 62         ; 0.524 ; 0.524 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.328       ; 38         ; 0.328 ; 0.328 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                              ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                     ;
; 0.852   ; 0.852   ;    ;      ;        ;                ;              ; data path                                                            ;
;   0.328 ;   0.328 ; RR ; uTco ; 2      ; FF_X42_Y52_N17 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[1]|q ;
;   0.852 ;   0.524 ; RR ; IC   ; 1      ; FF_X41_Y52_N52 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[1]|d   ;
;   0.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y52_N52 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[1]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                    ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                          ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                                                  ;
; 5.162 ; 0.019 ;    ; uTsu ; 1      ; FF_X41_Y52_N52 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[1] ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+



Path #4: Setup slack is 4.362 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[5]                                                                                                                                                                                                                     ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[5]                                                                                                                                                                                                                       ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.723                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.085                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.362                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.723 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.398       ; 55         ; 0.398 ; 0.398 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.325       ; 45         ; 0.325 ; 0.325 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                              ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                     ;
; 0.723   ; 0.723   ;    ;      ;        ;                ;              ; data path                                                            ;
;   0.325 ;   0.325 ; RR ; uTco ; 2      ; FF_X42_Y52_N11 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[5]|q ;
;   0.723 ;   0.398 ; RR ; IC   ; 1      ; FF_X41_Y52_N32 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[5]|d   ;
;   0.723 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y52_N32 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[5]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                     ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                          ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                                  ;
; 5.085 ; -0.058 ;    ; uTsu ; 1      ; FF_X41_Y52_N32 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[5] ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+



Path #5: Setup slack is 4.382 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[9]                                                                                                                                                                                                                     ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[9]                                                                                                                                                                                                                       ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.746                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.128                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.382                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.746 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.416       ; 56         ; 0.416 ; 0.416 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.330       ; 44         ; 0.330 ; 0.330 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                              ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                     ;
; 0.746   ; 0.746   ;    ;      ;        ;                ;              ; data path                                                            ;
;   0.330 ;   0.330 ; RR ; uTco ; 2      ; FF_X39_Y52_N14 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[9]|q ;
;   0.746 ;   0.416 ; RR ; IC   ; 1      ; FF_X38_Y52_N50 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[9]|d   ;
;   0.746 ;   0.000 ; RR ; CELL ; 1      ; FF_X38_Y52_N50 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[9]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                     ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                          ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                                  ;
; 5.128 ; -0.015 ;    ; uTsu ; 1      ; FF_X38_Y52_N50 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[9] ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+



Path #6: Setup slack is 4.400 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[7]                                                                                                                                                                                                                     ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[7]                                                                                                                                                                                                                       ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.700                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.100                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.400                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.700 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.375       ; 54         ; 0.375 ; 0.375 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.325       ; 46         ; 0.325 ; 0.325 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                              ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                     ;
; 0.700   ; 0.700   ;    ;      ;        ;                ;              ; data path                                                            ;
;   0.325 ;   0.325 ; RR ; uTco ; 2      ; FF_X42_Y52_N8  ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[7]|q ;
;   0.700 ;   0.375 ; RR ; IC   ; 1      ; FF_X41_Y52_N34 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[7]|d   ;
;   0.700 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y52_N34 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[7]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                     ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                          ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                                  ;
; 5.100 ; -0.043 ;    ; uTsu ; 1      ; FF_X41_Y52_N34 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[7] ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+



Path #7: Setup slack is 4.405 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[10]                                                                                                                                                                                                                    ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[10]                                                                                                                                                                                                                      ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.720                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.125                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.405                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.720 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.403       ; 56         ; 0.403 ; 0.403 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.317       ; 44         ; 0.317 ; 0.317 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                              ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                               ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                      ;
; 0.720   ; 0.720   ;    ;      ;        ;                ;              ; data path                                                             ;
;   0.317 ;   0.317 ; RR ; uTco ; 2      ; FF_X39_Y52_N4  ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[10]|q ;
;   0.720 ;   0.403 ; RR ; IC   ; 1      ; FF_X38_Y52_N43 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[10]|d   ;
;   0.720 ;   0.000 ; RR ; CELL ; 1      ; FF_X38_Y52_N43 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[10]     ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                      ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                           ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                                   ;
; 5.125 ; -0.018 ;    ; uTsu ; 1      ; FF_X38_Y52_N43 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[10] ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+



Path #8: Setup slack is 4.431 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[4]                                                                                                                                                                                                                     ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[4]                                                                                                                                                                                                                       ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.737                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.168                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.431                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.737 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.411       ; 56         ; 0.411 ; 0.411 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.326       ; 44         ; 0.326 ; 0.326 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                              ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                     ;
; 0.737   ; 0.737   ;    ;      ;        ;                ;              ; data path                                                            ;
;   0.326 ;   0.326 ; RR ; uTco ; 2      ; FF_X42_Y52_N14 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[4]|q ;
;   0.737 ;   0.411 ; RR ; IC   ; 1      ; FF_X41_Y52_N31 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[4]|d   ;
;   0.737 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y52_N31 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[4]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                    ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                          ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                                                  ;
; 5.168 ; 0.025 ;    ; uTsu ; 1      ; FF_X41_Y52_N31 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[4] ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------------------------+



Path #9: Setup slack is 4.437 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[3]                                                                                                                                                                                                                     ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[3]                                                                                                                                                                                                                       ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.705                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.142                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.437                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.705 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.384       ; 54         ; 0.384 ; 0.384 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.321       ; 46         ; 0.321 ; 0.321 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                              ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                     ;
; 0.705   ; 0.705   ;    ;      ;        ;                ;              ; data path                                                            ;
;   0.321 ;   0.321 ; RR ; uTco ; 2      ; FF_X42_Y52_N50 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[3]|q ;
;   0.705 ;   0.384 ; RR ; IC   ; 1      ; FF_X41_Y52_N44 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[3]|d   ;
;   0.705 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y52_N44 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[3]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                     ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                          ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                                  ;
; 5.142 ; -0.001 ;    ; uTsu ; 1      ; FF_X41_Y52_N44 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[3] ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------+



Path #10: Setup slack is 4.438 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[16]                                                                                                                                                                                                                    ;
; To Node                             ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[16]                                                                                                                                                                                                                      ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 0.691                                                                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 5.129                                                                                                                                                                                                                                                                                  ;
; Slack                               ; 4.438                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.691 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.376       ; 54         ; 0.376 ; 0.376 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.315       ; 46         ; 0.315 ; 0.315 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                              ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                               ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                      ;
; 0.691   ; 0.691   ;    ;      ;        ;                ;              ; data path                                                             ;
;   0.315 ;   0.315 ; RR ; uTco ; 2      ; FF_X39_Y52_N25 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_in_d1[16]|q ;
;   0.691 ;   0.376 ; RR ; IC   ; 1      ; FF_X38_Y52_N32 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[16]|d   ;
;   0.691 ;   0.000 ; RR ; CELL ; 1      ; FF_X38_Y52_N32 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[16]     ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                      ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                           ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                                   ;
; 5.129 ; -0.014 ;    ; uTsu ; 1      ; FF_X38_Y52_N32 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|u_gen_txcrdt_tdata_sync|data_out[16] ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 5 setup paths (0 violated).  Worst case slack is 6.494 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||u0|dut|intel_pcie_gts_0_avmm_clock0} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {u0|dut|intel_pcie_gts_0_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; 6.494 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[3]~DUPLICATE ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 0.731      ; Slow fix4 0C Model              ;
; 6.537 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[4]           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 0.577      ; Slow fix4 0C Model              ;
; 6.542 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[1]~DUPLICATE ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 0.683      ; Slow fix4 0C Model              ;
; 6.547 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[2]           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 0.635      ; Slow fix4 0C Model              ;
; 6.670 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[0]~DUPLICATE ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 0.545      ; Slow fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 6.494 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[3]~DUPLICATE                                                                                                                                                            ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.731                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.225                                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.494                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.731 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.420       ; 57         ; 0.420 ; 0.420 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.311       ; 43         ; 0.311 ; 0.311 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                     ;
; 0.731   ; 0.731   ;    ;      ;        ;               ;              ; data path                                                                                                                                            ;
;   0.311 ;   0.311 ; RR ; uTco ; 3      ; FF_X1_Y56_N13 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[3]~DUPLICATE|q                              ;
;   0.731 ;   0.420 ; RR ; IC   ; 1      ; FF_X1_Y57_N37 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.731 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y57_N37 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.225 ; 0.025 ;    ; uTsu ; 1      ; FF_X1_Y57_N37 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 6.537 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[4]                                                                                                                                                                      ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.577                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.114                                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.537                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.577 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.250       ; 43         ; 0.250 ; 0.250 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.327       ; 57         ; 0.327 ; 0.327 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                     ;
; 0.577   ; 0.577   ;    ;      ;        ;               ;              ; data path                                                                                                                                            ;
;   0.327 ;   0.327 ; FF ; uTco ; 5      ; FF_X1_Y56_N2  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[4]|q                                        ;
;   0.577 ;   0.250 ; FF ; IC   ; 1      ; FF_X1_Y57_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.577 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y57_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.114 ; -0.086 ;    ; uTsu ; 1      ; FF_X1_Y57_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 6.542 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[1]~DUPLICATE                                                                                                                                                            ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.683                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.225                                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.542                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.683 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.375       ; 55         ; 0.375 ; 0.375 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.308       ; 45         ; 0.308 ; 0.308 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                     ;
; 0.683   ; 0.683   ;    ;      ;        ;               ;              ; data path                                                                                                                                            ;
;   0.308 ;   0.308 ; RR ; uTco ; 1      ; FF_X1_Y56_N31 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[1]~DUPLICATE|q                              ;
;   0.683 ;   0.375 ; RR ; IC   ; 1      ; FF_X1_Y57_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.683 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y57_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.225 ; 0.025 ;    ; uTsu ; 1      ; FF_X1_Y57_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 6.547 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[2]                                                                                                                                                                      ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.635                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.182                                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.547                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.635 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.322       ; 51         ; 0.322 ; 0.322 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.313       ; 49         ; 0.313 ; 0.313 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                     ;
; 0.635   ; 0.635   ;    ;      ;        ;               ;              ; data path                                                                                                                                            ;
;   0.313 ;   0.313 ; RR ; uTco ; 4      ; FF_X1_Y56_N16 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[2]|q                                        ;
;   0.635 ;   0.322 ; RR ; IC   ; 1      ; FF_X1_Y57_N40 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y57_N40 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.182 ; -0.018 ;    ; uTsu ; 1      ; FF_X1_Y57_N40 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 6.670 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[0]~DUPLICATE                                                                                                                                                            ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.545                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.215                                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.670                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.545 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.232       ; 43         ; 0.232 ; 0.232 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.313       ; 57         ; 0.313 ; 0.313 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                     ;
; 0.545   ; 0.545   ;    ;      ;        ;               ;              ; data path                                                                                                                                            ;
;   0.313 ;   0.313 ; FF ; uTco ; 3      ; FF_X1_Y56_N19 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[0]~DUPLICATE|q                              ;
;   0.545 ;   0.232 ; FF ; IC   ; 1      ; FF_X1_Y57_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.545 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y57_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.215 ; 0.015 ;    ; uTsu ; 1      ; FF_X1_Y57_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.158 

Tcl Command:
    report_timing -recovery -data_delay -panel_name {Worst-Case Timing Paths||Recovery Data Delay||u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+
; 1.158 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1                                    ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.323      ; Slow fix4 0C Model              ;
; 1.161 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1                             ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.323      ; Slow fix4 0C Model              ;
; 1.162 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1                                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.323      ; Slow fix4 0C Model              ;
; 1.175 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1                                     ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.323      ; Slow fix4 0C Model              ;
; 1.175 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1                                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.323      ; Slow fix4 0C Model              ;
; 1.177 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1                                            ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.323      ; Slow fix4 0C Model              ;
; 1.319 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.187      ; Slow fix4 0C Model              ;
; 1.321 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1 ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.187      ; Slow fix4 0C Model              ;
; 1.886 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|avmm_rst_sync_inst|dreg[1]                            ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1                                          ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.600      ; Slow fix4 0C Model              ;
; 1.894 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]     ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_2|din_s1                                  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.600      ; Slow fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 1.158 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                         ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                          ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                          ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                 ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                 ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                          ;
; Data Arrival Time                   ; 1.323                                                                                                                                                                                                                                          ;
; Data Required Time                  ; 2.481                                                                                                                                                                                                                                          ;
; Slack                               ; 1.158                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                             ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.323 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.995       ; 75         ; 0.995 ; 0.995 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.328       ; 25         ; 0.328 ; 0.328 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                        ;
; 1.323   ; 1.323   ;    ;      ;        ;               ;              ; data path                                                                                                               ;
;   0.328 ;   0.328 ; RR ; uTco ; 56     ; FF_X3_Y68_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.323 ;   0.995 ; RF ; IC   ; 1      ; FF_X1_Y55_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1|clrn   ;
;   1.323 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y55_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1        ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                    ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                                  ;
; 2.481 ; -0.090 ;    ; uTsu ; 1      ; FF_X1_Y55_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 1.161 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                 ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                                 ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                        ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                        ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                                 ;
; Data Arrival Time                   ; 1.323                                                                                                                                                                                                                                                 ;
; Data Required Time                  ; 2.484                                                                                                                                                                                                                                                 ;
; Slack                               ; 1.161                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                    ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.323 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.995       ; 75         ; 0.995 ; 0.995 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.328       ; 25         ; 0.328 ; 0.328 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                      ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                             ;
; 1.323   ; 1.323   ;    ;      ;        ;               ;              ; data path                                                                                                                    ;
;   0.328 ;   0.328 ; RR ; uTco ; 56     ; FF_X3_Y68_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q      ;
;   1.323 ;   0.995 ; RF ; IC   ; 1      ; FF_X1_Y55_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1|clrn ;
;   1.323 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y55_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                                         ;
; 2.484 ; -0.087 ;    ; uTsu ; 1      ; FF_X1_Y55_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 1.162 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                        ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                         ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                         ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                         ;
; Data Arrival Time                   ; 1.323                                                                                                                                                                                                                                         ;
; Data Required Time                  ; 2.485                                                                                                                                                                                                                                         ;
; Slack                               ; 1.162                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                            ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.323 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.995       ; 75         ; 0.995 ; 0.995 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.328       ; 25         ; 0.328 ; 0.328 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                        ;
; 1.323   ; 1.323   ;    ;      ;        ;               ;              ; data path                                                                                                               ;
;   0.328 ;   0.328 ; RR ; uTco ; 56     ; FF_X3_Y68_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.323 ;   0.995 ; RF ; IC   ; 1      ; FF_X1_Y55_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1|clrn    ;
;   1.323 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y55_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1         ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                         ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                                 ;
; 2.485 ; -0.086 ;    ; uTsu ; 1      ; FF_X1_Y55_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 1.175 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                        ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                         ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                         ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                         ;
; Data Arrival Time                   ; 1.323                                                                                                                                                                                                                                         ;
; Data Required Time                  ; 2.498                                                                                                                                                                                                                                         ;
; Slack                               ; 1.175                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                            ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.323 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.995       ; 75         ; 0.995 ; 0.995 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.328       ; 25         ; 0.328 ; 0.328 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                        ;
; 1.323   ; 1.323   ;    ;      ;        ;               ;              ; data path                                                                                                               ;
;   0.328 ;   0.328 ; RR ; uTco ; 56     ; FF_X3_Y68_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.323 ;   0.995 ; RF ; IC   ; 1      ; FF_X2_Y55_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1|clrn    ;
;   1.323 ;   0.000 ; FF ; CELL ; 1      ; FF_X2_Y55_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1         ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                         ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                                 ;
; 2.498 ; -0.073 ;    ; uTsu ; 1      ; FF_X2_Y55_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 1.175 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                    ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                     ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                     ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                            ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                     ;
; Data Arrival Time                   ; 1.323                                                                                                                                                                                                                                     ;
; Data Required Time                  ; 2.498                                                                                                                                                                                                                                     ;
; Slack                               ; 1.175                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                        ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.323 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.995       ; 75         ; 0.995 ; 0.995 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.328       ; 25         ; 0.328 ; 0.328 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                        ;
; 1.323   ; 1.323   ;    ;      ;        ;               ;              ; data path                                                                                                               ;
;   0.328 ;   0.328 ; RR ; uTco ; 56     ; FF_X3_Y68_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.323 ;   0.995 ; RF ; IC   ; 1      ; FF_X2_Y55_N52 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1|clrn        ;
;   1.323 ;   0.000 ; FF ; CELL ; 1      ; FF_X2_Y55_N52 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1             ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                     ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                             ;
; 2.498 ; -0.073 ;    ; uTsu ; 1      ; FF_X2_Y55_N52 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 1.177 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                 ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                  ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                  ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                         ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                         ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 1.323                                                                                                                                                                                                                                  ;
; Data Required Time                  ; 2.500                                                                                                                                                                                                                                  ;
; Slack                               ; 1.177                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                     ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.323 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.995       ; 75         ; 0.995 ; 0.995 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.328       ; 25         ; 0.328 ; 0.328 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                        ;
; 1.323   ; 1.323   ;    ;      ;        ;               ;              ; data path                                                                                                               ;
;   0.328 ;   0.328 ; RR ; uTco ; 56     ; FF_X3_Y68_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.323 ;   0.995 ; RF ; IC   ; 1      ; FF_X1_Y55_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1|clrn           ;
;   1.323 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y55_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1                ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                  ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                          ;
; 2.500 ; -0.071 ;    ; uTsu ; 1      ; FF_X1_Y55_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 1.319 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                             ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                                                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                                                             ;
; Data Arrival Time                   ; 1.187                                                                                                                                                                                                                                                                             ;
; Data Required Time                  ; 2.506                                                                                                                                                                                                                                                                             ;
; Slack                               ; 1.319                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.187 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.854       ; 72         ; 0.854 ; 0.854 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.333       ; 28         ; 0.333 ; 0.333 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                                                         ;
; 1.187   ; 1.187   ;    ;      ;        ;                ;              ; data path                                                                                                                                                ;
;   0.333 ;   0.333 ; RR ; uTco ; 229    ; FF_X33_Y54_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                                     ;
;   1.187 ;   0.854 ; RF ; IC   ; 1      ; FF_X23_Y50_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1|clrn ;
;   1.187 ;   0.000 ; FF ; CELL ; 1      ; FF_X23_Y50_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                        ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                                             ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                                                                     ;
; 2.506 ; -0.065 ;    ; uTsu ; 1      ; FF_X23_Y50_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 1.321 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                             ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                                                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                                                             ;
; Data Arrival Time                   ; 1.187                                                                                                                                                                                                                                                                             ;
; Data Required Time                  ; 2.508                                                                                                                                                                                                                                                                             ;
; Slack                               ; 1.321                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                                ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.187 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.854       ; 72         ; 0.854 ; 0.854 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.333       ; 28         ; 0.333 ; 0.333 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                                                         ;
; 1.187   ; 1.187   ;    ;      ;        ;                ;              ; data path                                                                                                                                                ;
;   0.333 ;   0.333 ; RR ; uTco ; 229    ; FF_X33_Y54_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                                     ;
;   1.187 ;   0.854 ; RF ; IC   ; 1      ; FF_X23_Y50_N55 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1|clrn ;
;   1.187 ;   0.000 ; FF ; CELL ; 1      ; FF_X23_Y50_N55 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                        ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                                             ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                                                                     ;
; 2.508 ; -0.063 ;    ; uTsu ; 1      ; FF_X23_Y50_N55 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 1.886 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                    ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|avmm_rst_sync_inst|dreg[1]                                                                                                                                               ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                           ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                           ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 0.600                                                                                                                                                                                                                                    ;
; Data Required Time                  ; 2.486                                                                                                                                                                                                                                    ;
; Slack                               ; 1.886                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                       ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.287       ; 48         ; 0.287 ; 0.287 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 52         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                         ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                ;
; 0.600   ; 0.600   ;    ;      ;        ;                ;              ; data path                                                                                                       ;
;   0.313 ;   0.313 ; RR ; uTco ; 3      ; FF_X15_Y51_N10 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|avmm_rst_sync_inst|dreg[1]|q                    ;
;   0.600 ;   0.287 ; RF ; IC   ; 1      ; FF_X15_Y51_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1|clrn ;
;   0.600 ;   0.000 ; FF ; CELL ; 1      ; FF_X15_Y51_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                    ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                            ;
; 2.486 ; -0.085 ;    ; uTsu ; 1      ; FF_X15_Y51_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 1.894 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_2|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_2|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.600                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 2.494                                                                                                                                                                                                                                            ;
; Slack                               ; 1.894                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.291       ; 49         ; 0.291 ; 0.291 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 52         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                        ;
; 0.600   ; 0.600   ;    ;      ;        ;               ;              ; data path                                                                                                               ;
;   0.309 ;   0.309 ; FF ; uTco ; 9      ; FF_X1_Y63_N1  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]|q     ;
;   0.600 ;   0.291 ; FF ; IC   ; 1      ; FF_X1_Y63_N10 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_2|din_s1|clrn ;
;   0.600 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y63_N10 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_2|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                                    ;
; 2.494 ; -0.077 ;    ; uTsu ; 1      ; FF_X1_Y63_N10 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_2|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 1.411 

Tcl Command:
    report_timing -recovery -data_delay -panel_name {Worst-Case Timing Paths||Recovery Data Delay||u0|iopll0|iopll_0_outclk1} -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|iopll0|iopll_0_outclk1}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {u0|iopll0|iopll_0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                       ; To Node                                                                                                       ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+
; 1.411 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1                    ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 1.060      ; Slow fix4 0C Model              ;
; 1.411 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1                    ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 1.060      ; Slow fix4 0C Model              ;
; 1.717 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 0.777      ; Slow fix4 0C Model              ;
; 1.722 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 0.777      ; Slow fix4 0C Model              ;
; 1.723 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 0.777      ; Slow fix4 0C Model              ;
; 1.822 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1                        ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 0.657      ; Slow fix4 0C Model              ;
; 1.829 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 0.657      ; Slow fix4 0C Model              ;
; 1.830 ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; u0|iopll0|iopll_0_outclk1 ; u0|iopll0|iopll_0_outclk1 ; 2.571        ; 0.000      ; 0.657      ; Slow fix4 0C Model              ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 1.411 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                    ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                                                                                                                         ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 1.060                                                                                                                                                                                                                    ;
; Data Required Time                  ; 2.471                                                                                                                                                                                                                    ;
; Slack                               ; 1.411                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                       ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.060 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.746       ; 70         ; 0.746 ; 0.746 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 30         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                         ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                ;
; 1.060   ; 1.060   ;    ;      ;        ;                ;              ; data path                                                                                       ;
;   0.314 ;   0.314 ; RR ; uTco ; 9      ; FF_X44_Y50_N49 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n|q                                              ;
;   1.060 ;   0.746 ; RF ; IC   ; 1      ; FF_X30_Y45_N1  ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1|clrn ;
;   1.060 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y45_N1  ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                    ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                            ;
; 2.471 ; -0.100 ;    ; uTsu ; 1      ; FF_X30_Y45_N1 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 1.411 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                    ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n                                                                                                                                                                         ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 1.060                                                                                                                                                                                                                    ;
; Data Required Time                  ; 2.471                                                                                                                                                                                                                    ;
; Slack                               ; 1.411                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                       ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.060 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.746       ; 70         ; 0.746 ; 0.746 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 30         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                         ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                ;
; 1.060   ; 1.060   ;    ;      ;        ;                ;              ; data path                                                                                       ;
;   0.314 ;   0.314 ; RR ; uTco ; 9      ; FF_X44_Y50_N49 ; ALM Register ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|pcie_rst_n|q                                              ;
;   1.060 ;   0.746 ; RF ; IC   ; 1      ; FF_X30_Y45_N7  ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1|clrn ;
;   1.060 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y45_N7  ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                    ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                            ;
; 2.471 ; -0.100 ;    ; uTsu ; 1      ; FF_X30_Y45_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 1.717 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.777                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.494                                                                                                                                                                                                                                       ;
; Slack                               ; 1.717                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.777 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.463       ; 60         ; 0.463 ; 0.463 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 40         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                   ;
; 0.777   ; 0.777   ;    ;      ;        ;               ;              ; data path                                                                                                          ;
;   0.314 ;   0.314 ; RR ; uTco ; 21     ; FF_X30_Y13_N4 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.777 ;   0.463 ; RF ; IC   ; 1      ; FF_X30_Y9_N16 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|clrn ;
;   0.777 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N16 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                               ;
; 2.494 ; -0.077 ;    ; uTsu ; 1      ; FF_X30_Y9_N16 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 1.722 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                      ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                ;
; Data Arrival Time                   ; 0.777                                                                                                                                                                                                                ;
; Data Required Time                  ; 2.499                                                                                                                                                                                                                ;
; Slack                               ; 1.722                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.777 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.463       ; 60         ; 0.463 ; 0.463 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 40         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                     ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                            ;
; 0.777   ; 0.777   ;    ;      ;        ;               ;              ; data path                                                                                   ;
;   0.314 ;   0.314 ; RR ; uTco ; 21     ; FF_X30_Y13_N4 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                           ;
;   0.777 ;   0.463 ; RF ; IC   ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|clrn ;
;   0.777 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                        ;
; 2.499 ; -0.072 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+



Path #5: Recovery slack is 1.723 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.777                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.500                                                                                                                                                                                                                                       ;
; Slack                               ; 1.723                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.777 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.463       ; 60         ; 0.463 ; 0.463 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 40         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                   ;
; 0.777   ; 0.777   ;    ;      ;        ;               ;              ; data path                                                                                                          ;
;   0.314 ;   0.314 ; RR ; uTco ; 21     ; FF_X30_Y13_N4 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.777 ;   0.463 ; RF ; IC   ; 1      ; FF_X30_Y9_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|clrn ;
;   0.777 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                               ;
; 2.500 ; -0.071 ;    ; uTsu ; 1      ; FF_X30_Y9_N49 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 1.822 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                      ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                ;
; Data Arrival Time                   ; 0.657                                                                                                                                                                                                                ;
; Data Required Time                  ; 2.479                                                                                                                                                                                                                ;
; Slack                               ; 1.822                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.657 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.343       ; 52         ; 0.343 ; 0.343 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 48         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                     ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                            ;
; 0.657   ; 0.657   ;    ;      ;        ;               ;              ; data path                                                                                   ;
;   0.314 ;   0.314 ; RR ; uTco ; 21     ; FF_X30_Y13_N4 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                           ;
;   0.657 ;   0.343 ; RF ; IC   ; 1      ; FF_X30_Y13_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1|clrn ;
;   0.657 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y13_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                        ;
; 2.479 ; -0.092 ;    ; uTsu ; 1      ; FF_X30_Y13_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+



Path #7: Recovery slack is 1.829 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.657                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.486                                                                                                                                                                                                                                       ;
; Slack                               ; 1.829                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.657 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.343       ; 52         ; 0.343 ; 0.343 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 48         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                            ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                   ;
; 0.657   ; 0.657   ;    ;      ;        ;                ;              ; data path                                                                                                          ;
;   0.314 ;   0.314 ; RR ; uTco ; 21     ; FF_X30_Y13_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.657 ;   0.343 ; RF ; IC   ; 1      ; FF_X30_Y13_N52 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|clrn ;
;   0.657 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y13_N52 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                  ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                       ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                               ;
; 2.486 ; -0.085 ;    ; uTsu ; 1      ; FF_X30_Y13_N52 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 1.830 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; Latch Clock                         ; u0|iopll0|iopll_0_outclk1                                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.657                                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.487                                                                                                                                                                                                                                       ;
; Slack                               ; 1.830                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.657 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.343       ; 52         ; 0.343 ; 0.343 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.314       ; 48         ; 0.314 ; 0.314 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                            ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                   ;
; 0.657   ; 0.657   ;    ;      ;        ;                ;              ; data path                                                                                                          ;
;   0.314 ;   0.314 ; RR ; uTco ; 21     ; FF_X30_Y13_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.657 ;   0.343 ; RF ; IC   ; 1      ; FF_X30_Y13_N58 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|clrn ;
;   0.657 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y13_N58 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                  ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                       ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                               ;
; 2.487 ; -0.084 ;    ; uTsu ; 1      ; FF_X30_Y13_N58 ; ALM Register ; u0|dut|intel_pcie_gts_0|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 3.474 

Tcl Command:
    report_timing -recovery -data_delay -panel_name {Worst-Case Timing Paths||Recovery Data Delay||u0|dut|intel_pcie_gts_0_avmm_clock0} -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u0|dut|intel_pcie_gts_0_avmm_clock0}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {u0|dut|intel_pcie_gts_0_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+
; 3.474 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1                              ; internal_clk                                   ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 3.630      ; Slow fix4 0C Model              ;
; 5.738 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0_avmm_clock0            ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 1.370      ; Slow fix4 0C Model              ;
; 5.738 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0_avmm_clock0            ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 1.370      ; Slow fix4 0C Model              ;
; 5.740 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0_avmm_clock0            ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 1.370      ; Slow fix4 0C Model              ;
; 5.740 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0_avmm_clock0            ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 1.370      ; Slow fix4 0C Model              ;
; 5.742 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                  ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; u0|dut|intel_pcie_gts_0_avmm_clock0            ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 1.370      ; Slow fix4 0C Model              ;
; 6.041 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1                                         ; u0|dut|intel_pcie_gts_0_avmm_clock0            ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 1.069      ; Slow fix4 0C Model              ;
; 6.254 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                 ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                                                  ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk ; u0|dut|intel_pcie_gts_0_avmm_clock0 ; 7.200        ; 0.000      ; 0.844      ; Slow fix4 0C Model              ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 3.474 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                              ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                               ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                                                                  ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                                                                        ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                 ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                               ;
; Data Arrival Time                   ; 3.630                                                                                                                                                                                                                                               ;
; Data Required Time                  ; 7.104                                                                                                                                                                                                                                               ;
; Slack                               ; 3.474                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                  ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 3.630 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 2     ; 2.025       ; 56         ; 0.000 ; 2.025 ;
;    Cell                                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 1.605       ; 44         ; 1.605 ; 1.605 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                           ;
; 3.630   ; 3.630   ;    ;      ;        ;                       ;                    ; data path                                                                                                                  ;
;   1.605 ;   1.605 ; FF ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o                          ;
;   1.605 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                             ;
;   1.605 ;   0.000 ; FF ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                   ;
;   3.630 ;   2.025 ; FF ; IC   ; 1      ; FF_X17_Y52_N7         ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1|clrn ;
;   3.630 ;   0.000 ; FF ; CELL ; 1      ; FF_X17_Y52_N7         ; ALM Register       ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                               ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                       ;
; 7.104 ; -0.096 ;    ; uTsu ; 1      ; FF_X17_Y52_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 5.738 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.370                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.108                                                                                                                                                                                                                                                                            ;
; Slack                               ; 5.738                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.370 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 1.057       ; 77         ; 1.057 ; 1.057 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 23         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                        ;
; 1.370   ; 1.370   ;    ;      ;        ;               ;              ; data path                                                                                                                                               ;
;   0.313 ;   0.313 ; RR ; uTco ; 20     ; FF_X17_Y52_N1 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.370 ;   1.057 ; RF ; IC   ; 1      ; FF_X1_Y57_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.370 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y57_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.108 ; -0.092 ;    ; uTsu ; 1      ; FF_X1_Y57_N25 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 5.738 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.370                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.108                                                                                                                                                                                                                                                                            ;
; Slack                               ; 5.738                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.370 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 1.057       ; 77         ; 1.057 ; 1.057 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 23         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                        ;
; 1.370   ; 1.370   ;    ;      ;        ;               ;              ; data path                                                                                                                                               ;
;   0.313 ;   0.313 ; RR ; uTco ; 20     ; FF_X17_Y52_N1 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.370 ;   1.057 ; RF ; IC   ; 1      ; FF_X1_Y57_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.370 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y57_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.108 ; -0.092 ;    ; uTsu ; 1      ; FF_X1_Y57_N28 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 5.740 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.370                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.110                                                                                                                                                                                                                                                                            ;
; Slack                               ; 5.740                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.370 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 1.057       ; 77         ; 1.057 ; 1.057 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 23         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                        ;
; 1.370   ; 1.370   ;    ;      ;        ;               ;              ; data path                                                                                                                                               ;
;   0.313 ;   0.313 ; RR ; uTco ; 20     ; FF_X17_Y52_N1 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.370 ;   1.057 ; RF ; IC   ; 1      ; FF_X1_Y57_N37 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.370 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y57_N37 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.110 ; -0.090 ;    ; uTsu ; 1      ; FF_X1_Y57_N37 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 5.740 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.370                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.110                                                                                                                                                                                                                                                                            ;
; Slack                               ; 5.740                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.370 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 1.057       ; 77         ; 1.057 ; 1.057 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 23         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                        ;
; 1.370   ; 1.370   ;    ;      ;        ;               ;              ; data path                                                                                                                                               ;
;   0.313 ;   0.313 ; RR ; uTco ; 20     ; FF_X17_Y52_N1 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.370 ;   1.057 ; RF ; IC   ; 1      ; FF_X1_Y57_N40 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.370 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y57_N40 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.110 ; -0.090 ;    ; uTsu ; 1      ; FF_X1_Y57_N40 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 5.742 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.370                                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.112                                                                                                                                                                                                                                                                            ;
; Slack                               ; 5.742                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.370 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 1.057       ; 77         ; 1.057 ; 1.057 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 23         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                                        ;
; 1.370   ; 1.370   ;    ;      ;        ;               ;              ; data path                                                                                                                                               ;
;   0.313 ;   0.313 ; RR ; uTco ; 20     ; FF_X17_Y52_N1 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.370 ;   1.057 ; RF ; IC   ; 1      ; FF_X1_Y57_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.370 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y57_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                                    ;
; 7.112 ; -0.088 ;    ; uTsu ; 1      ; FF_X1_Y57_N43 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 6.041 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                    ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                                                                                                                                       ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                      ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 1.069                                                                                                                                                                                                                                    ;
; Data Required Time                  ; 7.110                                                                                                                                                                                                                                    ;
; Slack                               ; 6.041                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                       ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.069 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.759       ; 71         ; 0.759 ; 0.759 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.310       ; 29         ; 0.310 ; 0.310 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                         ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                ;
; 1.069   ; 1.069   ;    ;      ;        ;                ;              ; data path                                                                                                       ;
;   0.310 ;   0.310 ; RR ; uTco ; 3      ; FF_X32_Y55_N4  ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]|q            ;
;   1.069 ;   0.759 ; RF ; IC   ; 1      ; FF_X15_Y54_N19 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1|clrn ;
;   1.069 ;   0.000 ; FF ; CELL ; 1      ; FF_X15_Y54_N19 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                    ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;                ;              ; latch edge time                                                                                            ;
; 7.110 ; -0.090 ;    ; uTsu ; 1      ; FF_X15_Y54_N19 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 6.254 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                           ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                                                                                                              ;
; To Node                             ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                                                                                                                                                                  ;
; Latch Clock                         ; u0|dut|intel_pcie_gts_0_avmm_clock0                                                                                                                                                                                             ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.200                                                                                                                                                                                                                           ;
; Data Arrival Time                   ; 0.844                                                                                                                                                                                                                           ;
; Data Required Time                  ; 7.098                                                                                                                                                                                                                           ;
; Slack                               ; 6.254                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                              ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.200 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.844 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.511       ; 61         ; 0.511 ; 0.511 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.333       ; 39         ; 0.333 ; 0.333 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                       ;
; 0.844   ; 0.844   ;    ;      ;        ;               ;              ; data path                                                                                              ;
;   0.333 ;   0.333 ; RR ; uTco ; 229    ; FF_X33_Y54_N4 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q   ;
;   0.844 ;   0.511 ; RF ; IC   ; 1      ; FF_X32_Y55_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1|clrn ;
;   0.844 ;   0.000 ; FF ; CELL ; 1      ; FF_X32_Y55_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                     ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                           ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------+
; 7.200 ; 7.200  ;    ;      ;        ;               ;              ; latch edge time                                                                                   ;
; 7.098 ; -0.102 ;    ; uTsu ; 1      ; FF_X32_Y55_N7 ; ALM Register ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.4.1 Build 205 02/08/2024 SC Pro Edition
    Info: Processing started: Thu Mar 21 08:03:01 2024
    Info: System process ID: 36496
Info: Command: quartus_sta pcie_example -c pcie_example --mode=finalize
Info: Using INI file C:/projects/axe5_eagle/pcie/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:06.
Info (22889): This design was generated using the DNI flow.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set to_keep [get_keepers -nowarn *altpcie_sc_bitsync_node*altpcie_sc_bitsync_meta_dff[*]]; if {[get_collection_size $to_keep] > 0} {set_multicycle_path -to $to_keep 3}
        Info (332166): set to_keep [get_keepers -nowarn *altpcie_sc_bitsync_node*altpcie_sc_bitsync_meta_dff[*]]; if {[get_collection_size $to_keep] > 0} {set_false_path -hold -to $to_keep}
    Info (332165): Entity dcfifo_05ci1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_2thv
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_9hih
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_eprn1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_f9t6
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_k9jq1:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_j9jq1:dffpipe8|dffe9a* 
    Info (332165): Entity dcfifo_ppe42
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_m9jq1:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_l9jq1:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_qq8v
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kh9i1:dffpipe7|dffe8a* 
Warning (332174): Ignored filter at dcfifo_05ci1.tdf(0): *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_05ci1.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_05ci1.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_05ci1.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*  File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_05ci1.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_2thv.tdf(0): *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_2thv.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_2thv.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_2thv.tdf Line: 0
    Info (332050): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*  File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_2thv.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_2thv.tdf(0): *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_2thv.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_2thv.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_2thv.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*  File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_2thv.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_9hih.tdf(0): *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_9hih.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_9hih.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_9hih.tdf Line: 0
    Info (332050): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*  File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_9hih.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_9hih.tdf(0): *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_9hih.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_9hih.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_9hih.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*  File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_9hih.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_eprn1.tdf(0): *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_eprn1.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_eprn1.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_eprn1.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*  File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_eprn1.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_qq8v.tdf(0): *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_qq8v.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_qq8v.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_qq8v.tdf Line: 0
    Info (332050): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*  File: C:/projects/axe5_eagle/pcie/tmp-clearbox/pcie_example/26256/dcfifo_qq8v.tdf Line: 0
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (18794): Reading SDC File: 'system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'u0|rst_controller'
Info: Following instance found in the design -  u0|rst_controller|*
Info (18794): Reading SDC File: 'system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'u0|rst_controller_001'
Info: Following instance found in the design -  u0|rst_controller_001|*
Info (18794): Reading SDC File: 'system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'u0|rst_controller_002'
Info: Following instance found in the design -  u0|rst_controller_002|*
Info (18794): Reading SDC File: 'ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc' for instance: 'u0|dut|intel_pcie_gts_0'
Info: TEST SOURCE FOUND u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg
Info: Getting top level source clock from node _col113 => u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]
Warning (22330): The following filter at sm_pciess.sdc(445) matches with Quartus-created nodes that may change during the compilation flow: u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0] File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 445
    Warning (332056): u0|iopll0|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]
Warning (332174): Ignored filter at sm_pciess.sdc(462): u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*] could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332174): Ignored filter at sm_pciess.sdc(462): u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_* could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332049): Ignored set_false_path at sm_pciess.sdc(462): Argument <from> is an empty collection File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
    Info (332050): set_false_path -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*] File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332049): Ignored set_false_path at sm_pciess.sdc(462): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332174): Ignored filter at sm_pciess.sdc(463): u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*] could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332174): Ignored filter at sm_pciess.sdc(463): u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*] could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332049): Ignored set_false_path at sm_pciess.sdc(463): Argument <from> is an empty collection File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
    Info (332050): set_false_path -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*]] File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332049): Ignored set_false_path at sm_pciess.sdc(463): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332049): Ignored set_max_skew at sm_pciess.sdc(464): Argument -from with value [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]}] contains zero elements File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 464
    Info (332050): set_max_skew   -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 464
Warning (332049): Ignored set_max_skew at sm_pciess.sdc(464): Argument -to with value [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*}] contains zero elements File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 464
Warning (332049): Ignored set_data_delay at sm_pciess.sdc(465): Argument <from> is an empty collection File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 465
    Info (332050): set_data_delay -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*] -get_value_from_clock_period dst_clock_period -value_multiplier 0.9 File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 465
Warning (332049): Ignored set_data_delay at sm_pciess.sdc(465): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 465
Info (332104): Reading SDC File: 'ip/system/resetIP/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc'
Info (18794): Reading SDC File: 'ip/system/system_intel_srcss_gts_0/intel_srcss_gts_200/synth/system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q.sdc' for instance: 'u0|srcssip|intel_srcss_gts_0'
Info: IP SDC: u0|srcssip|intel_srcss_gts_0
Info (332104): Reading SDC File: 'ip/system/system_intel_pcie_pio_gts_0/intelclkctrl_200/synth/system_intel_pcie_pio_gts_0_intelclkctrl_200_f3nubzq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Constrained clock divider output clock u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 to u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk.
Info: Constrained clock divider output clock u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 to u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk.
Info (18794): Reading SDC File: 'ip/system/system_intel_pcie_pio_gts_0/intel_pcie_pio_gts_234/synth/altera_pcie_s10_gen3x16_adapter.sdc' for instance: 'u0|pio0|intel_pcie_pio_gts_0'
Info (332104): Reading SDC File: 'ip/system/system_iopll_0/altera_iopll_1931/synth/system_iopll_0_altera_iopll_1931_naboooq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing PLL database for CORE system_iopll_0_altera_iopll_1931_naboooq
Info: Finding port-to-pin mapping for CORE: system_iopll_0_altera_iopll_1931_naboooq INSTANCE: u0|iopll0|iopll_0
Info (19449): Reading SDC files elapsed 00:00:01.
Warning (332125): Found combinational loop of 3 nodes File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_pio_gts_0/intel_pcie_pio_gts_234/synth/rst_ctrl.sv Line: 177
    Warning (332126): Node "u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch|combout"
    Warning (332126): Node "u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/lab_lut5outb[2]"
    Warning (332126): Node "u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|subsystem_rst_req$latch|datad"
Warning (332125): Found combinational loop of 3 nodes File: C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_pio_gts_0/intel_pcie_pio_gts_234/synth/rst_ctrl.sv Line: 186
    Warning (332126): Node "u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch|combout"
    Warning (332126): Node "u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/lab_lut5outb[0]"
    Warning (332126): Node "u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|initiate_rst_req_rdy$latch|datad"
Warning (332158): Clock uncertainty characteristics of the Agilex 5 device family are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.233
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.233               0.000         0 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     0.238               0.000         0 u0|iopll0|iopll_0_outclk1    Slow fix4 0C Model 
    Info (332119):     2.488               0.000         0 u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
    Info (332119):     5.963               0.000         0 u0|dut|intel_pcie_gts_0_avmm_clock0    Slow fix4 0C Model 
Info (332146): Worst-case hold slack is 0.045
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.045               0.000         0 u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2  Slow fix4 100C Model 
    Info (332119):     0.060               0.000         0 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk    Fast fix4 0C Model 
    Info (332119):     0.114               0.000         0 u0|iopll0|iopll_0_outclk1    Fast fix4 0C Model 
    Info (332119):     0.119               0.000         0 u0|dut|intel_pcie_gts_0_avmm_clock0    Fast fix4 0C Model 
Critical Warning (332148): Timing requirements not met
    Info (19062): For recommendations on closing timing for HyperFlex architectures, run Fast Forward Timing Closure Recommendations in the Compilation Dashboard.
Info (332146): Worst-case recovery slack is -86.604
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):   -86.604            -519.518         6 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     0.083               0.000         0 u0|iopll0|iopll_0_outclk1    Slow fix4 0C Model 
    Info (332119):     3.621               0.000         0 u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
Info (332146): Worst-case removal slack is -95.145
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):   -95.145           -1039.218        11 u0|iopll0|iopll_0_outclk1  Slow fix4 100C Model 
    Info (332119):     0.192               0.000         0 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk    Fast fix4 0C Model 
    Info (332119):     0.289               0.000         0 u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Fast fix4 0C Model 
Info (332146): Worst-case setup slack is -0.215
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.215              -0.294         3 u0|iopll0|iopll_0_outclk1    Slow fix4 0C Model 
    Info (332119):     1.701               0.000         0 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     4.230               0.000         0 u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
    Info (332119):     6.494               0.000         0 u0|dut|intel_pcie_gts_0_avmm_clock0    Slow fix4 0C Model 
Info (332146): Worst-case recovery slack is 1.158
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     1.158               0.000         0 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     1.411               0.000         0 u0|iopll0|iopll_0_outclk1    Slow fix4 0C Model 
    Info (332119):     3.474               0.000         0 u0|dut|intel_pcie_gts_0_avmm_clock0    Slow fix4 0C Model 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.000               0.000         0 u0|dut|intel_pcie_gts_0_avmm_clock0  Slow fix4 100C Model 
    Info (332119):     0.666               0.000         0 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk  Slow fix4 100C Model 
    Info (332119):     0.812               0.000         0 u0|iopll0|iopll_0_outclk1    Slow fix4 0C Model 
    Info (332119):     1.029               0.000         0 u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_reg  Slow fix4 100C Model 
    Info (332119):     1.329               0.000         0 u0|iopll0|iopll_0_outclk0    Slow fix4 0C Model 
    Info (332119):     2.357               0.000         0 u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
    Info (332119):     2.415               0.000         0 internal_clk    Slow fix4 0C Model 
    Info (332119):    18.963               0.000         0 u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0    Slow fix4 0C Model 
    Info (332119):    19.809               0.000         0 u0|iopll0|iopll_0_refclk  Slow fix4 100C Model 
    Info (332119):    19.925               0.000         0 u0|iopll0|iopll_0_n_cnt_clk    Slow fix4 0C Model 
    Info (332119):  1399.644               0.000         0 u0|iopll0|iopll_0_m_cnt_clk    Slow fix4 0C Model 
Info (332114): Report Metastability (Slow fix4 100C Model): Found 167 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 167
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 13, or 7.8%
    Info (332114): 
Worst Case Available Settling Time: 2.493 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 371.4
Info (332114): Report Metastability (Slow fix4 0C Model): Found 167 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 167
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 13, or 7.8%
    Info (332114): 
Worst Case Available Settling Time: 2.447 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 22.4
Info (332114): Report Metastability (Fast fix4 0C Model): Found 167 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 167
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 13, or 7.8%
    Info (332114): 
Worst Case Available Settling Time: 2.671 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 148.4
Info (332114): Report Metastability (Fast fix4 100C Model): Found 167 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 167
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 13, or 7.8%
    Info (332114): 
Worst Case Available Settling Time: 2.663 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2191.4
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 83 of 87 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Info (21661): Design Assistant Results: 0 of 36 High severity rules issued violations in snapshot 'final'
Info (21621): Design Assistant Results: 2 of 35 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/projects/axe5_eagle/pcie/output_files/pcie_example.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 2 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/projects/axe5_eagle/pcie/output_files/pcie_example.tq.drc.signoff.rpt' for more information
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 2128 megabytes
    Info: Processing ended: Thu Mar 21 08:03:26 2024
    Info: Elapsed time: 00:00:25
    Info: System process ID: 36496
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 0     ; 0    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 0     ; 0    ;
+---------------------------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                           ; Clock                                                                             ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+-------------+
; REFCLK_3B0_p                                                                                                                                     ; u0|iopll0|iopll_0_refclk                                                          ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock                                   ; internal_clk                                                                      ; Base      ; Constrained ;
; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; Generated ; Constrained ;
; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_reg                                ; Generated ; Constrained ;
; u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                ; u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; Generated ; Constrained ;
; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                                                     ; u0|iopll0|iopll_0_outclk0                                                         ; Generated ; Constrained ;
; u0|iopll0|iopll_0|tennm_ph2_iopll|out_clk[1]                                                                                                     ; u0|iopll0|iopll_0_outclk1                                                         ; Generated ; Constrained ;
; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                                                                                       ; u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; Generated ; Constrained ;
; u0|iopll0|iopll_0|tennm_ph2_iopll~mcntr_reg                                                                                                      ; u0|iopll0|iopll_0_m_cnt_clk                                                       ; Generated ; Constrained ;
; u0|iopll0|iopll_0|tennm_ph2_iopll~ncntr_reg                                                                                                      ; u0|iopll0|iopll_0_n_cnt_clk                                                       ; Generated ; Constrained ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1                                                                ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 ; Generated ; Constrained ;
; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                ; u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; Generated ; Constrained ;
; u0|syspll_inst|intel_systemclk_gts_0|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                   ; u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_ref                                ; Base      ; Constrained ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer INI Usage                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Initialization file: ; C:/projects/axe5_eagle/pcie/quartus.ini                                                                                                                                                                                                                                                                                                                            ;
; dev_password0        ; b0fa39c9776827f49d7b4e8b1904c14a3ab2bd5c802ac4a85cfc9715f9c2ef4023227022333522262337122342002004517223232332650043055454475545                                                                                                                                                                                                                                     ;
; dev_password1        ; d0070c637d8802a600c03785ce4b58a7ec51c7233056655ec0f93b614c992bc61e9061a18c23d613b2e03446a97416c3a81767754cdeb614f1f064a7ae706a008fa825e4fbc0848b09ae6e4619a8f2a88c2bf2fde932f961223361322432333723377200101475343420015001005142714001410305327055243255562556135532227545516555432222623260332332272010430052000005043430143010253004305544550041051754445447     ;
; dev_password2        ; d0070c637d8802a600c03785ce4b58a7ec51c7233056914f0049153f75a86bf8030a85c4a964c63e8d72a17a0984484782f240e9fb12575a10e51496746b647fa5f740c00c6500c5c54683521758f2a52602757b11ed261d9122336132243233372337720010147534342001500104710000334100430004713354352251522172334522024551655544522262227022322230242153000143100401001010042030152430004455554001475555455644 ;
; dev_password3        ; d0070c637d8467d216785497e7c00f870f7a1ae6099ea00000b06d2903fa92a5054416a3f621562b89e9584883845d2bf61b80ef2f900c90a56b9468c42b6010911e533294c6ee42185984b8e40f7caca4d2530591223361322422235600043455343030114531000042330000030105323154256155533552375526025545557545561222333222732270252010020153530000143014142430053000204551650010055514451645                 ;
; dev_password4        ; d0070c637d8467d216785497e7c00f870f7a1a12185e102e5e895c693de70841606151b3db1ec4beb549a81607aeb80c6aac4c0e617119e094b18f66bb013f75b5e9f6b6da0a06af0c5774b8e9a5552b222a8cdae99122336132242223560004345534303011453104200042734042410004303255662254422556335102224555754551622233223262336032242112010010100111043410100010152020105165551101051554075444             ;
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                             ;
+------------------------------------------------------------------------------------+-------+-------+----------+-----------+---------------------+
; Clock                                                                              ; Setup ; Hold  ; Recovery ; Removal   ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------+-------+-------+----------+-----------+---------------------+
; Worst-case Slack                                                                   ; 0.233 ; 0.045 ; -86.604  ; -95.145   ; 0.000               ;
;  internal_clk                                                                      ; N/A   ; N/A   ; N/A      ; N/A       ; 2.415               ;
;  u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 5.963 ; 0.119 ; N/A      ; N/A       ; 0.000               ;
;  u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 0.233 ; 0.060 ; -86.604  ; 0.192     ; 0.666               ;
;  u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_reg                                ; N/A   ; N/A   ; N/A      ; N/A       ; 1.029               ;
;  u0|iopll0|iopll_0_m_cnt_clk                                                       ; N/A   ; N/A   ; N/A      ; N/A       ; 1399.644            ;
;  u0|iopll0|iopll_0_n_cnt_clk                                                       ; N/A   ; N/A   ; N/A      ; N/A       ; 19.925              ;
;  u0|iopll0|iopll_0_outclk0                                                         ; N/A   ; N/A   ; N/A      ; N/A       ; 1.329               ;
;  u0|iopll0|iopll_0_outclk1                                                         ; 0.238 ; 0.114 ; 0.083    ; -95.145   ; 0.812               ;
;  u0|iopll0|iopll_0_refclk                                                          ; N/A   ; N/A   ; N/A      ; N/A       ; 19.809              ;
;  u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; N/A   ; N/A   ; N/A      ; N/A       ; 18.963              ;
;  u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2.488 ; 0.045 ; 3.621    ; 0.289     ; 2.357               ;
; Design-wide TNS                                                                    ; 0.0   ; 0.0   ; -519.518 ; -1039.218 ; 0.0                 ;
;  internal_clk                                                                      ; N/A   ; N/A   ; N/A      ; N/A       ; 0.000               ;
;  u0|dut|intel_pcie_gts_0_avmm_clock0                                               ; 0.000 ; 0.000 ; N/A      ; N/A       ; 0.000               ;
;  u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk                                    ; 0.000 ; 0.000 ; -519.518 ; 0.000     ; 0.000               ;
;  u0|dut|intel_pcie_gts_0|coreclkout_hip_pld_clk_reg                                ; N/A   ; N/A   ; N/A      ; N/A       ; 0.000               ;
;  u0|iopll0|iopll_0_m_cnt_clk                                                       ; N/A   ; N/A   ; N/A      ; N/A       ; 0.000               ;
;  u0|iopll0|iopll_0_n_cnt_clk                                                       ; N/A   ; N/A   ; N/A      ; N/A       ; 0.000               ;
;  u0|iopll0|iopll_0_outclk0                                                         ; N/A   ; N/A   ; N/A      ; N/A       ; 0.000               ;
;  u0|iopll0|iopll_0_outclk1                                                         ; 0.000 ; 0.000 ; 0.000    ; -1039.218 ; 0.000               ;
;  u0|iopll0|iopll_0_refclk                                                          ; N/A   ; N/A   ; N/A      ; N/A       ; 0.000               ;
;  u0|iopll0|iopll_0|tennm_ph2_iopll|ref_clk0                                        ; N/A   ; N/A   ; N/A      ; N/A       ; 0.000               ;
;  u0|pio0|intel_pcie_pio_gts_0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000 ; 0.000 ; 0.000    ; 0.000     ; 0.000               ;
+------------------------------------------------------------------------------------+-------+-------+----------+-----------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 4 of 87 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 30         ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 11         ; 0      ; sdc                                            ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 1          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	30
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                                                                           ; Location                                          ; Reason                                                                                                ; Waived ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; set_max_delay -from [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                        ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                  ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                            ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                           ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                               ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                              ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                        ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                       ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                               ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                              ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                        ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                       ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                       ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*}]                                                                                                                                                                                                                                                                                            ; dcfifo_05ci1.tdf:0                                ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*rdptr_g*}] -to [get_clocks {*ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*}]                                                                                                                                                                                                                                                                                                  ; dcfifo_2thv.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*}]                                                                                                                                                                                                                                                                                            ; dcfifo_2thv.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*rdptr_g*}] -to [get_clocks {*ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*}]                                                                                                                                                                                                                                                                                                  ; dcfifo_9hih.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*}]                                                                                                                                                                                                                                                                                            ; dcfifo_9hih.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*}]                                                                                                                                                                                                                                                                                            ; dcfifo_eprn1.tdf:0                                ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*rdptr_g*}] -to [get_clocks {*ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*}]                                                                                                                                                                                                                                                                                                  ; dcfifo_qq8v.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]}] -to [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*}]                                                                                ; sm_pciess.sdc:462 (from IP)                       ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]}] -to [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*]}]                                                                         ; sm_pciess.sdc:463 (from IP)                       ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_max_delay -from [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                    ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_skew -skew_value_multiplier 0.800 -get_skew_value_from_clock_period src_clock_period -from [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]}] -to [get_keepers -no_duplicates {u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*}]  ; sm_pciess.sdc:464 (from IP)                       ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_min_delay -from [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|dut|intel_pcie_gts_0|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                   ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                   ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                  ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                            ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                           ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}] -to [get_keepers {u0|pio0|intel_pcie_pio_gts_0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                   ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	11
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------+
; Empty Collection Filter                                                                                                  ; SDC Command                                                                                                                                 ; Location                    ; Waived ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------+
; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*] ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*] ; sm_pciess.sdc:462 (from IP) ;        ;
; *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*                                                                                ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*                                                                ; dcfifo_qq8v.tdf:0           ;        ;
; *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*                                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*                                                          ; dcfifo_05ci1.tdf:0          ;        ;
; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*            ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*            ; sm_pciess.sdc:462 (from IP) ;        ;
; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]     ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]     ; sm_pciess.sdc:463 (from IP) ;        ;
; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*] ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*] ; sm_pciess.sdc:463 (from IP) ;        ;
; *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*                                                                                ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*                                                                ; dcfifo_2thv.tdf:0           ;        ;
; *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*                                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*                                                          ; dcfifo_2thv.tdf:0           ;        ;
; *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*                                                                                ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*                                                                ; dcfifo_9hih.tdf:0           ;        ;
; *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*                                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*                                                          ; dcfifo_9hih.tdf:0           ;        ;
; *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*                                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*                                                          ; dcfifo_eprn1.tdf:0          ;        ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                          ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; Assignment                                                              ; Reason                                                 ; Location                                        ; Waived ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; [get_nodes { auto_fab*|*|*sdm_gpo_out_user_reset~internal_ctrl_clock }] ; Target contains node other than top level input ports. ; altera_s10_user_rst_clkgate_fm.sdc:28 (from IP) ;        ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------+--------+
; From                                                                                                 ; To                                                                        ; From/To Clock             ; Waived ;
+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------+--------+
; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; u0|iopll0|iopll_0_outclk1 ;        ;
+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


