{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667012203269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667012203269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 10:56:43 2022 " "Processing started: Sat Oct 29 10:56:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667012203269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667012203269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Number_Selector -c Number_Selector --generate_functional_sim_netlist " "Command: quartus_map Number_Selector -c Number_Selector --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667012203269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1667012203515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/number_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_3/task_1/rtl/number_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_Selector " "Found entity 1: Number_Selector" {  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667012203559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667012203559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Number_Selector " "Elaborating entity \"Number_Selector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667012203568 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D0 Number_Selector.v(13) " "Verilog HDL Always Construct warning at Number_Selector.v(13): variable \"D0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1667012203595 "|Number_Selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D1 Number_Selector.v(14) " "Verilog HDL Always Construct warning at Number_Selector.v(14): variable \"D1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1667012203595 "|Number_Selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D2 Number_Selector.v(15) " "Verilog HDL Always Construct warning at Number_Selector.v(15): variable \"D2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1667012203595 "|Number_Selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D3 Number_Selector.v(16) " "Verilog HDL Always Construct warning at Number_Selector.v(16): variable \"D3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1667012203595 "|Number_Selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D0 Number_Selector.v(17) " "Verilog HDL Always Construct warning at Number_Selector.v(17): variable \"D0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1667012203595 "|Number_Selector"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "../rtl/Number_Selector.v" "Mux0" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667012203611 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1667012203611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667012203653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667012203653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667012203653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667012203653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667012203653 ""}  } { { "../rtl/Number_Selector.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/rtl/Number_Selector.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1667012203653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "H:/code/digital-electronic-technology/lab/experiment_3/task_1/par/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667012203728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667012203728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667012203749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 10:56:43 2022 " "Processing ended: Sat Oct 29 10:56:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667012203749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667012203749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667012203749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667012203749 ""}
