Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Sep 17 19:58:50 2018
| Host         : DESKTOP-SNEJQ58 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file runLed_control_sets_placed.rpt
| Design       : runLed
| Device       : xczu9eg
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             170 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+-----------------------+------------------+----------------+
| Clock Signal | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------+---------------+-----------------------+------------------+----------------+
|  clk125_BUFG |               | clear                 |                4 |             56 |
|  clk74_BUFG  |               | counter74[0]_i_1_n_0  |                4 |             56 |
|  clk300_BUFG |               | counter300[0]_i_1_n_0 |                4 |             58 |
+--------------+---------------+-----------------------+------------------+----------------+


