# vsim -onfinish stop -coverage -sv_seed 81 "+UVM_TESTNAME=i2c_master_ss_cnt_test" -l regr_ucdb_2023Jan11-23_35/run_i2c_master_ss_cnt_test_81.log work.rkv_i2c_tb 
# Start time: 23:40:00 on Jan 11,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.rkv_i2c_if(fast)
# Loading work.lvc_i2c_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.lvc_i2c_pkg(fast)
# Loading work.lvc_apb_pkg(fast)
# Loading work.rkv_i2c_pkg(fast)
# Loading work.rkv_i2c_tb(fast)
# Loading work.rkv_DW_apb_i2c(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.lvc_apb_if(fast)
# ** Warning: (vsim-3838) Variable '/rkv_i2c_tb/apb_if/prdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv Line: 27
# ** Warning: (vsim-3838) Variable '/rkv_i2c_tb/apb_if/pready' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv Line: 28
# ** Warning: (vsim-3838) Variable '/rkv_i2c_tb/apb_if/pslverr' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv Line: 29
# Loading /opt/mentor/questasim10.7/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable0_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable1_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ack_general_call_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_master_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_hs_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_fs_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ss_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_mst_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_tx_empty_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_slv_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_rstrt_en_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_slave_en_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_p_det_ifaddr_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_sda_hold_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_source_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_done_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_ic_rd_req_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_p_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_s_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# UVM_INFO @ 0: reporter [RNTST] Running test i2c_master_ss_cnt_test...
# UVM_INFO ../env/rkv_i2c_env.sv(56) @ 0: uvm_test_top.env [build_phase] Unable to get ral_block_rkv_i2c from uvm_config_db and create a RGM locally
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(82) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(127) @ 0: uvm_test_top.env.i2c_mst [build_phase] creating passive agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(142) @ 0: uvm_test_top.env.i2c_mst [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(147) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(144) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(157) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(83) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(132) @ 0: uvm_test_top.env.i2c_slv [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(135) @ 0: uvm_test_top.env.i2c_slv [build_phase] creating active agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(150) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(191) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(214) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(143) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(156) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv(65) @ 0: uvm_test_top.env.i2c_slv.sequencer [build_phase] cfg get ok
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(152) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(156) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(155) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(159) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../tests/user_tests/i2c_master_ss_cnt_test.sv(16) @ 0: uvm_test_top [SEQ] sequence starting
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(186) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 0: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @1305        
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b1          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(196) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(238) @ 0: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(317) @ 0: uvm_test_top.env.i2c_slv.driver [run_phase] lvc_i2c_slave_driver::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(183) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(170) @ 0: uvm_test_top.env.i2c_mst [reconfigure_via_task] configuration at uvm_test_top.env.i2c_mst:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @515         
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b0          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(193) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(194) @ 0: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Starting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(115) @ 0: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] reset_listener ...
# UVM_INFO ../seq_lib/user_virt_seqs/i2c_master_ss_scl_cnt_seq.sv(11) @ 0: uvm_test_top.env.sqr@@seq [i2c_master_ss_scl_cnt_seq] =====================STARTED=====================
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(203) @ 105000: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(247) @ 105000: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Finishing...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 150011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 154000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_FS_SPKLEN: value='h5
# UVM_INFO @ 154000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_FS_SPKLEN=5
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 162011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 166000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_FS_SPKLEN: value='h0 : updated value = 'h0
# UVM_INFO @ 166000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_FS_SPKLEN=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 174011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 178000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_FS_SPKLEN: value='h1
# UVM_INFO @ 178000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_FS_SPKLEN=1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_config_seq.sv(24) @ 178000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_cfg_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 186011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 190000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_CON: value='h6b : updated value = 'h6b
# UVM_INFO @ 190000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_CON=0x6b
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 198011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 202000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_TAR: value='h333 : updated value = 'h333
# UVM_INFO @ 202000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_TAR=0x333
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 210011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 214000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 214000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_config_seq.sv(48) @ 214000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_cfg_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 214000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 222000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 222011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 226000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 226000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 234011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 238000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='hf0 : updated value = 'hf0
# UVM_INFO @ 238000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0xf0
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 238000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 238000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @1852                                          
#   cmd                          command_enum               8     I2C_READ                                       
#   addr                         integral                   10    'h330                                          
#   data                         da(integral)               426   -                                              
#     [0]                        integral                   8     'hfc                                           
#     [1]                        integral                   8     'h74                                           
#     [2]                        integral                   8     'h82                                           
#     [3]                        integral                   8     'h6                                            
#     [4]                        integral                   8     'ha4                                           
#     ...                        ...                        ...   ...                                            
#     [421]                      integral                   8     'hbb                                           
#     [422]                      integral                   8     'hd                                            
#     [423]                      integral                   8     'h47                                           
#     [424]                      integral                   8     'hd3                                           
#     [425]                      integral                   8     'h1                                            
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    238000                                         
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 9090000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 176185000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_READ
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @1868    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'hf0     
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @1872    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'hf0     
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 176185000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_wait_empty_seq.sv(14) @ 176185000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_usr_wat_ept_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 176185000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 176185000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 176185000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 176190011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 176194000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 176194000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 176194000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_wait_empty_seq.sv(23) @ 176194000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_usr_wat_ept_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 176194000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 176194000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 176194000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 176202011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 176206000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 176206000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 176206000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 176206000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 176206000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 176206000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 176214011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 176218000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 176218000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_SS_SCL_HCNT: value='h1f4 : updated value = 'h1f4
# UVM_INFO @ 176218000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_SS_SCL_HCNT=0x1f4
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 176218000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 176218000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 176218000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 176226011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 176230000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 176230000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_SS_SCL_LCNT: value='h1f4 : updated value = 'h1f4
# UVM_INFO @ 176230000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_SS_SCL_LCNT=0x1f4
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 176230000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 176230000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 176230000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 176238011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 176242000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 176242000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 176242000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 176242000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 176242000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 176242000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 176242000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 176250011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 176254000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 176254000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 176254000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 176254000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 176254000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 176254000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 176262011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 176266000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 176266000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='haa : updated value = 'haa
# UVM_INFO @ 176266000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0xaa
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 176266000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 176266000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2060                                          
#   cmd                          command_enum               8     I2C_DEVICE_ID                                  
#   addr                         integral                   10    'h333                                          
#   data                         da(integral)               455   -                                              
#     [0]                        integral                   8     'hbe                                           
#     [1]                        integral                   8     'h18                                           
#     [2]                        integral                   8     'hb7                                           
#     [3]                        integral                   8     'hb5                                           
#     [4]                        integral                   8     'h14                                           
#     ...                        ...                        ...   ...                                            
#     [450]                      integral                   8     'h8a                                           
#     [451]                      integral                   8     'h4d                                           
#     [452]                      integral                   8     'hd9                                           
#     [453]                      integral                   8     'hde                                           
#     [454]                      integral                   8     'ha2                                           
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    176266000                                      
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 186418000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 378215000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_DEVICE_ID
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 378215000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2076    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'haa     
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2080    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'haa     
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_wait_empty_seq.sv(14) @ 378215000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_usr_wat_ept_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 378215000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 378215000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 378215000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 378222011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 378226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 378226000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 378226000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_wait_empty_seq.sv(23) @ 378226000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_usr_wat_ept_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 388226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 388226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 388226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 388230011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 388234000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 388234000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 388234000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 388234000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 388234000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 388234000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 388242011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 388246000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 388246000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_SS_SCL_HCNT: value='h3e8 : updated value = 'h3e8
# UVM_INFO @ 388246000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_SS_SCL_HCNT=0x3e8
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 388246000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 388246000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 388246000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 388254011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 388258000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 388258000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_SS_SCL_LCNT: value='h3e8 : updated value = 'h3e8
# UVM_INFO @ 388258000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_SS_SCL_LCNT=0x3e8
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 388258000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 388258000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 388258000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 388266011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 388270000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 388270000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 388270000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 388270000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 388270000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 388270000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 388270000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 388278011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 388282000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 388282000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 388282000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 388282000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 388282000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 388282000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 388290011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 388294000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 388294000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='hcc : updated value = 'hcc
# UVM_INFO @ 388294000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0xcc
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 388294000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 388294000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2267                                          
#   cmd                          command_enum               8     I2C_DEVICE_ID                                  
#   addr                         integral                   10    'h330                                          
#   data                         da(integral)               741   -                                              
#     [0]                        integral                   8     'hed                                           
#     [1]                        integral                   8     'h51                                           
#     [2]                        integral                   8     'hdd                                           
#     [3]                        integral                   8     'hb6                                           
#     [4]                        integral                   8     'h85                                           
#     ...                        ...                        ...   ...                                            
#     [736]                      integral                   8     'hda                                           
#     [737]                      integral                   8     'h7                                            
#     [738]                      integral                   8     'hce                                           
#     [739]                      integral                   8     'h53                                           
#     [740]                      integral                   8     'h6a                                           
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    388294000                                      
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 408450000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 790245000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_DEVICE_ID
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 790245000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2283    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'hcc     
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2287    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'hcc     
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(14) @ 790245000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 790245000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 790245000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 790245000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 790250011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 790254000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 790254000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 790254000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(23) @ 790254000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Exiting...
# UVM_INFO ../seq_lib/user_virt_seqs/i2c_master_ss_scl_cnt_seq.sv(70) @ 790254000: uvm_test_top.env.sqr@@seq [i2c_master_ss_scl_cnt_seq] =====================FINIkSHED=====================
# UVM_INFO ../tests/user_tests/i2c_master_ss_cnt_test.sv(20) @ 790254000: uvm_test_top [SEQ] sequence finished
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 790254000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(193) @ 790254000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] 
#  ------------------------------------------------ 
# |   ScoreBoard(Disabled) Report                  |
#  ------------------------------------------------ 
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(205) @ 790254000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] 
#  DISABLED REASON::
#  Scoreboard is auto-diabled due to [abort/exceptional interrupt asserted].
# 
# --- UVM Report Summary ---
# 
# Quit count :     0 of    10
# ** Report counts by severity
# UVM_INFO :  231
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [REG_PREDICT]    23
# [RNTST]     1
# [RegModel]    23
# [SEQ]     2
# [TEST_DONE]     1
# [body]    20
# [build_phase]    16
# [connect_phase]     4
# [consume_from_seq_item_port]     3
# [i2c_master_ss_scl_cnt_seq]     2
# [lvc_apb_master_driver]   116
# [reconfigure_via_task]     2
# [rkv_i2c_master_scoreboard]     6
# [run_phase]     9
# ** Note: $finish    : /opt/mentor/questasim10.7/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 790254 ns  Iteration: 66  Instance: /rkv_i2c_tb
# Break in Task uvm_pkg/uvm_root::run_test at /opt/mentor/questasim10.7/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /opt/mentor/questasim10.7/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 23:40:13 on Jan 11,2023, Elapsed time: 0:00:13
# Errors: 0, Warnings: 4
# Simulating i2c_master_fs_cnt_test
# 75 +UVM_TESTNAME=i2c_master_fs_cnt_test -l regr_ucdb_2023Jan11-23_35/run_i2c_master_fs_cnt_test_75.log
