$date
	Sun Oct 23 00:19:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#703188
b1000 !
1"
#703190
b1000 &
b1000 %
1$
#703191
0"
#703194
b100 &
b100 %
#703198
b10 &
b10 %
#703202
b1 &
b1 %
1#
#703206
b0 &
0#
b0 %
0$
#1697091
b10001 !
1"
#1697094
b10001 &
b10001 %
1$
#1697095
0"
#1697098
b110100 &
b110100 %
#1697102
b11010 &
b11010 %
#1697106
b1101 &
b1101 %
#1697110
b101000 &
b101000 %
#1697114
b10100 &
b10100 %
#1697118
b1010 &
b1010 %
#1697122
b101 &
b101 %
#1697126
b10000 &
b10000 %
#1697130
b1000 &
b1000 %
#1697134
b100 &
b100 %
#1697138
b10 &
b10 %
#1697142
b1 &
1#
b1 %
#1697146
b0 &
b0 %
0#
0$
#2736554
b10011 &
b10011 %
1$
b10011 !
1"
#2736555
0"
#2736558
b111010 &
b111010 %
#2736562
b11101 &
b11101 %
#2736566
b1011000 &
b1011000 %
#2736570
b101100 &
b101100 %
#2736574
b10110 &
b10110 %
#2736578
b1011 &
b1011 %
#2736582
b100010 &
b100010 %
#2736586
b10001 &
b10001 %
#2736590
b110100 &
b110100 %
#2736594
b11010 &
b11010 %
#2736598
b1101 &
b1101 %
#2736602
b101000 &
b101000 %
#2736606
b10100 &
b10100 %
#2736610
b1010 &
b1010 %
#2736614
b101 &
b101 %
#2736618
b10000 &
b10000 %
#2736622
b1000 &
b1000 %
#2736626
b100 &
b100 %
#2736630
b10 &
b10 %
#2736634
b1 &
b1 %
1#
#2736638
b0 &
0#
b0 %
0$
#4500012
