$date
	Wed Nov 16 21:01:34 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testsignextend $end
$var wire 32 ! seOut [31:0] $end
$var reg 16 " seIn [15:0] $end
$scope module dut $end
$var wire 16 # seIn [15:0] $end
$var wire 32 $ seOut [31:0] $end
$scope begin gen1[16] $end
$upscope $end
$scope begin gen1[17] $end
$upscope $end
$scope begin gen1[18] $end
$upscope $end
$scope begin gen1[19] $end
$upscope $end
$scope begin gen1[20] $end
$upscope $end
$scope begin gen1[21] $end
$upscope $end
$scope begin gen1[22] $end
$upscope $end
$scope begin gen1[23] $end
$upscope $end
$scope begin gen1[24] $end
$upscope $end
$scope begin gen1[25] $end
$upscope $end
$scope begin gen1[26] $end
$upscope $end
$scope begin gen1[27] $end
$upscope $end
$scope begin gen1[28] $end
$upscope $end
$scope begin gen1[29] $end
$upscope $end
$scope begin gen1[30] $end
$upscope $end
$scope begin gen1[31] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 $
b1111111111111111 #
b1111111111111111 "
b11111111111111111111111111111111 !
$end
#1000000
