<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e187"><registerName>PLLCTRL1</registerName><registerNameMore><registerNameFull>PLLCTRL1</registerNameFull></registerNameMore><registerBody><registerDescription>PLL control register</registerDescription><registerProperties><registerPropset><addressOffset>0x4</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x7E</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e198"><bitFieldName>PLL_POWERDOWN_N</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Power down PLL (PLLEN) and reset SSMOD logic.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e213"><bitFieldName>PLL_BYPASS_N</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Enable BYPASSPRE[4:0] and BYPASSPOST[4:0].</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e228"><bitFieldName>OUT_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>POSTDIVEN[4:0] - Post divider enable</p><p> *	One-hot bus to enable each of the five post dividers</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>5</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>11111</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e246"><bitFieldName>IREF_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>IREFEN -Enables PLL to toggle at a low rate near the low end of its operating VCO range in the absence of a reference clock input.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e261"><bitFieldName>IREF_TOGGLE</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Enables IREFEN even when PLL is powered down.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>25</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>