<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver spips v2_0: xspips_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xspips_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a689feb8f7fc27446d1fd9ae13eaa1bec">XSPIPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ad7b9b7214de9eb2a51eb559b837de31e">XSpiPs_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a4653011b7ebe73cb7762821e58d54f4a">XSpiPs_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a3c4c628392bc69b6295b28d8736d3c14">XSpiPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XSpiPs_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a16d6923c47520aea34852e4c439bc02a">XSpiPs_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XSpiPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets from the base address of an SPI device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ab5bbcb1636123949d0fb41c76d7f77bd">XSPIPS_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a29c45b21694c49560b05b5773a976ff5">XSPIPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#afe78a9665edf16e3114ff9c54f4b2adf">XSPIPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a7c019fcf06dccd6efc0026238755e9bb">XSPIPS_IDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a809c89538cb8210bb76e00641226e3ae">XSPIPS_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a96a2524f86a513015b982462f7a6ffcb">XSPIPS_ER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#af8f2af4e1987e431a3a4510641c475e7">XSPIPS_DR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a3720b391032e33eb4cdb6b114943abbd">XSPIPS_TXD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a63d53a4c31627791748d8b77d3c24cac">XSPIPS_RXD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a4498f0a85ffc367f14d705f37a2dcc11">XSPIPS_SICR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a82b0c7855556fbb3d13b1d0fc3f7ae24">XSPIPS_TXWR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a708b416f4994dca83b3d50a464552286">XSPIPS_RXWR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp42eef866d38a3c762989fad899b9673c"></a> This register contains various control bits that affects the operation of an SPI device. Read/Write. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a8a86973f92b39e1091cdc8a1ab80dc51">XSPIPS_CR_MODF_GEN_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ab767a5fe469912c633373f607a106f7e">XSPIPS_CR_MANSTRT_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#aff958edcef4502a9c897bd5886fc63cb">XSPIPS_CR_MANSTRTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a639a4d2ccc6f03518062a17c45d9ba0c">XSPIPS_CR_SSFORCE_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a0a2016ac5799028970f07ff16749e135">XSPIPS_CR_SSCTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00003C00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#aca12200356700e8fcd67716aea4aa283">XSPIPS_CR_SSCTRL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#af018d47444763ba551c4bded4dcbdda5">XSPIPS_CR_SSCTRL_MAXIMUM</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a78439588630680bd62e34be7a0674ce3">XSPIPS_CR_SSDECEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ad2920edca049dac6e9cf45496fa5ea5a">XSPIPS_CR_PRESC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a89ff9aa9c710a64a2ea00031fa3e38e5">XSPIPS_CR_PRESC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a5c36cba75a4a522d258ad5cd668d39da">XSPIPS_CR_PRESC_MAXIMUM</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a4a6535d62a7cad8209d615146f5f050c">XSPIPS_CR_CPHA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ad085464580e29731d0eafc1b6eb4bdb0">XSPIPS_CR_CPOL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a134064afeaf8e1a72b0f927d6686794f">XSPIPS_CR_MSTREN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#aec8a40193324debd139e5f47fbb2c943">XSPIPS_CR_RESET_STATE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Interrupt Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpba8d562e10338da945397892f32cc117"></a> <b>SPI Status Register</b></p>
<p>This register holds the interrupt status flags for an SPI device. Some of the flags are level triggered, which means that they are set as long as the interrupt condition exists. Other flags are edge triggered, which means they are set once the interrupt condition occurs and remain set until they are cleared by software. The interrupts are cleared by writing a '1' to the interrupt bit position in the Status Register. Read/Write.</p>
<p><b>SPI Interrupt Enable Register</b></p>
<p>This register is used to enable chosen interrupts for an SPI device. Writing a '1' to a bit in this register sets the corresponding bit in the SPI Interrupt Mask register. Write only.</p>
<p><b>SPI Interrupt Disable Register </b></p>
<p>This register is used to disable chosen interrupts for an SPI device. Writing a '1' to a bit in this register clears the corresponding bit in the SPI Interrupt Mask register. Write only.</p>
<p><b>SPI Interrupt Mask Register</b></p>
<p>This register shows the enabled/disabled interrupts of an SPI device. Read only.</p>
<p>All four registers have the same bit definitions. They are only defined once for each of the Interrupt Enable Register, Interrupt Disable Register, Interrupt Mask Register, and Channel Interrupt Status Register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a7e7034f3e256ec752fe7cdef9b090ff6">XSPIPS_IXR_TXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a9fc7edf6f528d10a32f847f7cb6177cd">XSPIPS_IXR_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a72359f1b9dc7e5c5f0c5fdb3f6d62fc4">XSPIPS_IXR_RXNEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a8553285ef54073a9aa160bbd2035ce2e">XSPIPS_IXR_TXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ad8525498172f10882b4a7cf59c660577">XSPIPS_IXR_TXOW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a1f3e107983ccd2aa609a61691a4acbd5">XSPIPS_IXR_MODF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a04768ee339e209d5134491b7dc5291f7">XSPIPS_IXR_RXOVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a8ecb6f78f0e0f71ac85462071015353d">XSPIPS_IXR_DFLT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000027</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#aefc16123501616910c471781dc5a6763">XSPIPS_IXR_WR_TO_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000043</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ad01d887bc3e3b00c6a25ed26b3f71c4a">XSPIPS_ISR_RESET_STATE</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a58051be9e1582d618f4c75be29a32734">XSPIPS_IXR_DISABLE_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000043</td></tr>
<tr><td colspan="2"><div class="groupHeader">Enable Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrped256a7a7f92690922eecc0aad63d781"></a> This register is used to enable or disable an SPI device. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#aa31de4b8fd2bc4cd055be77a535f9048">XSPIPS_ER_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Delay Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2e73f5e5464e2caffd6e957e7797ad4c"></a> This register is used to program timing delays in slave mode. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a2cfead0ca3e714dae4cd98538575e723">XSPIPS_DR_NSS_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a2d56d5e1023b1e2f11b67d0cfc4dac3e">XSPIPS_DR_NSS_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ad21ad068d7d43fe94abb40c5d40a1bd0">XSPIPS_DR_BTWN_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a8ff0e7a46a2566b4558a3a5f39819591">XSPIPS_DR_BTWN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a4a6fad4316227a5337c49e2af28ee8ef">XSPIPS_DR_AFTER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a56b1f2b236db35a9be0c75eb8bedb289">XSPIPS_DR_AFTER_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a1c61ee31777ca9fc61bb50dd86d45598">XSPIPS_DR_INIT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Slave Idle Count Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpfb62cfaa9fc8e850bb8ffecbdcc8b66f"></a> This register defines the number of pclk cycles the slave waits for a the SPI clock to become stable in quiescent state before it can detect the start of the next transfer in CPHA = 1 mode. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ae6d909341b39d857ea6e955e076e9024">XSPIPS_SICR_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transmit FIFO Watermark Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp3442f0757d01b79b400c277552c2eb21"></a> This register defines the watermark setting for the Transmit FIFO. The transmit FIFO is 128 bytes deep, so the register is 7 bits. Valid values are 1 to 128. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ac3beb6059f26dbf07ad7f2e8f1b8449c">XSPIPS_TXWR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a7a9a7acd83ec76540bc267398ee3bb20">XSPIPS_TXWR_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Receive FIFO Watermark Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpbdc56a712d6c43453dd11775044667c1"></a> This register defines the watermark setting for the Receive FIFO. The receive FIFO is 128 bytes deep, so the register is 7 bits. Valid values are 1 to 128. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#a8e6d59478b0789f6ea58abbc85fc1947">XSPIPS_RXWR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ab806ad4fc5536152742b74aa67f91cc7">XSPIPS_RXWR_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFO Depth</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp653da5e3f8bcd70ea672a1e1c48a6905"></a> This macro provides the depth of transmit FIFO and receive FIFO. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ad82a11ae1f014d578834f1522a8a94ca">XSPIPS_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;128</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspips__hw_8h.html#ab466a4718bbee60293dc226ca043d5b5">XSpiPs_ResetHw</a> (u32 BaseAddress)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains the identifiers and basic driver functions (or macros) that can be used to access the device. Other driver functions are defined in <a class="el" href="xspips_8h.html">xspips.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who    Date     Changes
 ----- ------ -------- -----------------------------------------------
 1.00   drg/jz 01/25/10 First release
 1.02a  sg     05/31/12 Updated XSPIPS_FIFO_DEPTH to 128 from 32 to match HW
			 for CR 658289
 1.04a	 sg     01/30/13 Created XSPIPS_CR_MODF_GEN_EN_MASK macro and added it
			 to XSPIPS_CR_RESET_STATE. Created
			 XSPIPS_IXR_WR_TO_CLR_MASK for interrupts which need
			 write-to-clear. Added shift and mask macros for d_nss
			 parameter. Added Rx Watermark mask.
 1.06a hk      08/22/13 Added prototypes of reset API and related constant
                        definitions.</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a4a6535d62a7cad8209d615146f5f050c"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_CPHA_MASK" ref="a4a6535d62a7cad8209d615146f5f050c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_CPHA_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Phase Configuration </p>

</div>
</div>
<a class="anchor" id="ad085464580e29731d0eafc1b6eb4bdb0"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_CPOL_MASK" ref="ad085464580e29731d0eafc1b6eb4bdb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_CPOL_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Polarity Configuration </p>

</div>
</div>
<a class="anchor" id="ab767a5fe469912c633373f607a106f7e"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_MANSTRT_MASK" ref="ab767a5fe469912c633373f607a106f7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_MANSTRT_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Manual Transmission Start </p>

</div>
</div>
<a class="anchor" id="aff958edcef4502a9c897bd5886fc63cb"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_MANSTRTEN_MASK" ref="aff958edcef4502a9c897bd5886fc63cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_MANSTRTEN_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Manual Transmission Start Enable </p>

</div>
</div>
<a class="anchor" id="a8a86973f92b39e1091cdc8a1ab80dc51"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_MODF_GEN_EN_MASK" ref="a8a86973f92b39e1091cdc8a1ab80dc51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_MODF_GEN_EN_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Modefail Generation Enable </p>

</div>
</div>
<a class="anchor" id="a134064afeaf8e1a72b0f927d6686794f"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_MSTREN_MASK" ref="a134064afeaf8e1a72b0f927d6686794f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_MSTREN_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Mode Enable </p>

</div>
</div>
<a class="anchor" id="ab5bbcb1636123949d0fb41c76d7f77bd"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_OFFSET" ref="ab5bbcb1636123949d0fb41c76d7f77bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration </p>

</div>
</div>
<a class="anchor" id="ad2920edca049dac6e9cf45496fa5ea5a"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_PRESC_MASK" ref="ad2920edca049dac6e9cf45496fa5ea5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_PRESC_MASK&nbsp;&nbsp;&nbsp;0x00000038</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescaler Setting </p>

</div>
</div>
<a class="anchor" id="a5c36cba75a4a522d258ad5cd668d39da"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_PRESC_MAXIMUM" ref="a5c36cba75a4a522d258ad5cd668d39da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_PRESC_MAXIMUM&nbsp;&nbsp;&nbsp;0x07</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescaler maximum value </p>

</div>
</div>
<a class="anchor" id="a89ff9aa9c710a64a2ea00031fa3e38e5"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_PRESC_SHIFT" ref="a89ff9aa9c710a64a2ea00031fa3e38e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_PRESC_SHIFT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescaler shift </p>

</div>
</div>
<a class="anchor" id="aec8a40193324debd139e5f47fbb2c943"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_RESET_STATE" ref="aec8a40193324debd139e5f47fbb2c943" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_RESET_STATE&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode Fail Generation Enable </p>

</div>
</div>
<a class="anchor" id="a0a2016ac5799028970f07ff16749e135"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_SSCTRL_MASK" ref="a0a2016ac5799028970f07ff16749e135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_SSCTRL_MASK&nbsp;&nbsp;&nbsp;0x00003C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Select Decode </p>

</div>
</div>
<a class="anchor" id="af018d47444763ba551c4bded4dcbdda5"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_SSCTRL_MAXIMUM" ref="af018d47444763ba551c4bded4dcbdda5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_SSCTRL_MAXIMUM&nbsp;&nbsp;&nbsp;0xF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Select maximum value </p>

</div>
</div>
<a class="anchor" id="aca12200356700e8fcd67716aea4aa283"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_SSCTRL_SHIFT" ref="aca12200356700e8fcd67716aea4aa283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_SSCTRL_SHIFT&nbsp;&nbsp;&nbsp;10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Select Decode shift </p>

</div>
</div>
<a class="anchor" id="a78439588630680bd62e34be7a0674ce3"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_SSDECEN_MASK" ref="a78439588630680bd62e34be7a0674ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_SSDECEN_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Select Decode Enable </p>

</div>
</div>
<a class="anchor" id="a639a4d2ccc6f03518062a17c45d9ba0c"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_CR_SSFORCE_MASK" ref="a639a4d2ccc6f03518062a17c45d9ba0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_CR_SSFORCE_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force Slave Select </p>

</div>
</div>
<a class="anchor" id="a4a6fad4316227a5337c49e2af28ee8ef"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_AFTER_MASK" ref="a4a6fad4316227a5337c49e2af28ee8ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_AFTER_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay After Transfers mask </p>

</div>
</div>
<a class="anchor" id="a56b1f2b236db35a9be0c75eb8bedb289"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_AFTER_SHIFT" ref="a56b1f2b236db35a9be0c75eb8bedb289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_AFTER_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay After Transfers shift </p>

</div>
</div>
<a class="anchor" id="ad21ad068d7d43fe94abb40c5d40a1bd0"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_BTWN_MASK" ref="ad21ad068d7d43fe94abb40c5d40a1bd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_BTWN_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay Between Transfers mask </p>

</div>
</div>
<a class="anchor" id="a8ff0e7a46a2566b4558a3a5f39819591"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_BTWN_SHIFT" ref="a8ff0e7a46a2566b4558a3a5f39819591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_BTWN_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay Between Transfers shift </p>

</div>
</div>
<a class="anchor" id="a1c61ee31777ca9fc61bb50dd86d45598"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_INIT_MASK" ref="a1c61ee31777ca9fc61bb50dd86d45598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_INIT_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay Initially mask </p>

</div>
</div>
<a class="anchor" id="a2cfead0ca3e714dae4cd98538575e723"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_NSS_MASK" ref="a2cfead0ca3e714dae4cd98538575e723" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_NSS_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay for slave select de-assertion between word transfers mask </p>

</div>
</div>
<a class="anchor" id="a2d56d5e1023b1e2f11b67d0cfc4dac3e"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_NSS_SHIFT" ref="a2d56d5e1023b1e2f11b67d0cfc4dac3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_NSS_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay for slave select de-assertion between word transfers shift </p>

</div>
</div>
<a class="anchor" id="af8f2af4e1987e431a3a4510641c475e7"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_DR_OFFSET" ref="af8f2af4e1987e431a3a4510641c475e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_DR_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay Register </p>

</div>
</div>
<a class="anchor" id="aa31de4b8fd2bc4cd055be77a535f9048"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_ER_ENABLE_MASK" ref="aa31de4b8fd2bc4cd055be77a535f9048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_ER_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI Enable Bit Mask </p>

</div>
</div>
<a class="anchor" id="a96a2524f86a513015b982462f7a6ffcb"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_ER_OFFSET" ref="a96a2524f86a513015b982462f7a6ffcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_ER_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable/Disable Register </p>

</div>
</div>
<a class="anchor" id="ad82a11ae1f014d578834f1522a8a94ca"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_FIFO_DEPTH" ref="ad82a11ae1f014d578834f1522a8a94ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_FIFO_DEPTH&nbsp;&nbsp;&nbsp;128</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO depth of Tx and Rx </p>

</div>
</div>
<a class="anchor" id="a689feb8f7fc27446d1fd9ae13eaa1bec"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_HW_H" ref="a689feb8f7fc27446d1fd9ae13eaa1bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c019fcf06dccd6efc0026238755e9bb"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IDR_OFFSET" ref="a7c019fcf06dccd6efc0026238755e9bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IDR_OFFSET&nbsp;&nbsp;&nbsp;0x0c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="afe78a9665edf16e3114ff9c54f4b2adf"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IER_OFFSET" ref="afe78a9665edf16e3114ff9c54f4b2adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="a809c89538cb8210bb76e00641226e3ae"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IMR_OFFSET" ref="a809c89538cb8210bb76e00641226e3ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IMR_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enabled Mask </p>

</div>
</div>
<a class="anchor" id="ad7b9b7214de9eb2a51eb559b837de31e"></a><!-- doxytag: member="xspips_hw.h::XSpiPs_In32" ref="ad7b9b7214de9eb2a51eb559b837de31e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpiPs_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad01d887bc3e3b00c6a25ed26b3f71c4a"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_ISR_RESET_STATE" ref="ad01d887bc3e3b00c6a25ed26b3f71c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_ISR_RESET_STATE&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Default to tx/rx reg empty </p>

</div>
</div>
<a class="anchor" id="a8ecb6f78f0e0f71ac85462071015353d"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_DFLT_MASK" ref="a8ecb6f78f0e0f71ac85462071015353d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_DFLT_MASK&nbsp;&nbsp;&nbsp;0x00000027</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Default interrupts mask </p>

</div>
</div>
<a class="anchor" id="a58051be9e1582d618f4c75be29a32734"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_DISABLE_ALL_MASK" ref="a58051be9e1582d618f4c75be29a32734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_DISABLE_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000043</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable all interrupts </p>

</div>
</div>
<a class="anchor" id="a1f3e107983ccd2aa609a61691a4acbd5"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_MODF_MASK" ref="a1f3e107983ccd2aa609a61691a4acbd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_MODF_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode Fault </p>

</div>
</div>
<a class="anchor" id="a9fc7edf6f528d10a32f847f7cb6177cd"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_RXFULL_MASK" ref="a9fc7edf6f528d10a32f847f7cb6177cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_RXFULL_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Full </p>

</div>
</div>
<a class="anchor" id="a72359f1b9dc7e5c5f0c5fdb3f6d62fc4"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_RXNEMPTY_MASK" ref="a72359f1b9dc7e5c5f0c5fdb3f6d62fc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_RXNEMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Not Empty </p>

</div>
</div>
<a class="anchor" id="a04768ee339e209d5134491b7dc5291f7"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_RXOVR_MASK" ref="a04768ee339e209d5134491b7dc5291f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_RXOVR_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Overrun </p>

</div>
</div>
<a class="anchor" id="a8553285ef54073a9aa160bbd2035ce2e"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_TXFULL_MASK" ref="a8553285ef54073a9aa160bbd2035ce2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_TXFULL_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Full </p>

</div>
</div>
<a class="anchor" id="ad8525498172f10882b4a7cf59c660577"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_TXOW_MASK" ref="ad8525498172f10882b4a7cf59c660577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_TXOW_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Overwater </p>

</div>
</div>
<a class="anchor" id="a7e7034f3e256ec752fe7cdef9b090ff6"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_TXUF_MASK" ref="a7e7034f3e256ec752fe7cdef9b090ff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_TXUF_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Underflow </p>

</div>
</div>
<a class="anchor" id="aefc16123501616910c471781dc5a6763"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_IXR_WR_TO_CLR_MASK" ref="aefc16123501616910c471781dc5a6763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_IXR_WR_TO_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000043</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupts which need write to clear </p>

</div>
</div>
<a class="anchor" id="a4653011b7ebe73cb7762821e58d54f4a"></a><!-- doxytag: member="xspips_hw.h::XSpiPs_Out32" ref="a4653011b7ebe73cb7762821e58d54f4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpiPs_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c4c628392bc69b6295b28d8736d3c14"></a><!-- doxytag: member="xspips_hw.h::XSpiPs_ReadReg" ref="a3c4c628392bc69b6295b28d8736d3c14" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpiPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XSpiPs_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 XSpiPs_ReadReg(u32 BaseAddress. int RegOffset) </dd></dl>

</div>
</div>
<a class="anchor" id="a63d53a4c31627791748d8b77d3c24cac"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_RXD_OFFSET" ref="a63d53a4c31627791748d8b77d3c24cac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_RXD_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Receive Register </p>

</div>
</div>
<a class="anchor" id="a8e6d59478b0789f6ea58abbc85fc1947"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_RXWR_MASK" ref="a8e6d59478b0789f6ea58abbc85fc1947" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_RXWR_MASK&nbsp;&nbsp;&nbsp;0x0000007F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Watermark Mask </p>

</div>
</div>
<a class="anchor" id="a708b416f4994dca83b3d50a464552286"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_RXWR_OFFSET" ref="a708b416f4994dca83b3d50a464552286" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_RXWR_OFFSET&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO Watermark </p>

</div>
</div>
<a class="anchor" id="ab806ad4fc5536152742b74aa67f91cc7"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_RXWR_RESET_VALUE" ref="ab806ad4fc5536152742b74aa67f91cc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_RXWR_RESET_VALUE&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Watermark register reset value </p>

</div>
</div>
<a class="anchor" id="ae6d909341b39d857ea6e955e076e9024"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_SICR_MASK" ref="ae6d909341b39d857ea6e955e076e9024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_SICR_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Idle Count Mask </p>

</div>
</div>
<a class="anchor" id="a4498f0a85ffc367f14d705f37a2dcc11"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_SICR_OFFSET" ref="a4498f0a85ffc367f14d705f37a2dcc11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_SICR_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Idle Count </p>

</div>
</div>
<a class="anchor" id="a29c45b21694c49560b05b5773a976ff5"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_SR_OFFSET" ref="a29c45b21694c49560b05b5773a976ff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status </p>

</div>
</div>
<a class="anchor" id="a3720b391032e33eb4cdb6b114943abbd"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_TXD_OFFSET" ref="a3720b391032e33eb4cdb6b114943abbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_TXD_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Transmit Register </p>

</div>
</div>
<a class="anchor" id="ac3beb6059f26dbf07ad7f2e8f1b8449c"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_TXWR_MASK" ref="ac3beb6059f26dbf07ad7f2e8f1b8449c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_TXWR_MASK&nbsp;&nbsp;&nbsp;0x0000007F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Watermark Mask </p>

</div>
</div>
<a class="anchor" id="a82b0c7855556fbb3d13b1d0fc3f7ae24"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_TXWR_OFFSET" ref="a82b0c7855556fbb3d13b1d0fc3f7ae24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_TXWR_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO Watermark </p>

</div>
</div>
<a class="anchor" id="a7a9a7acd83ec76540bc267398ee3bb20"></a><!-- doxytag: member="xspips_hw.h::XSPIPS_TXWR_RESET_VALUE" ref="a7a9a7acd83ec76540bc267398ee3bb20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPIPS_TXWR_RESET_VALUE&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Watermark register reset value </p>

</div>
</div>
<a class="anchor" id="a16d6923c47520aea34852e4c439bc02a"></a><!-- doxytag: member="xspips_hw.h::XSpiPs_WriteReg" ref="a16d6923c47520aea34852e4c439bc02a" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpiPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XSpiPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to a register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XSpiPs_WriteReg(u32 BaseAddress, int RegOffset, u32 RegisterValue) </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ab466a4718bbee60293dc226ca043d5b5"></a><!-- doxytag: member="xspips_hw.h::XSpiPs_ResetHw" ref="ab466a4718bbee60293dc226ca043d5b5" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XSpiPs_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resets the spi module</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>None</em>&nbsp;</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
