# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4.srcs/sources_1/new/and.v" \
"../../../../lab4.srcs/sources_1/new/data_mem.v" \
"../../../../lab4.srcs/sources_1/new/dmem_latch.v" \
"../../../../lab4.srcs/sources_1/new/memory.v" \
"../../../../lab4.srcs/sim_1/new/memoryTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
