INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sources_1/new/ram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/tb_ram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram_interface
