m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/simulation/modelsim
veight_bit_ripple_carry_adder
Z1 !s110 1695101646
!i10b 1
!s100 mGkP4?i46<HeebkX?QWXM0
I1SLaW2GbhR0]10AUBL`6c3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1695101549
Z4 8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder.v
Z5 FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder.v
L0 14
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1695101646.000000
Z8 !s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder}
Z12 tCvgOpt 0
veight_bit_ripple_carry_adder_test
!s110 1695101647
!i10b 1
!s100 d9JV1Ln2clgk8?nTDY@4:0
INL8k@3JAQ2zS[Po5TfbeL1
R2
R0
w1695101543
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder_test.v
L0 1
R6
r1
!s85 0
31
!s108 1695101647.000000
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/eight_bit_ripple_carry_adder/eight_bit_ripple_carry_adder_test.v|
!i113 1
R10
R11
R12
vfull_add
R1
!i10b 1
!s100 9<3Y5kR?NdVM@Lao3?NVz2
I>jCzJLW00bi=BC`6S4UZH1
R2
R0
R3
R4
R5
L0 6
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vhalf_add
R1
!i10b 1
!s100 Vgd^1Y@JCliJKeoRKTngP1
I6knldIi50JWkJbZ^2Y[Ij1
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
