--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml z_Calculator.twx z_Calculator.ncd -o
z_Calculator.twr z_Calculator.pcf

Design file:              z_Calculator.ncd
Physical constraint file: z_Calculator.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    2.775(R)|      SLOW  |   -0.442(R)|      SLOW  |Clk_BUFGP         |   0.000|
S1<0>       |    6.483(R)|      SLOW  |   -1.933(R)|      FAST  |Clk_BUFGP         |   0.000|
S1<1>       |    6.225(R)|      SLOW  |   -1.847(R)|      FAST  |Clk_BUFGP         |   0.000|
S1<2>       |    6.061(R)|      SLOW  |   -1.734(R)|      FAST  |Clk_BUFGP         |   0.000|
S1<3>       |    6.234(R)|      SLOW  |   -1.313(R)|      FAST  |Clk_BUFGP         |   0.000|
S1<4>       |    6.230(R)|      SLOW  |   -1.279(R)|      FAST  |Clk_BUFGP         |   0.000|
S1<5>       |    6.075(R)|      SLOW  |   -1.424(R)|      FAST  |Clk_BUFGP         |   0.000|
S1<6>       |    5.488(R)|      SLOW  |   -1.240(R)|      FAST  |Clk_BUFGP         |   0.000|
S1<7>       |    4.050(R)|      SLOW  |   -0.828(R)|      SLOW  |Clk_BUFGP         |   0.000|
Sigma1<0>   |    6.299(R)|      SLOW  |   -1.899(R)|      FAST  |Clk_BUFGP         |   0.000|
Sigma1<1>   |    6.628(R)|      SLOW  |   -2.256(R)|      FAST  |Clk_BUFGP         |   0.000|
Sigma1<2>   |    6.320(R)|      SLOW  |   -2.119(R)|      FAST  |Clk_BUFGP         |   0.000|
Sigma1<3>   |    6.740(R)|      SLOW  |   -1.427(R)|      FAST  |Clk_BUFGP         |   0.000|
Sigma1<4>   |    7.269(R)|      SLOW  |   -1.930(R)|      FAST  |Clk_BUFGP         |   0.000|
Sigma1<5>   |    6.455(R)|      SLOW  |   -1.827(R)|      FAST  |Clk_BUFGP         |   0.000|
Sigma1<6>   |    5.933(R)|      SLOW  |   -0.577(R)|      SLOW  |Clk_BUFGP         |   0.000|
Sigma1<7>   |    4.800(R)|      SLOW  |   -1.254(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
zed1<0>     |        12.737(R)|      SLOW  |         5.915(R)|      FAST  |Clk_BUFGP         |   0.000|
zed1<1>     |        12.683(R)|      SLOW  |         5.559(R)|      FAST  |Clk_BUFGP         |   0.000|
zed1<2>     |        12.893(R)|      SLOW  |         6.037(R)|      FAST  |Clk_BUFGP         |   0.000|
zed1<3>     |        12.750(R)|      SLOW  |         5.941(R)|      FAST  |Clk_BUFGP         |   0.000|
zed1<4>     |        11.821(R)|      SLOW  |         5.788(R)|      FAST  |Clk_BUFGP         |   0.000|
zed1<5>     |        11.957(R)|      SLOW  |         5.499(R)|      FAST  |Clk_BUFGP         |   0.000|
zed1<6>     |        12.180(R)|      SLOW  |         5.791(R)|      FAST  |Clk_BUFGP         |   0.000|
zed1<7>     |        11.860(R)|      SLOW  |         5.469(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.268|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 23 11:01:48 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



