// Seed: 2840881736
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    output wor id_8,
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wor id_12,
    input wor id_13,
    output supply1 id_14,
    input tri0 id_15,
    input uwire id_16,
    output wire id_17,
    input supply1 id_18,
    input wand id_19,
    output tri id_20
    , id_22
);
endmodule
module module_1 #(
    parameter id_11 = 32'd40
) (
    input uwire id_0,
    output uwire id_1,
    input wand id_2
    , id_10,
    output tri id_3,
    input supply0 id_4,
    output wand id_5,
    input tri1 id_6,
    output uwire id_7,
    input wire id_8
);
  logic _id_11;
  ;
  assign id_10 = 1;
  wire id_12;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_7,
      id_2,
      id_0,
      id_7,
      id_3,
      id_0,
      id_2,
      id_8,
      id_5,
      id_2,
      id_3,
      id_8,
      id_2,
      id_7,
      id_0,
      id_2,
      id_7
  );
  assign modCall_1.id_1 = 0;
  wire [1 'b0 : id_11] id_13;
  wire id_14;
endmodule
