CSR_READ_REG,FUNC_0
CSR_TRANSLATE_ADDR_HIGH32,FUNC_1
CSR_TRANSLATE_ADDR_LOW32,FUNC_2
CSR_WRITE_REG,FUNC_3
DMAC_RESET,VAR_0
DMAC_START,VAR_1
FCT_ENABLE,VAR_2
FCT_RESET,VAR_3
KASSERT,FUNC_4
MGB_DMAC_RX_START,VAR_4
MGB_DMAC_STATE_IS_INITIAL,FUNC_5
MGB_DMA_HEAD_WB_ENBL,VAR_5
MGB_DMA_RING_LEN_MASK,VAR_6
MGB_DMA_RING_PAD_0,VAR_7
MGB_DMA_RING_PAD_MASK,VAR_8
MGB_DMA_RING_SIZE,VAR_9
MGB_DMA_RX_BASE_H,FUNC_6
MGB_DMA_RX_BASE_L,FUNC_7
MGB_DMA_RX_CONFIG0,FUNC_8
MGB_DMA_RX_CONFIG1,FUNC_9
MGB_DMA_RX_HEAD,FUNC_10
MGB_DMA_RX_HEAD_WB_H,FUNC_11
MGB_DMA_RX_HEAD_WB_L,FUNC_12
MGB_FCT_RX_CTL,VAR_10
device_printf,FUNC_13
mgb_dmac_control,FUNC_14
mgb_fct_control,FUNC_15
mgb_dma_rx_ring_init,FUNC_16
sc,VAR_11
channel,VAR_12
rdata,VAR_13
ring_config,VAR_14
error,VAR_15
