Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Dec 05 14:30:26 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ADC__BCS_bar_IBUF
   ADC__BDn1_IBUF
   ADC__BDn2_IBUF
   Push_SW0_IBUF
   Push_SW1_IBUF
   Push_SW2_IBUF
   Push_SW3_IBUF


