-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\combinedTxRx_StandardIQ\CombinedT_ip_src_Decision_Directed.vhd
-- Created: 2018-02-01 11:49:52
-- 
-- Generated by MATLAB 9.3 and HDL Coder 3.11
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: CombinedT_ip_src_Decision_Directed
-- Source Path: combinedTxRx_StandardIQ/Combined TX and RX/Receiver HDL/Frame Recover/Equalization and Demodulation/DFE/DFE/Map 
-- Symbol/Decision Directe
-- Hierarchy Level: 7
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.CombinedT_ip_src_Combined_TX_and_RX_pkg.ALL;

ENTITY CombinedT_ip_src_Decision_Directed IS
  PORT( eqOut_re                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        eqOut_im                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        decision_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        decision_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
        );
END CombinedT_ip_src_Decision_Directed;


ARCHITECTURE rtl OF CombinedT_ip_src_Decision_Directed IS

  -- Constants
  CONSTANT QPSK_Decisions_table_data_re   : vector_of_signed16(0 TO 3) := 
    (to_signed(-16#5A82#, 16), to_signed(16#5A82#, 16), to_signed(-16#5A82#, 16), to_signed(16#5A82#, 16));  -- sfix16 [4]
  CONSTANT QPSK_Decisions_table_data_im   : vector_of_signed16(0 TO 3) := 
    (to_signed(-16#5A82#, 16), to_signed(-16#5A82#, 16), to_signed(16#5A82#, 16), to_signed(16#5A82#, 16));  -- sfix16 [4]

  -- Signals
  SIGNAL eqOut_re_signed                  : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL eqOut_im_signed                  : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Compare_To_Zero_out1             : std_logic;
  SIGNAL Compare_To_Zero1_out1            : std_logic;
  SIGNAL QPSK_Decisions_add_cast          : signed(31 DOWNTO 0);  -- int32
  SIGNAL QPSK_Decisions_add_cast_1        : signed(31 DOWNTO 0);  -- int32
  SIGNAL QPSK_Decisions_add_cast_2        : signed(31 DOWNTO 0);  -- int32
  SIGNAL QPSK_Decisions_add_cast_3        : signed(31 DOWNTO 0);  -- int32
  SIGNAL QPSK_Decisions_out1_re           : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL QPSK_Decisions_out1_im           : signed(15 DOWNTO 0);  -- sfix16_En15

BEGIN
  eqOut_re_signed <= signed(eqOut_re);

  
  Compare_To_Zero_out1 <= '1' WHEN eqOut_re_signed >= to_signed(16#0000#, 16) ELSE
      '0';

  eqOut_im_signed <= signed(eqOut_im);

  
  Compare_To_Zero1_out1 <= '1' WHEN eqOut_im_signed >= to_signed(16#0000#, 16) ELSE
      '0';

  QPSK_Decisions_add_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Compare_To_Zero_out1;
  QPSK_Decisions_add_cast_1 <= signed(resize(unsigned'(Compare_To_Zero1_out1 & '0'), 32));
  QPSK_Decisions_out1_re <= QPSK_Decisions_table_data_re(to_integer(QPSK_Decisions_add_cast + QPSK_Decisions_add_cast_1));
  QPSK_Decisions_add_cast_2 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Compare_To_Zero_out1;
  QPSK_Decisions_add_cast_3 <= signed(resize(unsigned'(Compare_To_Zero1_out1 & '0'), 32));
  QPSK_Decisions_out1_im <= QPSK_Decisions_table_data_im(to_integer(QPSK_Decisions_add_cast_2 + QPSK_Decisions_add_cast_3));

  decision_re <= std_logic_vector(QPSK_Decisions_out1_re);

  decision_im <= std_logic_vector(QPSK_Decisions_out1_im);

END rtl;

