{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "处理组件 UVD 时出错: 'description':{'component_pair': 'UVD', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'better_model': 'model1', 'reasoning': '由于模型2返回内容为空，无法匹配任何I/O。模型1定义了4个I/O：V_G、V_DD输入，以及V_OUT、V_B输出。匹配数量N_consistent=0，N_total_model1=4，N_total_model2=0，base_score=100×(2×0)/(4+0)=0。根据“比较上下文为空”的边界情况规则，将is_consistent设为false，consistency_score设为0。'}\n",
      "处理组件 Adder_3 时出错: 'description':{'component_pair': 'Adder_3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'better_model': 'model1', 'reasoning': '由于Model2分析为空或出错（生成时出错），无法与Model1的3个I/O信息（2个输入i_diff_DC^*、i_diff；1个输出i_diff_va^*）进行匹配。根据Edge Case规则，当任一分析为空时，直接判定不一致，得分0。计分过程：N_consistent=0，N_total_model1=3，N_total_model2=0，base_score=100×2×0/(3+0)=0。'}\n",
      "处理组件 directional coupler_2 时出错: 'description':{'component_pair': 'directional coupler_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于 Model2 的分析内容为空，无法比较连接一致性。', 'right_model': 'model1'}\n",
      "处理组件 Linear PA 时出错: 'description':{'component_pair': 'Linear PA', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 Resistor_1 时出错: 'description':{'component_pair': 'Resistor_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '模型2的分析内容为空且无法提供有效连接信息，导致 N_total_model2=0，无任何连接匹配，计算得出 base_score=0，最终一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 Combiner_1 时出错: 'description':{'component_pair': 'Combiner_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 0, 0, 0], 'reasoning': '被比较的上下文为空或无效，因此无法进行一致性评估。', 'right_model': 'none'}\n",
      "处理组件 Rate Limiter 时出错: 'description':{'component_pair': 'Rate Limiter', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2的分析为空，无法匹配任何连接，因此一致性得分为0。', 'right_model': 'model1'}\n",
      "处理组件 M_N 时出错: 'description':{'component_pair': 'M_N', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于Model2分析结果为空，属于无效或缺失上下文的情况，因此直接判定不一致并给出0分。', 'right_model': 'none'}\n",
      "处理组件 C_L 时出错: 'description':{'component_pair': 'C_L', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于 Model2 分析结果为空，无法进行任何匹配，根据边界情况规则，一致性判定为 false，得分为 0。', 'right_model': 'none'}\n",
      "处理组件 αβ/dq 时出错: 'description':{'component_pair': 'αβ/dq', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 FILTER 时出错: 'description':{'component_pair': 'FILTER', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2的分析内容为空，无法匹配任何引脚，N_consistent=0，因此base_score=0，最终一致性得分为0。', 'right_model': 'none'}\n",
      "处理组件 Controller 时出错: 'description':{'component_pair': 'Controller', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '模型2未提供有效分析，无法进行连接一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 k_i/s 时出错: 'description':{'component_pair': 'k_i/s', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型2的分析上下文为空或无效，无法匹配任何输入输出，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 k_p 时出错: 'description':{'component_pair': 'k_p', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model 2 分析缺失或无效，无法匹配任何连接，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 Adder_1 时出错: 'description':{'component_pair': 'Adder_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 Adder_2 时出错: 'description':{'component_pair': 'Adder_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '因为第二个模型的分析为空或无效，无法进行连接匹配，所以一致性得分为0。', 'right_model': 'none'}\n",
      "处理组件 Integrator_1 时出错: 'description':{'component_pair': 'Integrator_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2的分析无效（错误信息），无法进行对比，视为上下文为空，因此一致性得分为0。', 'right_model': 'none'}\n",
      "处理组件 Adder_1 时出错: 'description':{'component_pair': 'Adder_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '比较内容为空或无效，模型2分析缺失，无法进行一致性评估', 'right_model': 'none'}\n",
      "处理组件 Divider_1 时出错: 'description':{'component_pair': 'Divider_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '模型2的分析为空，无法进行任何连接匹配；同时模型1将Divider_1的输入错误地标记为Register2，而电路图中Divider_1（÷模块）的输入应为减法器输出（Register2与Register1之差）和常数N，故两者均不匹配，最终一致性得分为0。', 'right_model': 'none'}\n",
      "处理组件 Static Gain 时出错: 'description':{'component_pair': 'Static Gain', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 BATTERY+ 时出错: 'description':{'component_pair': 'BATTERY+', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model2 的分析为空或无效，无法与 Model1 的连接描述进行匹配，因此无法评估一致性，一致性评分设为 0。', 'right_model': 'model1'}\n",
      "处理组件 Analog Baseband + Modem + AP 时出错: 'description':{'component_pair': 'Analog Baseband + Modem + AP', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 7, 0, 0], 'reasoning': '由于Model2分析内容为空，比较内容为空或无效，故无法进行一致性评估，得分为0。', 'right_model': 'none'}\n",
      "处理组件 DUT 时出错: 'description':{'component_pair': 'DUT', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '模型2的分析为空或出现错误，缺乏任何连接描述，导致无法进行匹配和一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 FILTER AND COLLIMATOR 时出错: 'description':{'component_pair': 'FILTER AND COLLIMATOR', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reason': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 Stage 1 时出错: 'description':{'component_pair': 'Stage 1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析缺失，无法进行一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 Sample/Hold_2 时出错: 'description':{'component_pair': 'Sample/Hold_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2的分析缺失，无法匹配任何引脚或功能描述，属于空内容比对，故一致性得分为0。', 'right_model': 'none'}\n",
      "处理组件 ADC 时出错: 'description':{'component_pair': 'ADC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model 2的分析结果为空或错误，根据Edge Case规则，一致性判断为false，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 DIV_LDO 时出错: 'description':{'component_pair': 'DIV_LDO', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于Model 2的分析为空（生成出错），无法对比其连接信息，属于空或无效上下文，故一致性判断为不一致，得分归零。', 'right_model': 'none'}\n",
      "处理组件 Divider_N 时出错: 'description':{'component_pair': 'Divider_N', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '所比较的上下文为空或者无效', 'right_model': 'none'}\n",
      "处理组件 N2 bit counter 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 MRC2 时出错: 'description':{'component_pair': 'MRC2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '模型2没有提供任何分析内容，无法进行一致性比较，故一致性得分为零。', 'right_model': 'model1'}\n",
      "处理组件 I_PD 时出错: 'description':{'component_pair': 'I_PD', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析结果为空，无法进行有效对比，导致比较上下文为空。', 'right_model': 'none'}\n",
      "处理组件 Sensor bias circuit 时出错: 'description':{'component_pair': 'Sensor bias circuit', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 6, 0, 0], 'reasoning': '由于模型2的分析缺失或无效，无法匹配任何连接，因此一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 MP2 时出错: 'description':{'component_pair': 'MP2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '模型2的分析为空，无法与模型1的连接描述进行匹配，导致一致性评估失败。', 'right_model': 'model1'}\n",
      "处理组件 APD 时出错: 'description':{'component_pair': 'APD', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model2的分析结果为空或错误，无法与Model1的描述进行任何匹配，故一致性判断为false，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Adder_1 时出错: 'description':{'component_pair': 'Adder_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '模型2的分析内容为空，无法进行一致性比较，因此一致性得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Comparator_1 时出错: 'description':{'component_pair': 'Comparator_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析缺失或出错，无法进行一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 Circulator 时出错: 'description':{'component_pair': 'Circulator', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析内容为空，无法进行任何匹配，直接判定不一致，分数设为0。', 'right_model': 'model1'}\n",
      "处理组件 Filter_1 时出错: 'description':{'component_pair': 'Filter_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 BPF 时出错: 'description':{'component_pair': 'BPF', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2的分析为空，无法进行有效匹配，对比上下文为空，根据Edge Case规则直接判定不一致，得分0。', 'right_model': 'none'}\n",
      "处理组件 Conventional high precision FPGA-based TDC 时出错: 'description':{'component_pair': 'Conventional high precision FPGA-based TDC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 6, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 amplification 时出错: 'description':{'component_pair': 'amplification', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '因为Model2分析为空，无法提取有效连接信息，导致无法进行一致性匹配。', 'right_model': 'model1'}\n",
      "处理组件 suppression current 时出错: 'description':{'component_pair': 'suppression current', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': 'Model2的分析缺失，无法进行输入输出匹配和功能对比，因此一致性评估失败。', 'right_model': 'model1'}\n",
      "处理组件 Power 时出错: 'description':{'component_pair': 'Power', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2的分析为空，缺乏任何连接信息，属于对比上下文为空或无效的情况，因此直接判定不一致，得分为0。', 'right_model': 'none'}\n",
      "处理组件 Multiplier_3 时出错: 'description':{'component_pair': 'Multiplier_3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '比较的分析内容为空或无效，无法进行一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 FBDIV 时出错: 'description':{'component_pair': 'FBDIV', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '所比较的上下文为空或无效，因此无法进行一致性评估', 'right_model': 'none'}\n",
      "处理组件 Transformer 时出错: 'description':{'component_pair': 'Transformer', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '被比较的上下文为空或不存在', 'right_model': 'none'}\n",
      "处理组件 Vin 时出错: 'description':{'component_pair': 'Vin', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '对比内容为空或无效', 'right_model': 'model1'}\n",
      "处理组件 Proposed Digital Inductor Current Sensor 时出错: 'description':{'component_pair': 'Proposed Digital Inductor Current Sensor', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '因为模型二的分析结果为空或无效，导致无法进行有效比较。根据边缘情况处理原则，直接判定为不一致，得分0。', 'right_model': 'model1'}\n",
      "处理组件 VCCS 时出错: 'description':{'component_pair': 'VCCS', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 Inverter_1 时出错: 'description':{'component_pair': 'Inverter_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': '由于Model2分析为空或报错，无法进行有效对比；根据边缘情况规则，当任一分析为空时，直接判定不一致并赋分0。', 'right_model': 'none'}\n",
      "处理组件 DCO 时出错: 'description':{'component_pair': 'DCO', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '比较的上下文为空或缺失，因为模型2没有提供有效分析。', 'right_model': 'model1'}\n",
      "处理组件 Photodiode_1 时出错: 'description':{'component_pair': 'Photodiode_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': '由于Model 2分析结果为空，无法进行任何连接匹配和功能对比，故判定一致性失败，得分直接置零。', 'right_model': 'model1'}\n",
      "处理组件 Adder_1 时出错: 'description':{'component_pair': 'Adder_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '所比较的上下文为空或不完整，无法进行一致性评估。', 'right_model': 'none'}\n",
      "处理组件 Δt Detector 时出错: 'description':{'component_pair': 'Δt Detector', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于Model2分析为空，无法进行一致性比较，故一致性得分为0。', 'right_model': 'model1'}\n",
      "处理组件 T1 T2 Caculation Equation(32) 时出错: 'description':{'component_pair': 'T1 T2 Caculation Equation(32)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '由于第二个模型的分析结果为空，无法进行有效的连接比较，因此一致性评估无法进行，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Adder_4 时出错: 'description':{'component_pair': 'Adder_4', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 6, 0, 0], 'reasoning': 'Model2的分析因为连接错误或内容缺失，无法与Model1的连接描述进行匹配，因此对比上下文为空或无效，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 CurrentSource_3 时出错: 'description':{'component_pair': 'CurrentSource_3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '比较上下文为空或缺失模型分析，无法进行一致性评估', 'right_model': 'model1'}\n",
      "处理组件 Digital Retimer 时出错: 'description':{'component_pair': 'Digital Retimer', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': 'Model2 分析为空，没有提供任何连接信息。根据原理图，Digital Retimer 仅有一个输入 N[k] 和一个输出 N_nom[k]；Model1 错误地增加了 clk_ph1 和 clk_ph2 输入，因此只有 Model1 部分正确，Model2 无法匹配，无有效一致性。', 'right_model': 'model1'}\n",
      "处理组件 VCDL_3 时出错: 'description':{'component_pair': 'VCDL_3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '模型2的分析为空，无法进行匹配，且仅有模型1的描述无法验证其与原理图一致性，故一致性评分为0。', 'right_model': 'none'}\n",
      "处理组件 VCDL_4 时出错: 'description':{'component_pair': 'VCDL_4', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '因为模型2没有提供有效的分析信息，属于空或无效上下文，无法进行对比评估。', 'right_model': 'model1'}\n",
      "处理组件 TDL_f 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 DWA 时出错: 'description':{'component_pair': 'DWA', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2 分析为空或失败，无法进行一致性匹配', 'right_model': 'none'}\n",
      "处理组件 D3 时出错: 'description':{'component_pair': 'D3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model 2 的分析为空，无法进行有效的连接匹配，也无法比较功能描述，因此一致性评分为0。', 'right_model': 'none'}\n",
      "处理组件 LEVEL SHIFT 时出错: 'description':{'component_pair': 'LEVEL SHIFT', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2分析缺失且Model1的连接描述与原理图不符，无法进行有效的一致性匹配，因此得分为0。', 'right_model': 'none'}\n",
      "处理组件 LOGIC 时出错: 'description':{'component_pair': 'LOGIC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': 'Model 2 的分析结果为空，无法进行有效对比，因此一致性评估无法进行。', 'right_model': 'model1'}\n",
      "处理组件 Adder_1 时出错: 'description':{'component_pair': 'Adder_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于Model 2分析返回错误，缺乏有效连接描述，属于空或无效上下文，因此一致性判断为false，得分0。', 'right_model': 'model1'}\n",
      "处理组件 Non linear comp. (5th order poly.) 时出错: 'description':{'component_pair': 'Non linear comp. (5th order poly.)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2分析内容为空或错误，无法进行连接匹配，因此一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 SC doubler 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 C_EA 时出错: 'description':{'component_pair': 'C_EA', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型二的分析结果为空或出错，无法进行任何连接匹配，因此直接判定不一致，得分归零。', 'right_model': 'model1'}\n",
      "处理组件 APR1(s) 时出错: 'description':{'component_pair': 'APR1(s)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析结果为空／出错，无法进行有效匹配，因此直接判定为不一致，得分0。', 'right_model': 'model1'}\n",
      "处理组件 Adder_2 时出错: 'description':{'component_pair': 'Adder_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2分析缺失，且Model 1对Adder_2的引脚功能描述（将i_ref与i_c相加，并输出v_comp）与示意图中实际功能（Adder_2应将PR输出i_ref与谐波补偿输出i_h相加生成P控制输入i_c，并不输出v_comp）完全不符，因而无法匹配任何一致连接，最终得分为0。', 'right_model': 'none'}\n",
      "处理组件 Lock Indicator 时出错: 'description':{'component_pair': 'Lock Indicator', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': '由于Model 2的分析缺失或无效，比较上下文为空，无法进行一致性评估，依据边缘情况规则直接得分为0。', 'right_model': 'none'}\n",
      "处理组件 G_i(s) 时出错: 'description':{'component_pair': 'G_i(s)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型分析为空或无效，无法进行对比，因此判定不一致。', 'right_model': 'model1'}\n",
      "处理组件 G_d(s) 时出错: 'description':{'component_pair': 'G_d(s)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2无有效分析，无法完成与Model1的连接匹配，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 Y_p(s) 时出错: 'description':{'component_pair': 'Y_p(s)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型分析因超时而缺失，无法进行有效对比，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 8bit Truncated CS-DTC 时出错: 'description':{'component_pair': '8bit Truncated CS-DTC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '由于Model2的分析结果为空，无法与Model1的5条引脚描述进行匹配，导致N_consistent=0，基于公式计算得到base_score=0，最终一致性分数调整为0。', 'right_model': 'model1'}\n",
      "处理组件 DLF_1 时出错: 'description':{'component_pair': 'DLF_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2没有提供有效分析，比较上下文为空，所以一致性为假，得分为0', 'right_model': 'model1'}\n",
      "处理组件 Coarse TDC 时出错: 'description':{'component_pair': 'Coarse TDC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 7, 0, 0], 'reasoning': 'Model2的分析为空或无效，无法进行一致性评估', 'right_model': 'none'}\n",
      "处理组件 Peak Detector 时出错: 'description':{'component_pair': 'Peak Detector', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '第二个模型的分析结果为空，无法进行连接一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 C0 时出错: 'description':{'component_pair': 'C0', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model 2 分析生成失败，缺乏有效的连接描述，无法与 Model 1 的分析进行比对，因此一致性评估得分为 0。', 'right_model': 'model1'}\n",
      "处理组件 LUT 时出错: 'description':{'component_pair': 'LUT', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2的分析结果为空，无法提取任何输入输出信息，导致无法与Model1进行连接匹配，因此判定不一致。', 'right_model': 'none'}\n",
      "处理组件 Inverter_2 时出错: 'description':{'component_pair': 'Inverter_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 8, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 DAC_1 时出错: 'description':{'component_pair': 'DAC_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model 2 分析为空，缺少任何输入输出描述，无法与 Model 1 的连接进行匹配，因此一致性评估失败。', 'right_model': 'model1'}\n",
      "处理组件 Capacitor_6 时出错: 'description':{'component_pair': 'Capacitor_6', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model2 的分析缺失，无法匹配任何连接，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 Comparator_2 时出错: 'description':{'component_pair': 'Comparator_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 DAC_2 时出错: 'description':{'component_pair': 'DAC_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 ENCODER 时出错: 'description':{'component_pair': 'ENCODER', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '比较的上下文为空或无效，因此无法进行一致性评估。', 'right_model': 'none'}\n",
      "处理组件 dq/abc_1 时出错: 'description':{'component_pair': 'dq/abc_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2的分析输出为空，无法进行连接匹配，属于边界情况，直接判定不一致并给出零分。', 'right_model': 'none'}\n",
      "处理组件 Correlation_1 时出错: 'description':{'component_pair': 'Correlation_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型分析缺失，无法进行比较，因此一致性评估无法进行，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Feedback Circuit 时出错: 'description':{'component_pair': 'Feedback Circuit', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '比较的上下文为空或无效', 'right_model': 'none'}\n",
      "处理组件 CT_p 时出错: 'description':{'component_pair': 'CT_p', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 9, 0, 0], 'reasoning': '由于Model2的分析为空，无法进行任何连接匹配，属于Edge Case，因此一致性为false，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Vrefp/Vrefm_2 时出错: 'description':{'component_pair': 'Vrefp/Vrefm_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': '比较上下文为空或无效', 'right_model': 'none'}\n",
      "处理组件 MMD 时出错: 'description':{'component_pair': 'MMD', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '因为模型2分析为空，无法进行对比；另外模型1对DTC方向标注也与电路图不符，所以两者均不正确。', 'right_model': 'none'}\n",
      "处理组件 VCO 时出错: 'description':{'component_pair': 'VCO', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 CC 时出错: 'description':{'component_pair': 'CC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 6, 0, 0], 'reasoning': '因为模型2的分析结果为空，无法进行对比。', 'right_model': 'model1'}\n",
      "处理组件 D2 时出错: 'description':{'component_pair': 'D2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析内容为空，无法进行一致性评估', 'right_model': 'model1'}\n",
      "处理组件 Compensated CP 时出错: 'description':{'component_pair': 'Compensated CP', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model2的分析结果为空或无效，无法进行一致性比较，因此根据边缘情况规则，得分设为0。', 'right_model': 'model1'}\n",
      "处理组件 PC 时出错: 'description':{'component_pair': 'PC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 6, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 BANDGAP 时出错: 'description':{'component_pair': 'BANDGAP', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '模型2无有效输出，且模型1错误地将VCLKH和VCLKL认作BANDGAP的输出，而原理图中BANDGAP仅连接EN_band和VDD输入，故上下文不完整，不一致', 'right_model': 'none'}\n",
      "处理组件 CONTROL UNIT & PROGR. DEAD TIME 时出错: 'description':{'component_pair': 'CONTROL UNIT & PROGR. DEAD TIME', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 10, 0, 0], 'reasoning': '由于模型2的分析为空或无效，无法进行一致性比较，因此一致性得分为0。', 'right_model': 'model1'}\n",
      "处理组件 TEMPERATURE SENSOR 时出错: 'description':{'component_pair': 'TEMPERATURE SENSOR', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '模型2分析无效，模型1虽给出4条引脚，但与原理图不符。原理图中温度传感器仅有一条VCLK输出接入CONTROL UNIT，模型1错误地列出VCLKH、VCLKL、VOT、VOC四条连接。因此两者描述均不与原理图一致，故判定不一致。', 'right_model': 'none'}\n",
      "处理组件 PHASE-LOCKED LOOP 时出错: 'description':{'component_pair': 'PHASE-LOCKED LOOP', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 7, 0, 0], 'reasoning': '因为Model2的分析结果丢失，无法进行有效对比，比较内容不完整。', 'right_model': 'none'}\n",
      "处理组件 S2PI 时出错: 'description':{'component_pair': 'S2PI', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 7, 0, 0], 'reasoning': 'Model2 的分析结果为空，无法进行对比，导致上下文不完整。', 'right_model': 'model1'}\n",
      "处理组件 PHASE DETECTOR 时出错: 'description':{'component_pair': 'PHASE DETECTOR', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2的分析内容为空或无效，无法进行功能和结构一致性验证，因此一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 HCC 时出错: 'description':{'component_pair': 'HCC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': 'Model2分析缺失，无法匹配任何连接，比较上下文为空。', 'right_model': 'model1'}\n",
      "处理组件 HIGH SIDE DRIVER 时出错: 'description':{'component_pair': 'HIGH SIDE DRIVER', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2分析为空或无效，无法进行任何匹配，因此判定不一致，得分为0。', 'right_model': 'none'}\n",
      "处理组件 LOW SIDE DRIVER 时出错: 'description':{'component_pair': 'LOW SIDE DRIVER', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析因错误而为空，导致无法匹配任何引脚。根据边缘情况规则，若任一分析为空，则一致性为false，得分固定为0。', 'right_model': 'model1'}\n",
      "处理组件 OVERCURRENT DETECTOR 时出错: 'description':{'component_pair': 'OVERCURRENT DETECTOR', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 6, 0, 0], 'reasoning': '由于Model2的分析内容为空，无法进行一致性评估，因此得分为0。', 'right_model': 'none'}\n",
      "处理组件 POWER_STAGE 时出错: 'description':{'component_pair': 'POWER_STAGE', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '由于Model 2的分析内容为空或无效，无法进行连接匹配，因此一致性评分被置为0。', 'right_model': 'model1'}\n",
      "处理组件 MH 时出错: 'description':{'component_pair': 'MH', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 ML 时出错: 'description':{'component_pair': 'ML', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 Diode_1 时出错: 'description':{'component_pair': 'Diode_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '第二个模型分析返回错误，无法获取任何连接信息；第一个模型虽提供了两个电源引脚，但与原理图中功率级二极管的实际连接（PSOUT与VDDH/GND之间）不符，因此无法判定任何一致连接。', 'right_model': 'none'}\n",
      "处理组件 Diode_2 时出错: 'description':{'component_pair': 'Diode_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '比较的上下文为空或无效，Model2 的分析结果为错误信息，无法进行一致性评估。', 'right_model': 'none'}\n",
      "处理组件 Resistor_1 时出错: 'description':{'component_pair': 'Resistor_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 0, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 Define Window 时出错: 'description':{'component_pair': 'Define Window', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': 'Model2的分析结果为空，无法进行连接一致性对比，因而判定为不一致。', 'right_model': 'model1'}\n",
      "处理组件 RE 时出错: 'description':{'component_pair': 'RE', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': '由于Model2分析缺失，且Model1对RE的连接描述与原始电路图不符（RE为参考电极输入而非VDD输出），无法匹配任何一致的引脚，因此判定不一致，得分0。', 'right_model': 'none'}\n",
      "处理组件 ISE 时出错: 'description':{'component_pair': 'ISE', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析内容为空或无效，导致无法进行一致性评估。根据边缘情形，当任一模型分析为空或无效时，应将 is_consistent 设为 false 并将 consistency_score 置为 0。', 'right_model': 'none'}\n",
      "处理组件 Reference electrode voltage generator 时出错: 'description':{'component_pair': 'Reference electrode voltage generator', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model2的分析无效或为空，无法进行有效的连接匹配评估，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 Potentiometric Amplifier 时出错: 'description':{'component_pair': 'Potentiometric Amplifier', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '第二个模型的分析为空或无效，无法进行连接一致性对比。', 'right_model': 'model1'}\n",
      "处理组件 ADC 时出错: 'description':{'component_pair': 'ADC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析为空或无效，无法进行一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 Serializer 时出错: 'description':{'component_pair': 'Serializer', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析内容为空或无效，无法进行有效的一致性比较', 'right_model': 'model1'}\n",
      "处理组件 Pulse shaper 时出错: 'description':{'component_pair': 'Pulse shaper', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': 'Model2 的分析为空或无效，缺少连接信息，无法进行一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 2.4 GHz TX 时出错: 'description':{'component_pair': '2.4 GHz TX', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型2的分析内容为空或无效，无法对其描述与模型1进行匹配和一致性评估，故认为比较内容不完整。', 'right_model': 'model1'}\n",
      "处理组件 Loop antenna 时出错: 'description':{'component_pair': 'Loop antenna', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': '由于模型2的分析结果为空或无效，无法进行一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 3:1 DC-DC converter 时出错: 'description':{'component_pair': '3:1 DC-DC converter', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '模型2的分析信息为空或不相关，无法进行任何连接点匹配。尽管模型1对四个连接（Start-up电路、SC时钟、Charge pump、Li-ion电池）与原理图吻合，但由于模型2无有效输出，一致性评估不可执行。', 'right_model': 'model1'}\n",
      "处理组件 Charge pump 时出错: 'description':{'component_pair': 'Charge pump', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2的分析内容为空且无法获取，与Model 1不存在可匹配的连接描述，故无法进行一致性比较，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Li-ion Cell Battery 时出错: 'description':{'component_pair': 'Li-ion Cell Battery', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '模型2的分析结果为空或无效，无法与模型1的描述进行对比，因此判定为不一致，得分设为0。', 'right_model': 'model1'}\n",
      "处理组件 Start-up circuit 时出错: 'description':{'component_pair': 'Start-up circuit', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析内容为空或无效，无法进行有效比较。', 'right_model': 'model1'}\n",
      "处理组件 SC clock osc2 时出错: 'description':{'component_pair': 'SC clock osc2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型2的分析结果为空，无法进行有效比较', 'right_model': 'none'}\n",
      "处理组件 On-chip Timer 时出错: 'description':{'component_pair': 'On-chip Timer', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '模型2的分析为空或无效，无法进行一致性比较。', 'right_model': 'none'}\n",
      "处理组件 Power gating 时出错: 'description':{'component_pair': 'Power gating', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型2的分析结果为空，无法进行连接一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 Non-binary to binary_1 时出错: 'description':{'component_pair': 'Non-binary to binary_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于模型2分析内容为空，无法进行对比，因此一致性评估无效。', 'right_model': 'none'}\n",
      "处理组件 MinSelector_1 时出错: 'description':{'component_pair': 'MinSelector_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析无效或为空，无法进行一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 COMP1 时出错: 'description':{'component_pair': 'COMP1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '被比较的上下文为空或不完整', 'right_model': 'none'}\n",
      "处理组件 Gain_ωL_AC_2 时出错: 'description':{'component_pair': 'Gain_ωL_AC_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于 Model2 的分析为空，无法进行有效对比，故判定不一致，得分为 0。', 'right_model': 'model1'}\n",
      "处理组件 Adder_1 时出错: 'description':{'component_pair': 'Adder_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '模型2的分析缺失，无法匹配任何连接，故一致性评分为0。模型1的连接描述与原理图吻合，但模型2无有效数据进行比较。', 'right_model': 'model1'}\n",
      "处理组件 Switch_1 时出错: 'description':{'component_pair': 'Switch_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 0, 0, 0], 'reasoning': '所比较的上下文为空或无效，因此无法进行一致性评估。', 'right_model': 'none'}\n",
      "处理组件 Coil_1 时出错: 'description':{'component_pair': 'Coil_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model 2的分析结果为空，无法进行有效的连接匹配和功能比较，因此一致性分数被设为0。', 'right_model': 'model1'}\n",
      "处理组件 Clock generator 时出错: 'description':{'component_pair': 'Clock generator', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析为空或无效，故无法进行一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 Digital Controller 时出错: 'description':{'component_pair': 'Digital Controller', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '模型2的分析结果为空或无效，无法进行对比', 'right_model': 'model1'}\n",
      "处理组件 DC Bus Variation 时出错: 'description':{'component_pair': 'DC Bus Variation', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model 2 未提供任何有效连接描述，无法与 Model 1 进行对比，因此一致性评估无法进行。', 'right_model': 'model1'}\n",
      "处理组件 harmonic predictor 时出错: 'description':{'component_pair': 'harmonic predictor', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于 Model 2 未提供任何有效的连接描述，无法与 Model 1 的分析进行匹配。Model 1 对应电路图中 harmonic predictor 的连接为两个输入（来自 current controller 和 Tc）和一个输出（到 current controller），共 3 个引脚，但没有匹配项，故一致性评分为 0。', 'right_model': 'model1'}\n",
      "处理组件 T_c 时出错: 'description':{'component_pair': 'T_c', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 Adder_1 时出错: 'description':{'component_pair': 'Adder_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 10, 0, 0], 'reason': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 3φ/2φ 时出错: 'description':{'component_pair': '3φ/2φ', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': 'Model 2 分析缺失，无法进行连接匹配和功能一致性评估，因此直接判定不一致，得分 0。', 'right_model': 'model1'}\n",
      "处理组件 Switched Capacitor Filter (L) 时出错: 'description':{'component_pair': 'Switched Capacitor Filter (L)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': 'Model 2 分析缺失，无法进行有效对比，属于空或无效上下文。', 'right_model': 'model1'}\n",
      "处理组件 Gaussian Noise Generator 时出错: 'description':{'component_pair': 'Gaussian Noise Generator', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model2的分析信息为空，无法进行连接匹配或功能对比，故一致性评分为0。', 'right_model': 'none'}\n",
      "处理组件 Voltage Sense 时出错: 'description':{'component_pair': 'Voltage Sense', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': '由于Model 2的分析为空或生成失败，导致无法对比任何连接，因此一致性评估结果为不一致，基础得分0分，未作额外调整。', 'right_model': 'model1'}\n",
      "处理组件 OpAmp_1 时出错: 'description':{'component_pair': 'OpAmp_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 Buffer_1 时出错: 'description':{'component_pair': 'Buffer_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型没有提供有效的分析，属于空或无效内容，无法进行连接匹配，因此一致性为false，得分为0。根据电路图，只有Model1的描述与实际连接相符，所以right_model为model1。', 'right_model': 'model1'}\n",
      "处理组件 HVTransistorStack_1 时出错: 'description':{'component_pair': 'HVTransistorStack_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析内容为空或无效，无法进行任何连接匹配，因此一致性判定为false，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 DiodeString_1 时出错: 'description':{'component_pair': 'DiodeString_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '由于Model2分析缺失，无法进行对比，判定不一致。', 'right_model': 'none'}\n",
      "处理组件 HVTransistorStack_2 时出错: 'description':{'component_pair': 'HVTransistorStack_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 V_I 时出错: 'description':{'component_pair': 'V_I', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '模型2的分析内容为空，未提供任何连接信息，导致无法进行输入输出匹配。根据规范，若任一分析为空，则一致性判定为false，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Charge Pump 时出错: 'description':{'component_pair': 'Charge Pump', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': 'Model 2 未提供有效分析，无法进行任何连接匹配，因此一致性判断为 false 并将得分设为 0。', 'right_model': 'model1'}\n",
      "处理组件 Q 时出错: 'description':{'component_pair': 'Q', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '由于Model 2的分析为空或无效，无法进行连接对比，属于空上下文情况，因此一致性判定为false，得分0。', 'right_model': 'model1'}\n",
      "处理组件 Comparator_1 时出错: 'description':{'component_pair': 'Comparator_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 Tip 时出错: 'description':{'component_pair': 'Tip', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 1, 0, 0], 'reasoning': 'Model 2 分析缺失，无法匹配任何连接，且 Model 1 与电路图描述不符（Tip 实为输出版脚而非输入），因此一致性评估失败，得分为 0。', 'right_model': 'none'}\n",
      "处理组件 Input Demux 时出错: 'description':{'component_pair': 'Input Demux', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '因为Model2的分析结果为空且无法使用，导致无法进行任何连接匹配，属于边界情况，故总体一致性为否，得分为0。', 'right_model': 'none'}\n",
      "处理组件 Adder_3 时出错: 'description':{'component_pair': 'Adder_3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2 分析为空且无效，无法进行连接匹配；同时根据原始电路图，Adder_3 仅有来自 k_m 和 1-k_m 的两个输入，而 Model1 错误地增加了 0.5 输入。因此视为不一致。', 'right_model': 'none'}\n",
      "处理组件 Multiplexer_Stop_1 时出错: 'description':{'component_pair': 'Multiplexer_Stop_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': 'Model2分析为空，无法进行一致性比较。', 'right_model': 'model1'}\n",
      "处理组件 Calibration Logic (Off-chip) 时出错: 'description':{'component_pair': 'Calibration Logic (Off-chip)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 7, 0, 0], 'reasoning': '比较的上下文为空或无效。', 'right_model': 'model1'}\n",
      "处理组件 FlipFlop_outCalib0_2 时出错: 'description':{'component_pair': 'FlipFlop_outCalib0_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于Model 2的分析内容为空，无法进行有效匹配，属于对比上下文缺失，因此一致性得分为0。', 'right_model': 'model1'}\n",
      "处理组件 1-bit TDC_2 时出错: 'description':{'component_pair': '1-bit TDC_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 8, 0, 0], 'reasoning': '所比较的 Model 2 分析为空，无法进行一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 H(z) 时出错: 'description':{'component_pair': 'H(z)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析为空或无效，无法进行一致性评估', 'right_model': 'model1'}\n",
      "处理组件 Quantizer 时出错: 'description':{'component_pair': 'Quantizer', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': 'Model2分析内容为空且无有效连接描述，属于无效上下文，无法比较一致性。', 'right_model': 'model1'}\n",
      "处理组件 β(z) 时出错: 'description':{'component_pair': 'β(z)', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '因为模型2的分析为空或无效，无法进行连接一致性匹配，导致直接返回不一致且得分为0。', 'right_model': 'model1'}\n",
      "处理组件 z^-1 时出错: 'description':{'component_pair': 'z^-1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型2的分析缺失，无法进行连接匹配，比较上下文为空', 'right_model': 'model1'}\n",
      "处理组件 Mux_Sum_1 时出错: 'description':{'component_pair': 'Mux_Sum_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2的分析数据不可用（错误信息），无法进行有效对比，属于空或无效上下文情况，因此直接判定不一致并打0分。', 'right_model': 'model1'}\n",
      "处理组件 K_P 时出错: 'description':{'component_pair': 'K_P', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'none'}\n",
      "处理组件 Mux_Fine_1 时出错: 'description':{'component_pair': 'Mux_Fine_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model2 分析输出为空或无效，无法进行实际连接匹配，故一致性评分为 0。', 'right_model': 'model1'}\n",
      "处理组件 DCO 时出错: 'description':{'component_pair': 'DCO', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model2分析为空，无法与Model1进行任何连接匹配，因此一致性得分为0。', 'right_model': 'model1'}\n",
      "处理组件 PFD_1 时出错: 'description':{'component_pair': 'PFD_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2分析无效，缺乏任何连接信息。根据电路图，PFD_1应具有CLK_REF和/N两个输入以及指向环路滤波器的输出，Model1描述与示意图完全一致。', 'right_model': 'model1'}\n",
      "处理组件 CP_2 时出错: 'description':{'component_pair': 'CP_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析结果为空或错误，无法进行匹配对比，比较上下文缺失，因此一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 Proposed estimation of the grid voltage and generation of unit vectors 时出错: 'description':{'component_pair': 'Proposed estimation of the grid voltage and generation of unit vectors', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 7, 0, 0], 'reasoning': '第二个模型的分析结果为空，无法提取任何输入输出进行对比，因此一致性评估无法进行，得分归零。', 'right_model': 'model1'}\n",
      "处理组件 Gc 时出错: 'description':{'component_pair': 'Gc', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 Transient Accelerator 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 Z⁻¹ 时出错: 'description':{'component_pair': 'Z⁻¹', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model2分析无效且为空，无法与Model1的任何连接进行匹配，属于边缘情况，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 LSB_array_1 时出错: 'description':{'component_pair': 'LSB_array_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '因为Model2的分析内容为空或错误，无法进行比较一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 C1RP 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 ADC 时出错: 'description':{'component_pair': 'ADC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': 'Model 2 的分析为空或无效，导致无法进行比较，因此一致性得分为 0。', 'right_model': 'model1'}\n",
      "处理组件 Oscillator 时出错: 'description':{'component_pair': 'Oscillator', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '比较的上下文为空或无效。', 'right_model': 'model1'}\n",
      "处理组件 Adder_M 时出错: 'description':{'component_pair': 'Adder_M', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': 'Model2 的分析内容缺失，无法进行任何连接点对比，故一致性评估直接为 false，得分为 0。', 'right_model': 'model1'}\n",
      "处理组件 Q2 时出错: 'description':{'component_pair': 'Q2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model 2 的分析结果为空或无效，无法与 Model 1 进行连接对比，因此一致性得分为 0。', 'right_model': 'model1'}\n",
      "处理组件 Resistor_1 时出错: 'description':{'component_pair': 'Resistor_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '因为 Model 2 的分析为空或无效，导致比较的上下文不完整，无法进行一致性评估，故一致性得分为 0。', 'right_model': 'model1'}\n",
      "处理组件 RF hybrid 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 Buffer_1 时出错: 'description':{'component_pair': 'Buffer_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于 Model 2 分析为空或无效，无法匹配任何连接，因此一致性评估无法进行，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 PEAK DET 时出错: 'description':{'component_pair': 'PEAK DET', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型二未提供有效的连接描述，无法进行匹配，视为空上下文，因此一致性评估失败。', 'right_model': 'model1'}\n",
      "处理组件 Multiplier_1 时出错: 'description':{'component_pair': 'Multiplier_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2 分析缺失，比较上下文为空，无法匹配任何连接，因此一致性得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Multiplier_2 时出错: 'description':{'component_pair': 'Multiplier_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': 'Model2的分析为空/错误，导致无法进行任何I/O匹配，base_score为0，根据边缘情况规则直接将一致性评分设为0。', 'right_model': 'model1'}\n",
      "处理组件 Multiplier_2 时出错: 'description':{'component_pair': 'Multiplier_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于 Model 2 的分析出现错误或为空，无法进行一致性评估，因此得分为0', 'right_model': 'model1'}\n",
      "处理组件 V_Ga V_Gb 时出错: 'description':{'component_pair': 'V_Ga V_Gb', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型2的分析内容为空或无效，无法进行一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 Calibration Comparator 时出错: 'description':{'component_pair': 'Calibration Comparator', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '第二个模型的分析无效或为空，无法进行有效的连接匹配和一致性评估。', 'right_model': 'model1'}\n",
      "处理组件 7b SA Registers_1 时出错: 'description':{'component_pair': '7b SA Registers_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2的分析输出为空或错误，无法进行有效对比，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 7b SA Registers_2 时出错: 'description':{'component_pair': '7b SA Registers_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于Model2的分析结果为空，无法匹配任何输入/输出引脚，使得N_consistent=0，计算得到base_score=0，并且无法提供对功能描述的对比，故最终得分为0，一致性判断为false。', 'right_model': 'model1'}\n",
      "处理组件 7b SA Registers_3 时出错: 'description':{'component_pair': '7b SA Registers_3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '模型2的分析返回错误或为空，无法与模型1的描述进行对比，因此视为不一致，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 Clock-Boost Input Switch 时出错: 'description':{'component_pair': 'Clock-Boost Input Switch', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于模型2的分析结果为空，无法进行比较；模型1虽然描述正确，但缺乏模型2支持，故一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 2.5b Stage with Calibration Capacitor_1 时出错: 'description':{'component_pair': '2.5b Stage with Calibration Capacitor_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于Model 2的分析结果为空，无法与Model 1的连接描述进行任何匹配或对比，因此一致性比较不成立，得分为0。', 'right_model': 'model1'}\n",
      "处理组件 2.5b Stage with Calibration Capacitor_2 时出错: 'description':{'component_pair': '2.5b Stage with Calibration Capacitor_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于 Model 2 的分析输出为空，无法进行任何连接匹配和功能一致性验证，因此一致性得分为零。', 'right_model': 'model1'}\n",
      "处理组件 2.5b Stage with Calibration Capacitor_3 时出错: 'description':{'component_pair': '2.5b Stage with Calibration Capacitor_3', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '所比较的上下文为空或无效。', 'right_model': 'model1'}\n",
      "处理组件 2.5b Stage 时出错: 'description':{'component_pair': '2.5b Stage', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '由于 Model 2 的分析输出为空或无效，无法进行连接匹配和功能比对，因此直接返回不一致，得分为 0。', 'right_model': 'none'}\n",
      "处理组件 2b Sub-ADC 时出错: 'description':{'component_pair': '2b Sub-ADC', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '比较的上下文为空或无效。', 'right_model': 'model1'}\n",
      "处理组件 Digital Error Correction 时出错: 'description':{'component_pair': 'Digital Error Correction', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 5, 0, 0], 'reasoning': '由于模型二的分析为空或无效，根据“边缘情况”规则，直接判定不一致且得分为0。模型一对Digital Error Correction的连接描述（3条来自2.5b级的3位连接、1条来自2b Sub-ADC的2位连接、1条10位Dout输出）与原理图完全匹配，因此正确分析源自模型一。', 'right_model': 'model1'}\n",
      "处理组件 1/N 时出错: 'description':{'component_pair': '1/N', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 3, 0, 0], 'reasoning': '由于模型2的分析上下文为空，无法进行有效对比，故一致性评估失败。', 'right_model': 'none'}\n",
      "处理组件 ×2 时出错: 'description':{'component_pair': '×2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '比较的上下文为空或无效', 'right_model': 'none'}\n",
      "处理组件 phase correction 时出错: 'description':{'component_pair': 'phase correction', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '第二个模型分析为空，无法进行连接匹配，故判定不一致并得分为0。', 'right_model': 'model1'}\n",
      "处理组件 BSF_1 时出错: 'description':{'component_pair': 'BSF_1', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '第二个模型的分析结果为空或无效，无法进行一致性比较，因此一致性评分为0。', 'right_model': 'model1'}\n",
      "处理组件 BSF_2 时出错: 'description':{'component_pair': 'BSF_2', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': 'The compared context is null or empty', 'right_model': 'model1'}\n",
      "处理组件 dq/αβ 时出错: 'description':{'component_pair': 'dq/αβ', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 4, 0, 0], 'reasoning': '由于Model2的分析结果为空，无法与Model1的连接描述进行比对，一致性评估无法进行。', 'right_model': 'model1'}\n",
      "处理组件 Power Tx&Ctrl 时出错: 'description':{'component_pair': 'Power Tx&Ctrl', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 11, 0, 0], 'reasoning': '比较的第二个模型分析为空或无效，无法匹配任何连接。', 'right_model': 'model1'}\n",
      "处理组件 High stimulator efficiency 时出错: 'description':{'component_pair': 'High stimulator efficiency', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 2, 0, 0], 'reasoning': '由于 Model 2 分析为空，无法进行对比匹配，属于空内容对比，故一致性为 false，得分 0。', 'right_model': 'none'}\n",
      "处理组件 4-ch Dual-Control Inductive Capacitor Charger 时出错: 'description':{'component_pair': '4-ch Dual-Control Inductive Capacitor Charger', 'is_consistent': False, 'consistency_score': 0, 'score_details': [0, 9, 0, 0], 'reasoning': '由于 Model2 完全未提供任何连接信息，导致无法对比两者一致性，判定不一致，得分为零。', 'right_model': 'model1'}\n"
     ]
    }
   ],
   "source": [
    "import os \n",
    "import json \n",
    "\n",
    "\n",
    "import os \n",
    "import json \n",
    "\n",
    "def load_json_data(json_file):\n",
    "    \"\"\"加载JSON数据\"\"\"\n",
    "    try:\n",
    "        with open(json_file, 'r', encoding='utf-8') as f:\n",
    "            return json.load(f)\n",
    "    except Exception as e:\n",
    "        print(f\"加载JSON文件时出错: {e}\")\n",
    "        return {}\n",
    "\n",
    "json_file=\"/data/home/libo/work/DataFactory/results/4o_pk_o4_mini_1_stage_merge/component_consistency_results.json\"\n",
    "json_data = load_json_data(json_file)\n",
    "    \n",
    "\n",
    "all_data = []\n",
    "for image_name, data in json_data.items():\n",
    "    component_details=data[\"component_details\"]\n",
    "    components = data[\"components\"]\n",
    "    for component_name, component_data in component_details.items():\n",
    "        eval_result = component_data[\"eval_result\"]\n",
    "        try:\n",
    "            o4_mini_result = component_data.get(\"o4-mini\",{})['description']\n",
    "            better_model = eval_result.get(\"right_model\", \"none\")\n",
    "            score_details= eval_result[\"score_details\"]\n",
    "            consistency_score= eval_result[\"consistency_score\"]\n",
    "            all_data.append([image_name,len(components),component_name,o4_mini_result,better_model,consistency_score,score_details])\n",
    "        except Exception as e:\n",
    "            print(f\"处理组件 {component_name} 时出错: {e}:{eval_result}\")\n",
    "            continue"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>image_name</th>\n",
       "      <th>components</th>\n",
       "      <th>component_name</th>\n",
       "      <th>o4_mini_result</th>\n",
       "      <th>better_model</th>\n",
       "      <th>consistency_score</th>\n",
       "      <th>score_details</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>block_circuit_train_15k_0321_003773.jpg</td>\n",
       "      <td>6</td>\n",
       "      <td>PFD/CP</td>\n",
       "      <td>## Connections of PFD/CP\\n* **Inputs**:\\n    *...</td>\n",
       "      <td>none</td>\n",
       "      <td>100.0</td>\n",
       "      <td>[3, 3, 3, 100]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>block_circuit_train_15k_0321_003773.jpg</td>\n",
       "      <td>6</td>\n",
       "      <td>OFF-CHIP LF</td>\n",
       "      <td>## Connections of OFF-CHIP LF\\n* **Inputs**:\\n...</td>\n",
       "      <td>none</td>\n",
       "      <td>100.0</td>\n",
       "      <td>[2, 2, 2, 100]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>block_circuit_train_15k_0321_003773.jpg</td>\n",
       "      <td>6</td>\n",
       "      <td>VCO</td>\n",
       "      <td>## Connections of VCO\\n* **Inputs**:\\n    * OF...</td>\n",
       "      <td>none</td>\n",
       "      <td>50.0</td>\n",
       "      <td>[]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>block_circuit_train_15k_0321_003773.jpg</td>\n",
       "      <td>6</td>\n",
       "      <td>PROGRAMMABLE M EVEN DIVIDER</td>\n",
       "      <td>## Connections of PROGRAMMABLE M EVEN DIVIDER\\...</td>\n",
       "      <td>none</td>\n",
       "      <td>100.0</td>\n",
       "      <td>[3, 3, 3, 100]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>block_circuit_train_15k_0321_003773.jpg</td>\n",
       "      <td>6</td>\n",
       "      <td>PROGRAMMABLE N DIVIDER</td>\n",
       "      <td>```markdown\\n##Connections of PROGRAMMABLE N D...</td>\n",
       "      <td>none</td>\n",
       "      <td>50.0</td>\n",
       "      <td>[]</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                                image_name  components  \\\n",
       "0  block_circuit_train_15k_0321_003773.jpg           6   \n",
       "1  block_circuit_train_15k_0321_003773.jpg           6   \n",
       "2  block_circuit_train_15k_0321_003773.jpg           6   \n",
       "3  block_circuit_train_15k_0321_003773.jpg           6   \n",
       "4  block_circuit_train_15k_0321_003773.jpg           6   \n",
       "\n",
       "                component_name  \\\n",
       "0                       PFD/CP   \n",
       "1                  OFF-CHIP LF   \n",
       "2                          VCO   \n",
       "3  PROGRAMMABLE M EVEN DIVIDER   \n",
       "4       PROGRAMMABLE N DIVIDER   \n",
       "\n",
       "                                      o4_mini_result better_model  \\\n",
       "0  ## Connections of PFD/CP\\n* **Inputs**:\\n    *...         none   \n",
       "1  ## Connections of OFF-CHIP LF\\n* **Inputs**:\\n...         none   \n",
       "2  ## Connections of VCO\\n* **Inputs**:\\n    * OF...         none   \n",
       "3  ## Connections of PROGRAMMABLE M EVEN DIVIDER\\...         none   \n",
       "4  ```markdown\\n##Connections of PROGRAMMABLE N D...         none   \n",
       "\n",
       "   consistency_score   score_details  \n",
       "0              100.0  [3, 3, 3, 100]  \n",
       "1              100.0  [2, 2, 2, 100]  \n",
       "2               50.0              []  \n",
       "3              100.0  [3, 3, 3, 100]  \n",
       "4               50.0              []  "
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import pandas as pd\n",
    "df = pd.DataFrame(all_data, columns=['image_name', 'components', 'component_name', 'o4_mini_result', 'better_model', 'consistency_score', 'score_details'])\n",
    "df.to_csv('o4_mini_result.csv', index=False)\n",
    "df.head()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "Index: 1662 entries, 0 to 11263\n",
      "Data columns (total 7 columns):\n",
      " #   Column             Non-Null Count  Dtype  \n",
      "---  ------             --------------  -----  \n",
      " 0   image_name         1662 non-null   object \n",
      " 1   components         1662 non-null   int64  \n",
      " 2   component_name     1662 non-null   object \n",
      " 3   o4_mini_result     1662 non-null   object \n",
      " 4   better_model       1662 non-null   object \n",
      " 5   consistency_score  1662 non-null   float64\n",
      " 6   score_details      1662 non-null   object \n",
      "dtypes: float64(1), int64(1), object(5)\n",
      "memory usage: 103.9+ KB\n"
     ]
    }
   ],
   "source": [
    "pd_data = df[df.consistency_score >= 90]\n",
    "pd_data.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "RangeIndex: 11306 entries, 0 to 11305\n",
      "Data columns (total 7 columns):\n",
      " #   Column             Non-Null Count  Dtype  \n",
      "---  ------             --------------  -----  \n",
      " 0   image_name         11306 non-null  object \n",
      " 1   components         11306 non-null  int64  \n",
      " 2   component_name     11306 non-null  object \n",
      " 3   o4_mini_result     11306 non-null  object \n",
      " 4   better_model       11306 non-null  object \n",
      " 5   consistency_score  11306 non-null  float64\n",
      " 6   score_details      11306 non-null  object \n",
      "dtypes: float64(1), int64(1), object(5)\n",
      "memory usage: 618.4+ KB\n"
     ]
    }
   ],
   "source": [
    "pd_data = df\n",
    "pd_data.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "11306"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "query_labeled_data=[]\n",
    "query_list=[\n",
    "    \"What are the connections for node {}?\",\n",
    "    \"Show me all connections for node {}.\",\n",
    "    \"Please retrieve the list of nodes connected to node {}.\",\n",
    "    \"I need to find all the relationships associated with node {}.\",\n",
    "    \"Could you return a complete list of all adjacent nodes for node {}?\",\n",
    "    \"Fetch the full connection data, including types and weights, for the specified node {}.\",\n",
    "    \"For the purpose of my analysis, please provide all incoming and outgoing edges for node {}.\",\n",
    "    \"Query the graph database and display all entities that have a direct relationship with node {}.\",\n",
    "    \"I need to investigate the network structure around node {}; please pull all of its first-degree connections.\",\n",
    "]\n",
    "import random\n",
    "data_cls=\"node_connection\"\n",
    "for i,r in pd_data.iterrows():\n",
    "    response = r['o4_mini_result']\n",
    "    image_name = r['image_name']\n",
    "    component_name = r['component_name']\n",
    "\n",
    "    query_labeled_data.append({'images':image_name,'query':random.choice(query_list).format(component_name),'response':response,'objects': {},'data_cls':data_cls})\n",
    "len(query_labeled_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [],
   "source": [
    "save_path= \"/data/home/libo/work/data_juice/dataset/train_data/only_node_conection/1-stage_1k\"\n",
    "with open(os.path.join(save_path, '1-stage_1k_node_connection_all.json'), 'w', encoding='utf-8') as f:\n",
    "    json.dump(query_labeled_data, f, ensure_ascii=False, indent=2)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'images': 'block_circuit_train_15k_0321_003773.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node PFD/CP.',\n",
       "  'response': '## Connections of PFD/CP\\n* **Inputs**:\\n    * 1 MHz: a line with an arrow pointing into PFD/CP from the 1 MHz source  \\n    * PROGRAMMABLE N DIVIDER: a line with an arrow pointing into PFD/CP from the Programmable N Divider\\n* **Outputs**:\\n    * OFF-CHIP LF: a line with an arrow pointing away from PFD/CP toward the OFF-CHIP LF\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003773.jpg',\n",
       "  'query': 'Show me all connections for node OFF-CHIP LF.',\n",
       "  'response': '## Connections of OFF-CHIP LF\\n* **Inputs**:\\n    * PFD/CP: Unlabeled line from PFD/CP into OFF-CHIP LF\\n* **Outputs**:\\n    * VCO: Line labeled “14 MHz to 28 MHz” from OFF-CHIP LF to VCO\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003773.jpg',\n",
       "  'query': 'Show me all connections for node PROGRAMMABLE M EVEN DIVIDER.',\n",
       "  'response': '## Connections of PROGRAMMABLE M EVEN DIVIDER\\n* **Inputs**:\\n    * VCO: Receives a 14 MHz to 28 MHz signal from the VCO.\\n    * 3-bit MDIV (control input): Receives the 3-bit MDIV programming word.\\n* **Outputs**:\\n    * External stage (not shown): Outputs the divided 0.875 MHz to 14 MHz signal.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001050.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Ground_1.',\n",
       "  'response': '```markdown\\n## Connections of Ground_1\\n* **Inputs**:\\n    * Static logic: Connection via line labeled p_e with arrow pointing towards Ground_1\\n* **Outputs**:\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015000.jpg',\n",
       "  'query': 'Show me all connections for node PWM.',\n",
       "  'response': '## Connections of PWM\\n* **Inputs**:\\n    * Hₙ(s): Arrow from the output of Hₙ(s) into PWM (no label on the line)\\n* **Outputs**:\\n    * Switch S: Arrow from PWM to the switch S, labeled d(t)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008141.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node PD.',\n",
       "  'response': '```markdown\\n##Connections of PD\\n* **Inputs**:\\n* **Outputs**:\\n    * TIA: Unlabeled unidirectional arrow from PD’s output to the Transimpedance amplifier (TIA)\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008141.jpg',\n",
       "  'query': 'What are the connections for node TIA?',\n",
       "  'response': '## Connections of TIA\\n* **Inputs**:\\n    * PD: The photodiode’s output line feeds into the input of the Transimpedance Amplifier (TIA).  \\n* **Outputs**:\\n    * LA: The output of the TIA goes directly into the input of the Main Amplifier (LA).  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008141.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Data Decision.',\n",
       "  'response': '## Connections of Data Decision\\n* **Inputs**:\\n    * Main amplifier (LA): Connected via an unlabeled arrow from LA into Data Decision  \\n    * Clock Recovery: Connected via an unlabeled arrow from Clock Recovery into Data Decision  \\n* **Outputs**:\\n    * DEMUX: Connected via an unlabeled arrow from Data Decision into DEMUX  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008348.jpg',\n",
       "  'query': 'I need to investigate the network structure around node β current multiplier; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of β current multiplier\\n* **Inputs**:\\n    * Gₘ: The output current i_C from the Gₘ block enters the β current multiplier (arrow labeled “i_C” pointing into β).\\n* **Outputs**:\\n    * V_out: The multiplied current is converted to an output voltage V_out (arrow labeled “V_out” pointing away from β).\\n    * Feedback current: A feedback current departs the β current multiplier’s output node (arrow labeled “feedback current” pointing away from β) and loops back to the Gₘ block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003082.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node SCRAMBLER.',\n",
       "  'response': '```markdown\\n##Connections of SCRAMBLER\\n* **Inputs**:\\n    * TX. DATA 160 Kb/s: Line with arrow pointing towards SCRAMBLER labeled \"TX. DATA 160 Kb/s\"\\n* **Outputs**:\\n    * ENCODER: Line with arrow pointing away from SCRAMBLER to ENCODER\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003082.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ENCODER.',\n",
       "  'response': '## Connections of ENCODER\\n* **Inputs**:\\n    * SCRAMBLER: An unlabeled arrow from the SCRAMBLER’s output into the ENCODER’s input.  \\n* **Outputs**:\\n    * TRANSMIT FILTER: An unlabeled arrow from the ENCODER’s output to the TRANSMIT FILTER’s input.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004328.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Adder_1.',\n",
       "  'response': '```markdown\\n## Connections of Adder_1\\n* **Inputs**:\\n    * in: Arrow-headed line labeled “in” enters the positive (+) port of Adder_1 from the left.\\n    * Feedback network: Arrow-headed line from the “Feedback network” block enters the negative (–) port of Adder_1 from below.\\n* **Outputs**:\\n    * Loop-filter: Arrow-headed line leaves Adder_1’s output to feed into the “Loop-filter” block on the right.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004328.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Power stage.',\n",
       "  'response': '## Connections of Power stage\\n* **Inputs**:\\n    * Pulse‐width modulator: An arrow from the “Pulse‐width modulator” block enters the left side of the “Power stage” block.  \\n* **Outputs**:\\n    * LC filter and load: An arrow leaves the right side of the “Power stage” block and goes into the “LC filter and load” block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004328.jpg',\n",
       "  'query': 'Show me all connections for node Feedback network.',\n",
       "  'response': '## Connections of Feedback network\\n* **Inputs**:\\n    * LC filter and load: Unlabeled feedback line from the output of the LC filter and load enters the Feedback network.  \\n* **Outputs**:\\n    * Summing junction: Unlabeled line from the Feedback network feeds into the negative input of the summing junction (before the loop-filter).  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014955.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Current Command Calculator?',\n",
       "  'response': '```markdown\\n## Connections of Current Command Calculator\\n* **Inputs**:\\n    * I*: Arrow labeled “I*” pointing into the left side of Current Command Calculator.\\n    * θ̂_e: Arrow labeled “θ̂_e” pointing into the left side of Current Command Calculator.\\n* **Outputs**:\\n    * i*_d: Arrow labeled “i*_d” pointing away from the bottom of Current Command Calculator toward the d-axis current summing junction.\\n    * i*_q: Arrow labeled “i*_q” pointing away from the bottom of Current Command Calculator toward the q-axis current summing junction.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014955.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node dq/abc.',\n",
       "  'response': '```markdown\\n##Connections of dq/abc\\n* **Inputs**:\\n    * Current controller with decoupling: line labeled m_d into dq/abc  \\n    * Current controller with decoupling: line labeled m_q into dq/abc  \\n    * Current Command Calculator: line labeled θ̂_e into dq/abc  \\n* **Outputs**:\\n    * External power stage: line labeled m_1 out of dq/abc  \\n    * External power stage: line labeled m_2 out of dq/abc  \\n    * External power stage: line labeled m_3 out of dq/abc  \\n* **Bidirectional**:\\n    * None  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010684.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node T/H.',\n",
       "  'response': '## Connections of T/H\\n* **Inputs**:\\n    * Vin: Arrow from Vin into the T/H block.\\n* **Outputs**:\\n    * 3b Coarse Flash ADC: Unlabeled line from T/H output node to the input of the 3b Coarse Flash ADC.\\n    * Analog Folding Preprocessing: Unlabeled line branching from the T/H output node to the input of the Analog Folding Preprocessing block.\\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010684.jpg',\n",
       "  'query': 'Show me all connections for node 5b Fine Flash ADC.',\n",
       "  'response': '##Connections of 5b Fine Flash ADC\\n* **Inputs**:\\n    * Analog Folding Preprocessing: line into 5b Fine Flash ADC (unlabeled)\\n* **Outputs**:\\n    * Digital Output Code: line from 5b Fine Flash ADC to the digital output code bus (unlabeled)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006717.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Rin_1.',\n",
       "  'response': '##Connections of Rin_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Analog inputs: Rin_1 is connected via a plain wire to the external “Analog inputs” label.\\n    * Loop-filter input node: Rin_1 is connected via a plain wire to the shared node feeding the 2nd-order fully-differential integrator (“Loop-filter”) and resistor R1.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006717.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Comparator_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Comparator_1\\n* **Inputs**:\\n    * Loop-filter: the “+” input of Comparator_1 is connected to the output of the 2nd-order fully-differential integrator (Loop-filter).\\n    * Triangle generator: the “–” input of Comparator_1 is connected to the carrier signal from the Triangle generator (via resistor R1).\\n* **Outputs**:\\n    * Gate driver + Full-Bridge Power stage: the output of Comparator_1 feeds into the PWM input of the Gate driver + Full-Bridge Power stage.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006717.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Comparator_2.',\n",
       "  'response': '```markdown\\n##Connections of Comparator_2\\n* **Inputs**:\\n    * Loop-filter: the lower output of the “2nd order Fully-differential integrator” block connects to the “+” input of Comparator_2 (unlabeled error signal).\\n    * Triangle generator: the carrier signal output from the “Triangle generator” block (line labeled “Carrier signal”) connects via R1 to the “–” input of Comparator_2.\\n* **Outputs**:\\n    * Gate driver + Full-Bridge Power stage: the “PWM-out-2” line leaves Comparator_2 and enters the “Gate driver + Full-Bridge Power stage” block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006717.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node 8Ω.',\n",
       "  'response': '##Connections of 8Ω\\n* **Inputs**:\\n\\n* **Outputs**:\\n\\n* **Bidirectional**:\\n    * Gate driver + Full-Bridge Power stage via PWM-out-1: one terminal of the 8Ω speaker is connected by a plain line labeled “PWM-out-1” to the corresponding output of the Gate driver + Full-Bridge Power stage.\\n    * Gate driver + Full-Bridge Power stage via PWM-out-2: the other terminal of the 8Ω speaker is connected by a plain line labeled “PWM-out-2” to the corresponding output of the Gate driver + Full-Bridge Power stage.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012567.jpg',\n",
       "  'query': 'What are the connections for node C_SAR1?',\n",
       "  'response': '```markdown\\n##Connections of C_SAR1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * H(s) (CT loop filter): one terminal of C_SAR1 ties into the V_res node at the output of the H(s) block.  \\n    * Summing junction before I(z): the other terminal of C_SAR1 connects to the summing node (labelled V_res) that feeds into the I(z) block.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014398.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Delay 5ms; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of Delay 5ms\\n* **Inputs**:\\n    * i_L1: The signal line labeled “i_L1” enters the left side of Delay 5ms.\\n* **Outputs**:\\n    * C: The signal line labeled “i_β” leaves Delay 5ms and connects to the block C.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014398.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node LPF_1?',\n",
       "  'response': '```markdown\\n## Connections of LPF_1\\n* **Inputs**:\\n    * C: line with arrow pointing to LPF_1 labeled i_d\\n* **Outputs**:\\n    * C^-1: line with arrow pointing away from LPF_1 labeled i_d1\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014398.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node LPF_2.',\n",
       "  'response': '```markdown\\n## Connections of LPF_2\\n* **Inputs**:\\n    * C (Relm/dq): The arrow pointing into LPF_2 carries the signal i_q.\\n* **Outputs**:\\n    * C⁻¹ (dq/Relm): The arrow pointing out of LPF_2 carries the signal i_q1.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006252.jpg',\n",
       "  'query': 'Show me all connections for node DTC_1.',\n",
       "  'response': '## Connections of DTC_1\\n* **Inputs**:\\n    * Calibration: CW – control‐word input from the calibration block (via the summing node)\\n    * Reference generator: ref – reference sine-wave input  \\n* **Outputs**:\\n    * BB TDC: unnamed – output from DTC_1 into the BB TDC block  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000553.jpg',\n",
       "  'query': 'What are the connections for node D/A?',\n",
       "  'response': '## Connections of D/A\\n* **Inputs**:\\n    * DSP: direct connection (unlabeled line with arrow pointing into D/A)  \\n* **Outputs**:\\n    * RC: D/A output feeds into the RC network  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002443.jpg',\n",
       "  'query': 'What are the connections for node Sampler & FIR?',\n",
       "  'response': '## Connections of Sampler & FIR\\n* **Inputs**:\\n    * Equalizer: An unlabeled line with an arrow pointing into the Sampler & FIR block carrying the equalized signal.  \\n* **Outputs**:\\n    * ADC: An unlabeled line with an arrow pointing away from the Sampler & FIR block toward the ADC.  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002443.jpg',\n",
       "  'query': 'Show me all connections for node ADC.',\n",
       "  'response': '##Connections of ADC\\n* **Inputs**:\\n    * Sampler & FIR: Arrow from Sampler & FIR into ADC, no label  \\n* **Outputs**:\\n    * Detector: Arrow from ADC into Detector, no label  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002443.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Detector.',\n",
       "  'response': '##Connections of Detector\\n* **Inputs**:\\n    * ADC: single arrow from the ADC block pointing into the Detector  \\n* **Outputs**:\\n    * Decoder: single arrow from the Detector block pointing to the Decoder (labeled “To Decoder”)  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013062.jpg',\n",
       "  'query': 'Show me all connections for node OperationalAmplifier_1.',\n",
       "  'response': '```markdown\\n##Connections of OperationalAmplifier_1\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * Successive Approximation Register: The output node C_O of OperationalAmplifier_1 goes to the SAR block; the connecting line is labelled “C_O” and has an arrow pointing away from the op-amp into the SAR.\\n* **Bidirectional**:\\n    * Positive capacitor array → OperationalAmplifier_1: Line labelled “V_DACP” connects the top capacitor array block to the “+” input of the op-amp; no arrowheads.\\n    * Negative capacitor array → OperationalAmplifier_1: Line labelled “V_DACN” connects the bottom capacitor array block to the “–” input of the op-amp; no arrowheads.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000636.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Input Buffer_1?',\n",
       "  'response': '```markdown\\n## Connections of Input Buffer_1\\n* **Inputs**:\\n    * P_in_p: Differential positive input line into Input Buffer_1\\n    * P_in_n: Differential negative input line into Input Buffer_1\\n* **Outputs**:\\n    * Top T&H Switch (Master THA): Unlabeled line from Input Buffer_1 driving the upper Track\\u2009&\\u2009Hold switch\\n    * Bottom T&H Switch (Master THA): Unlabeled line from Input Buffer_1 driving the lower Track\\u2009&\\u2009Hold switch\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000636.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Output Driver.',\n",
       "  'response': '```markdown\\n##Connections of Output Driver\\n* **Inputs**:\\n    * Output Buffer: An unlabeled signal line with an arrow pointing into the Input of the Output Driver  \\n* **Outputs**:\\n    * P_out_n: The negative differential output line leaving the Output Driver toward the P_out_n pin  \\n    * P_out_p: The positive differential output line leaving the Output Driver toward the P_out_p pin  \\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000636.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Single to Diff. converter_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Single to Diff. converter_1\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * P_clk: single-ended clock port P_clk connects into the bottom of Single to Diff. converter_1 (no arrowhead)\\n    * Clock Network (Master THA): line from the top-left output of Single to Diff. converter_1 to the Clock Network feeding the Master THA (no arrowhead)\\n    * Clock Network (Slave THA): line from the top-right output of Single to Diff. converter_1 to the Clock Network feeding the Slave THA (no arrowhead)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000261.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Switched Capacitor Regulator.',\n",
       "  'response': '## Connections of Switched Capacitor Regulator\\n* **Inputs**:\\n    * Current Controlled Oscillator: pulse‐waveform line with an arrow pointing towards Switched Capacitor Regulator  \\n* **Outputs**:\\n    * None  \\n* **Bidirectional**:\\n    * VDD=2.6V: unlabeled supply line (no arrowheads) connecting the VDD node to the top of Switched Capacitor Regulator  \\n    * Low Dropout Regulator: line labeled VBAT (no arrowheads) connecting the bottom of Switched Capacitor Regulator to the input of Low Dropout Regulator',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000261.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Current Controlled Oscillator.',\n",
       "  'response': '##Connections of Current Controlled Oscillator\\n* **Inputs**:\\n    * Low Dropout Regulator: current reference labeled “Iload/100” fed into Current Controlled Oscillator\\n* **Outputs**:\\n    * Switched Capacitor Regulator: periodic oscillation (clock‐pulse) waveform sent to Switched Capacitor Regulator\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004907.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Pulse Generator.',\n",
       "  'response': '##Connections of Pulse Generator\\n* **Inputs**:  \\n  * None\\n* **Outputs**:  \\n  * Edge Combiner: An unlabeled line with an arrow pointing away from Pulse Generator into the Edge Combiner.  \\n  * Delay (Td): An unlabeled line with an arrow pointing away from Pulse Generator into the Delay (Td) block.  \\n* **Bidirectional**:  \\n  * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004907.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Delay (Td); please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of Delay (Td)\\n* **Inputs**:\\n    * Pulse Generator: The output of the Pulse Generator feeds into Delay (Td) via an unlabeled line with an arrow pointing into Delay (Td).\\n* **Outputs**:\\n    * Edge Combiner: The delayed pulse leaves Delay (Td) on an unlabeled line with an arrow pointing to the Edge Combiner.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004907.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Antenna_1?',\n",
       "  'response': '```markdown\\n##Connections of Antenna_1\\n* **Inputs**:\\n    * Pulse-shaping Ckt.: single‐headed arrow from Pulse-shaping Ckt. into Antenna_1; no label on the line\\n* **Outputs**:\\n    * LNA+Gain Stage: single‐headed arrow from Antenna_1 into LNA+Gain Stage; no label on the line\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004907.jpg',\n",
       "  'query': 'I need to investigate the network structure around node LNA+Gain Stage; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of LNA+Gain Stage\\n* **Inputs**:\\n    * Antenna: RF pulse waveform input (line label: Tₙ = T_d)\\n* **Outputs**:\\n    * Non-coherent Detector: Amplified signal output (unlabeled)  \\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004907.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Non-coherent Detector.',\n",
       "  'response': '```markdown\\n##Connections of Non-coherent Detector\\n* **Inputs**:\\n    * LNA + Gain Stage: single line with an arrow pointing toward Non-coherent Detector from the output of LNA + Gain Stage.\\n* **Outputs**:\\n    * Pulse stretcher: single line with an arrow pointing away from Non-coherent Detector to the input of Pulse stretcher; the line is labeled “Pulse Decoder.”\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011183.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Stage 1.',\n",
       "  'response': '```markdown\\n##Connections of Stage 1\\n* **Inputs**:\\n    * V_in: Arrow pointing towards Stage 1 from the left, labeled “V_in”\\n* **Outputs**:\\n    * Stage 2: Arrow pointing away from Stage 1 to the right, no label on the connecting line\\n    * D₁: Arrow pointing away from Stage 1 downward to the summing node, labeled “D₁”\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011183.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Stage 2.',\n",
       "  'response': '##Connections of Stage 2\\n* **Inputs**:\\n    * Stage 1: Arrow from Stage 1 to Stage 2, labeled “G₂”\\n* **Outputs**:\\n    * Ideal Back End: Arrow from Stage 2 to Ideal Back End, unlabeled\\n    * Summing node (adder): Arrow from Stage 2 down to the summing circle below, labeled “D₂”\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011244.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node PLL.',\n",
       "  'response': '##Connections of PLL\\n* **Inputs**:\\n    * vP: Line labeled “vP” with an arrow pointing into PLL from the left.  \\n* **Outputs**:\\n    * Harmonic Detector: Line labeled “ωt” with an arrow pointing away from PLL down into the harmonic detector.  \\n    * PWM controller: Line labeled “v_tri” with an arrow pointing away from PLL to the right into the PWM controller.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011244.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node harmonic detector.',\n",
       "  'response': '##Connections of harmonic detector\\n* **Inputs**:\\n    * i_L source: Arrow pointing toward harmonic detector, labeled “i_L”\\n    * PLL: Arrow pointing toward harmonic detector from above, labeled “ωt”\\n* **Outputs**:\\n    * Summation junction: Arrow pointing away from harmonic detector, labeled “i_Lh⁻”\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011403.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Energy_Delivery_Controller.',\n",
       "  'response': '##Connections of Energy_Delivery_Controller\\n* **Inputs**:\\n    * V_RFA: connects from the Adaptive Bus Voltage (ABV) Modulator output V_RFA into the controller  \\n    * V_RFB: connects from the ABV Modulator output V_RFB into the controller  \\n    * V_fbA: connects from the ABV Modulator output V_fbA into the controller  \\n    * V_fbB: connects from the ABV Modulator output V_fbB into the controller  \\n* **Outputs**:\\n    * V_G1: connects from the controller to the gate of transistor M1  \\n    * V_G2: connects from the controller to the gate of transistor M2  \\n    * V_G3: connects from the controller to the gate of transistor M3  \\n    * V_G4: connects from the controller to the gate of transistor M4  \\n* **Bidirectional**:  \\n    None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011403.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Bandgap.',\n",
       "  'response': '## Connections of Bandgap\\n* **Inputs**:  \\n    *(none)*\\n* **Outputs**:  \\n    * Adaptive Bus Voltage (ABV) Modulator: line labeled V_REF from Bandgap to ABV Modulator  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011121.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node 0.5 z^{-1}/(1 - z^{-1}).',\n",
       "  'response': '##Connections of 0.5 z⁻¹⁄(1 – z⁻¹)\\n* **Inputs**:\\n    * Σ (the left-most summing junction combining X and the 3-bit DAC feedback): its output feeds into the 0.5 z⁻¹⁄(1 – z⁻¹) block (line has no label).  \\n* **Outputs**:\\n    * Σ (the next summing junction before the 2 z⁻¹⁄(1 – z⁻¹) block): it receives the output of the 0.5 z⁻¹⁄(1 – z⁻¹) block (line has no label).  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010244.jpg',\n",
       "  'query': 'I need to investigate the network structure around node SSOC Modulator; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of SSOC Modulator\\n* **Inputs**:\\n    * Quasi-Square Wave Voltage Generator: line labeled “iₚ” carrying the primary current measurement into the SSOC Modulator  \\n* **Outputs**:\\n    * Quasi-Square Wave Voltage Generator: line labeled “f_sw” carrying the switching-frequency command out of the SSOC Modulator  \\n* **Bidirectional**: (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010244.jpg',\n",
       "  'query': 'Show me all connections for node D3.',\n",
       "  'response': '```markdown\\n##Connections of D3\\n* **Inputs**: None\\n* **Outputs**: None\\n* **Bidirectional**:\\n    * Transformer Secondary (v_sec): D3’s one terminal ties to the positive secondary winding of the transformer via an unarrowed line labeled “v_sec” (with current annotation i_sec).\\n    * Lf: D3’s other terminal connects to the series resonant inductor Lf (which then feeds Cp, Cf and RL) via an unarrowed line.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010244.jpg',\n",
       "  'query': 'What are the connections for node D4?',\n",
       "  'response': '```markdown\\n##Connections of D4\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Transformer Secondary (k:1): D4’s upper terminal connects to the lower winding node of the transformer secondary, line labeled “–” for v_sec.  \\n    * Output Filter Network Negative Bus: D4’s lower terminal connects to the common bottom node of C_p, C_f, and R_L, with no label on the connecting line.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013102.jpg',\n",
       "  'query': 'Show me all connections for node Pulse Compression.',\n",
       "  'response': '## Connections of Pulse Compression\\n* **Inputs**:\\n    * AQAR → Pulse Compression: line labeled V_ORI, arrow pointing towards Pulse Compression  \\n* **Outputs**:\\n    * Pulse Compression → FD-PR: line labeled V₁, arrow pointing away from Pulse Compression  \\n    * Pulse Compression → FD-PR: line labeled V₂, arrow pointing away from Pulse Compression  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015017.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Adder_1; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n    * F_ml: The error‐amplifier block F_ml (with C_EA to ground) produces the signal v̂_EA, which enters the top input port of Adder_1.\\n    * B_SEC(s): The secondary modulator block B_SEC(s) outputs a signal derived from v_L, which enters the lower input port of Adder_1.\\n* **Outputs**:\\n    * A_PR1(s): The summed output of Adder_1 is sent via an arrow to the input of the primary modulator block A_PR1(s).\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015017.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node BSEC(s)?',\n",
       "  'response': '##Connections of BSEC(s)\\n* **Inputs**:\\n    * k → BSEC(s): arrow into BSEC(s) from block k, line labeled “v̂_FB”\\n    * Inductor L → BSEC(s): arrow into BSEC(s) from the L-node, line labeled “v_L”\\n* **Outputs**:\\n    * BSEC(s) → Summing junction: arrow from BSEC(s) to the adder/summing block, unlabeled line\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011757.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node EA.',\n",
       "  'response': '##Connections of EA\\n* **Inputs**:\\n    * V_REF: Arrow from V_REF into EA’s non-inverting (+) input supplying the reference voltage.\\n    * V_out: Arrow from the V_out node into EA’s inverting (–) input providing feedback.\\n* **Outputs**:\\n    * SUM: Arrow from EA’s output into the SUM block (labelled V_oe) driving the error signal.\\n* **Bidirectional**:\\n    * V_bat: Un-headed line from the V_bat supply to EA’s power pin.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011757.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node V_REF.',\n",
       "  'response': '##Connections of V_REF\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * EA: V_REF is connected to the non-inverting (+) input of the EA block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007460.jpg',\n",
       "  'query': 'What are the connections for node Upconverter?',\n",
       "  'response': '## Connections of Upconverter\\n* **Inputs**:\\n    * QVCO (V_I): Line labeled “V_I” from QVCO connects into Upconverter  \\n    * QVCO (V_Q): Line labeled “V_Q” from QVCO connects into Upconverter  \\n* **Outputs**:  \\n    * None  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014689.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Photodiode_1.',\n",
       "  'response': '## Connections of Photodiode_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * TIA: connected by a plain line (no arrowheads) between Photodiode_1 and the TIA input port',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014689.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node TIA.',\n",
       "  'response': '## Connections of TIA\\n* **Inputs**:\\n    * AGC: Unlabeled arrow from AGC output into the bottom of TIA (gain-control input)\\n* **Outputs**:\\n    * LA: Unlabeled arrow from the right side of TIA into the input of the LA block\\n* **Bidirectional**:\\n    * Photodiode: Unlabeled wire between the photodiode symbol and the left side of TIA',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014689.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node AGC.',\n",
       "  'response': '##Connections of AGC\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * TIA: Unlabeled arrowed line from AGC up to the control/input pin of the TIA block (sets amplifier gain).\\n* **Bidirectional**:\\n    * TIA: Unlabeled arrowless line from the output node of the TIA down into AGC (feedback/sample of the TIA output).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014689.jpg',\n",
       "  'query': 'Show me all connections for node CDR.',\n",
       "  'response': '##Connections of CDR\\n* **Inputs**:\\n    * LA: A single line from the output of the LA block enters CDR with an arrow pointing towards CDR.  \\n* **Outputs**:\\n    * External upper output: An unlabeled line leaves the top-right of CDR with an arrow pointing away from it.  \\n    * External lower output: An unlabeled line leaves the bottom-right of CDR with an arrow pointing away from it.  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001092.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node H_LF(jf).',\n",
       "  'response': '##Connections of H_LF(jf)\\n* **Inputs**:\\n    * Summing junction (combines outputs of Tri-state PFD/CP and Sub-sampling PD): arrow into H_LF(jf) carrying the summed charge-pump/control signal  \\n* **Outputs**:\\n    * K_VCO/jf block: arrow from H_LF(jf) to K_VCO/jf, delivering the filtered control voltage  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011256.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node S/H.',\n",
       "  'response': '##Connections of S/H\\n* **Inputs**:\\n    * Vin: Arrow pointing into S/H carrying the analog input voltage Vin\\n    * Φs: Clock/control signal Φs applied to the top of the S/H block\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * CDAC1: Un-arrowed bus connection to CDAC1 labeled Vrp1 (top line) and Vrn1 (bottom line)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011256.jpg',\n",
       "  'query': 'Show me all connections for node CDAC1.',\n",
       "  'response': '## Connections of CDAC1\\n* **Inputs**:\\n    * S/H: Unlabeled line with an arrow pointing toward CDAC1 carrying the sampled input voltage from the sample‐and‐hold stage.\\n    * SAR Logic1: Unlabeled control line with an arrow pointing toward CDAC1 driving its switching network.\\n* **Outputs**:\\n    * Comparator (inverting input): Unlabeled line with an arrow pointing away from CDAC1 into the (–) input of the amplifier/comparator.\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014312.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Voltage Reference.',\n",
       "  'response': '```markdown\\n##Connections of Voltage Reference\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Voltage to Current Converter: A direct line (no arrowheads) links the Voltage Reference block into the Voltage to Current Converter block.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014312.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node High-Efficiency Charge Pump.',\n",
       "  'response': '## Connections of High-Efficiency Charge Pump\\n\\n* **Inputs**:  \\n    *(none)*  \\n\\n* **Outputs**:  \\n    *(none)*  \\n\\n* **Bidirectional**:  \\n    * Current Comparator: connected by a plain, unlabeled line between the comparator’s output node and the pump’s left-hand input  \\n    * External Coil: connected by a plain, unlabeled line from the pump’s top-right terminal to the coil  \\n    * Voltage-to-Current Converter: connected by a plain, unlabeled line from the pump’s bottom-right terminal to the voltage-to-current converter block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004037.jpg',\n",
       "  'query': 'Show me all connections for node Sine Generator.',\n",
       "  'response': '##Connections of Sine Generator\\n* **Inputs**:\\n* **Outputs**:\\n    * SH: Labeled “x_cal,” a sine‐wave signal with an arrow pointing from Sine Generator into SH  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004037.jpg',\n",
       "  'query': 'What are the connections for node Logic Analyzer?',\n",
       "  'response': '## Connections of Logic Analyzer\\n* **Inputs**:\\n    * ADC: Connection from ADC output labeled C_MS = C₁ to Logic Analyzer  \\n    * ADC: Connection from ADC output labeled Z to Logic Analyzer  \\n* **Outputs**:\\n    * Calibration Logic: Connection labeled PC from Logic Analyzer to Calibration Logic  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011172.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node K_ffv.',\n",
       "  'response': '```markdown\\n## Connections of K_ffv\\n* **Inputs**:\\n    * v*_c[k]: Arrow pointing into K_ffv carrying the reference voltage command v*_c[k].\\n* **Outputs**:\\n    * Summing junction in the CV loop: Arrow pointing away from K_ffv labeled u_v[k], feeding the SAT block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013019.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Audio input.',\n",
       "  'response': '##Connections of Audio input\\n* **Inputs**:\\n* **Outputs**:\\n    * Voltage Spectrum Analysis (512-point FFT): Audio input block sends its signal via a unidirectional arrow into the Voltage Spectrum Analysis block.\\n* **Bidirectional**:\\n',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013019.jpg',\n",
       "  'query': 'Show me all connections for node Psychoacoustic curve.',\n",
       "  'response': '##Connections of Psychoacoustic curve\\n* **Inputs**:\\n    * Adaptive Power Control: Unlabeled arrow from the output of the Adaptive Power Control block into Psychoacoustic curve (arrow pointing towards Psychoacoustic curve).\\n    * Speaker Power Predictor: Arrow labeled “Vector” from the Speaker Power Predictor block (Prediction module) into Psychoacoustic curve (arrow pointing towards Psychoacoustic curve).\\n* **Outputs**:\\n    * Voltage Spectrum Synthesis: Unlabeled arrow from Psychoacoustic curve to the Voltage Spectrum Synthesis block (arrow pointing away from Psychoacoustic curve).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013019.jpg',\n",
       "  'query': 'What are the connections for node Voltage Spectrum Synthesis?',\n",
       "  'response': '##Connections of Voltage Spectrum Synthesis\\n* **Inputs**:\\n    * Adjustment module: an unlabeled arrow carrying the weighted frequency‐domain data (output of the psychoacoustic/adaptive-power‐control stage) into the Voltage Spectrum Synthesis block.\\n* **Outputs**:\\n    * DAC: an unlabeled arrow carrying the time-domain audio samples (result of the 512-point IFFT) from Voltage Spectrum Synthesis to the DAC block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013019.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node DAC?',\n",
       "  'response': '## Connections of DAC\\n* **Inputs**:\\n    * Voltage Spectrum Synthesis: A straight line carrying the 512-point IFFT output from the Voltage Spectrum Synthesis block into the DAC.  \\n* **Outputs**:\\n    * Class D Amp.: The “Audio output” line from the DAC feeds into the Class D Amp. block.  \\n* **Bidirectional**:\\n    * SIBO DVS: An internal connection between the DAC and the SIBO DVS block inside the Amp stage (no arrowheads on the line).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001445.jpg',\n",
       "  'query': 'What are the connections for node C?',\n",
       "  'response': '## Connections of C\\n* **Inputs**:\\n    * P_cmd: arrow pointing towards C from the left, carrying the active-power reference signal.  \\n    * Q_cmd: arrow pointing towards C from the left, carrying the reactive-power reference signal.  \\n    * i: arrow pointing towards C from the right control-loop line, providing the measured output current.  \\n    * ω, θ, U: arrows pointing towards C from the PLL block, providing grid frequency, phase angle, and voltage magnitude.  \\n* **Outputs**:\\n    * v_cmd: arrow pointing away from C to the PWM Generator, supplying the switching-modulation command.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001445.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Inverter_1.',\n",
       "  'response': '##Connections of Inverter_1\\n* **Inputs**:\\n    * PWM Generator: The PWM Generator block sends the control signal v_cmd into Inverter_1 (arrow pointing towards Inverter_1).\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * DC Link: Inverter_1 is tied to the DC Link capacitive source via its positive and negative rails (no arrowheads).\\n    * L: Inverter_1’s AC output node connects directly to the inductor L (no arrowheads).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001445.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Grid?',\n",
       "  'response': '```markdown\\n##Connections of Grid\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * L: Plain AC power line (no arrowhead) directly linking the Grid block to the inductor L  \\n    * PLL: Plain measurement line (no arrowhead) labeled “u” connecting the Grid block to the PLL block\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001445.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Current Controller.',\n",
       "  'response': '```markdown\\n##Connections of Current Controller\\n* **Inputs**:\\n    * P_cmd: line labeled “P_cmd” entering the left side of the Current Controller.\\n    * Q_cmd: line labeled “Q_cmd” entering the left side of the Current Controller.\\n    * i: line labeled “i” entering the top of the Current Controller, coming from the measured current at the filter inductor.\\n    * ω, θ, U: signals from the PLL block entering the right side of the Current Controller.\\n* **Outputs**:\\n    * v_cmd: line labeled “v_cmd” exiting the top of the Current Controller to the PWM Generator.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011181.jpg',\n",
       "  'query': 'What are the connections for node Mux_1?',\n",
       "  'response': '## Connections of Mux_1\\n* **Inputs**:\\n    * Voltage Sensor: a line with an arrow pointing into the top input of Mux_1  \\n    * Current Sensor: a line with an arrow pointing into the bottom input of Mux_1  \\n* **Outputs**:\\n    * ADC: a line with an arrow pointing away from the single output of Mux_1  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010342.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node RF Signal.',\n",
       "  'response': '```markdown\\n##Connections of RF Signal\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * LNA: unlabelled straight line connection\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010342.jpg',\n",
       "  'query': 'What are the connections for node MIXER_1?',\n",
       "  'response': '```markdown\\n##Connections of MIXER_1\\n* **Inputs**:\\n    * LNA: Solid line with an arrow pointing towards MIXER_1 carrying the amplified RF signal from the LNA.\\n    * LO: Dashed line with an arrow pointing towards MIXER_1 carrying the local oscillator signal from the LO block.\\n* **Outputs**:\\n    * LPF: Solid line with an arrow pointing away from MIXER_1 carrying the mixed output signal to the low-pass filter.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010342.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node MIXER_2.',\n",
       "  'response': '##Connections of MIXER_2\\n* **Inputs**:\\n    * LNA: solid arrow from LNA carrying amplified RF into MIXER_2  \\n    * LO: dashed arrow from LO carrying local-oscillator signal into MIXER_2\\n* **Outputs**:\\n    * LPF: solid arrow from MIXER_2 carrying downconverted signal into LPF\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010342.jpg',\n",
       "  'query': 'What are the connections for node LO?',\n",
       "  'response': '```markdown\\n## Connections of LO\\n* **Inputs**:\\n* **Outputs**:\\n    * MIXER (I-path): LO output connected via a dashed line with arrow pointing toward the top mixer (I-channel down-conversion).\\n    * MIXER (Q-path): LO output connected via a dashed line with arrow pointing toward the bottom mixer (Q-channel down-conversion).\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010342.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node LPF_1?',\n",
       "  'response': '```markdown\\n##Connections of LPF_1\\n* **Inputs**:\\n    * MIXER: Unlabeled arrow from the top MIXER’s output into LPF_1\\n* **Outputs**:\\n    * ADC: Unlabeled arrow from LPF_1 output into the ADC block\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010342.jpg',\n",
       "  'query': 'Show me all connections for node LPF_2.',\n",
       "  'response': '```markdown\\n##Connections of LPF_2\\n* **Inputs**:\\n    * Mixer (lower): The down-converted IF signal from the second mixer is fed into LPF_2.\\n* **Outputs**:\\n    * ADC (lower): The filtered signal from LPF_2 is sent to the second ADC for O-channel sampling.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010342.jpg',\n",
       "  'query': 'What are the connections for node ADC_2?',\n",
       "  'response': '## Connections of ADC_2\\n* **Inputs**:\\n    * LPF: The output of the lower LPF block connects to ADC_2’s input (arrow pointing towards ADC_2; no label on the line).  \\n* **Outputs**:\\n    * O: ADC_2’s output drives the line labeled “O” (arrow pointing away from ADC_2).  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013215.jpg',\n",
       "  'query': 'What are the connections for node M9?',\n",
       "  'response': '## Connections of M9\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_DD: Direct, un-arrowed connection from the V_DD supply rail to M9’s source.  \\n    * V_CASP: Un-arrowed connection from M9’s drain into the positive output branch of OP₁ (line labeled V_CASP).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013215.jpg',\n",
       "  'query': 'Show me all connections for node CMFB.',\n",
       "  'response': '## Connections of CMFB\\n* **Inputs**:\\n    * V_OUTP: Line from the positive output node (V_OUTP) of the output stage into CMFB (arrow pointing towards CMFB).\\n    * V_OUTN: Line from the negative output node (V_OUTN) of the output stage into CMFB (arrow pointing towards CMFB).\\n    * V_CM: Line from the common‐mode reference input (V_CM) into CMFB (arrow pointing towards CMFB).\\n* **Outputs**:\\n    * *(none)*\\n* **Bidirectional**:\\n    * V_CMFb: Line between CMFB and the gates of M6/M7 labeled V_CMFb (no arrowheads).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003868.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node CLK DIVIDER.',\n",
       "  'response': '```markdown\\n##Connections of CLK DIVIDER\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * osc out: a single line with no arrowheads connects the oscillator output labeled “osc out” to the left side of CLK DIVIDER  \\n    * Single to Differential: an unlabelled single line with no arrowheads connects the right side of CLK DIVIDER to the Single to Differential block  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003868.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node AC Level Shifter and Deskew.',\n",
       "  'response': '## Connections of AC Level Shifter and Deskew\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Single to Differential: two unlabeled differential lines connect from the Single to Differential block into AC Level Shifter and Deskew  \\n    * Buffer Chain (upper): an unlabeled line connects from AC Level Shifter and Deskew into the upper Buffer Chain block  \\n    * Buffer Chain (lower): an unlabeled line connects from AC Level Shifter and Deskew into the lower Buffer Chain block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003868.jpg',\n",
       "  'query': 'I need to investigate the network structure around node BUFFER CHAIN_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of BUFFER CHAIN_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AC Level Shifter and Deskew: direct connection (no label on line)  \\n    * CLK terminal: line labeled “CLK”',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014563.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node TRANSMIT BANDPASS FILTER.',\n",
       "  'response': '##Connections of TRANSMIT BANDPASS FILTER\\n* **Inputs**:\\n    * SINEWAVE GENERATOR: single arrowed line from SINEWAVE GENERATOR into TRANSMIT BANDPASS FILTER  \\n* **Outputs**:\\n    * SMOOTHING FILTER & POWER AMPLIFIER: single arrowed line from TRANSMIT BANDPASS FILTER to SMOOTHING FILTER & POWER AMPLIFIER  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014563.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node ATTENUATOR.',\n",
       "  'response': '##Connections of ATTENUATOR\\n* **Inputs**:\\n    * Smoothing Filter & Power Amplifier: Connected via a line labeled “TRANSMIT CARRIER” with an arrow pointing towards ATTENUATOR\\n* **Outputs**:\\n    * Transmit/Receive Switch: Connected via an unlabeled line with an arrow pointing away from ATTENUATOR\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014563.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node RECEIVE BANDPASS FILTER.',\n",
       "  'response': '## Connections of RECEIVE BANDPASS FILTER\\n* **Inputs**:\\n    * Switch: Unlabeled line carrying the selected receive‐carrier signal into RECEIVE BANDPASS FILTER  \\n* **Outputs**:\\n    * Zero Crossing & Carrier Detector: Unlabeled line from RECEIVE BANDPASS FILTER to Zero Crossing & Carrier Detector  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014563.jpg',\n",
       "  'query': 'Show me all connections for node Adder_1.',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007929.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Exponential Accumulator.',\n",
       "  'response': '##Connections of Exponential Accumulator\\n* **Inputs**:\\n    * ADC → Exponential Accumulator: line labeled “D_out” from the ADC block feeds into the Exponential Accumulator.  \\n    * Reset → Exponential Accumulator: line labeled “Reset” enters the top of the Exponential Accumulator.  \\n* **Outputs**:\\n    * Exponential Accumulator → OSR^r: unlabeled arrow from the right side of the Exponential Accumulator goes into the OSR^r block.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001721.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node K_vco/s.',\n",
       "  'response': '## Connections of K_vco/s\\n* **Inputs**:\\n    * Summing Junction: An arrowed line with no label enters K_vco/s from the preceding summing junction (combining Vin and the feedback signal).\\n* **Outputs**:\\n    * K_PFD: An arrowed line with no label leaves K_vco/s and connects to the input of block K_PFD.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001721.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node D-V?',\n",
       "  'response': '##Connections of D-V\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * B: Unlabeled line (no arrowhead) connecting block B to D-V inside the K_DAC dashed box  \\n    * z⁻¹/₄: Unlabeled line (no arrowhead) connecting D-V to block z⁻¹/₄ inside the K_DAC dashed box',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011407.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Cint_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Cint_1  \\n* **Inputs**:  \\n  \\n* **Outputs**:  \\n  \\n* **Bidirectional**:  \\n    * DSL：Cint_1 的一个端口与 DSL 输出端公共结点相连（同节点上还接有 Cdsl）。  \\n    * PFB：Cint_1 的同一端口还与 PFB 输出端公共结点相连（同节点上还接有 Cpfb）。  \\n    * OTA：Cint_1 的另一个端口直接连入 OTA 的输入端，构成积分器反馈支路。',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009052.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DLL.',\n",
       "  'response': '## Connections of DLL\\n* **Inputs**:\\n    * EXT. CLK: External clock signal enters the left side of the DLL block.  \\n* **Outputs**:\\n    * EDGE [30:1]: A 30-line bus of delayed edge signals leaves the right side of DLL and feeds into the CLK & TIMING GEN. block.  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009052.jpg',\n",
       "  'query': 'Show me all connections for node CLK & Timing Gen..',\n",
       "  'response': '## Connections of CLK & Timing Gen.\\n* **Inputs**:\\n    * DLL: The 30-bit wide EDGE[30:1] bus feeds into CLK & Timing Gen.  \\n* **Outputs**:\\n    * INT. CLOCK: The internally generated clock signal is driven out of CLK & Timing Gen.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009248.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Registers & Filters_1.',\n",
       "  'response': '## Connections of Registers & Filters_1\\n* **Inputs**:\\n    * Counter: from the output of the “Counter” block into Registers & Filters_1\\n    * D/A: from the upper “D/A” block into Registers & Filters_1, labeled “Timing”\\n* **Outputs**:\\n    * Avg: from the output of Registers & Filters_1 into the “Avg” block\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009248.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Registers & Filters_2.',\n",
       "  'response': '##Connections of Registers & Filters_2\\n* **Inputs**:\\n    * Counter: digital count output from the Min Level Detector’s Counter block feeds into Registers & Filters_2.\\n    * D/A: analog “Timing” signal from the adjacent D/A block feeds into Registers & Filters_2.\\n* **Outputs**:\\n    * Avg: filtered data output from Registers & Filters_2 goes to the Avg block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009248.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Avg.',\n",
       "  'response': '```markdown\\n##Connections of Avg\\n* **Inputs**:\\n    * Registers & Filters (max path): Arrow from the output of the top “Registers & Filters” block into Avg\\n    * Registers & Filters (min path): Arrow from the output of the bottom “Registers & Filters” block into Avg\\n* **Outputs**:\\n    * D/A: Arrow from Avg output feeding into the D/A block on the right\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010529.jpg',\n",
       "  'query': 'Show me all connections for node Sampling Monitor Circuit_1.',\n",
       "  'response': '## Connections of Sampling Monitor Circuit_1\\n* **Inputs**:\\n    * BL: Line labeled “BL” with an arrow pointing into Sampling Monitor Circuit_1.\\n    * V_cal: Line labeled “V_cal” with an arrow pointing into Sampling Monitor Circuit_1 (shared with the lower sampler).\\n    * Calibrate: Line labeled “Calibrate” with an arrow pointing into Sampling Monitor Circuit_1.\\n    * Clock: Line labeled “Clock” with an arrow pointing into Sampling Monitor Circuit_1.\\n    * Sample: Line labeled “Sample” with an arrow pointing into Sampling Monitor Circuit_1.\\n* **Outputs**:\\n    * Pin driver: Line labeled “Pin” with an arrow pointing away from Sampling Monitor Circuit_1 into the Pin driver block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010529.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Sampling Monitor Circuit_2.',\n",
       "  'response': '## Connections of Sampling Monitor Circuit_2\\n* **Inputs**:\\n    * BLB: incoming arrow from the BLB line  \\n    * V_cal: incoming arrow from the V_cal line  \\n    * Calibrate: incoming arrow from the Calibrate line  \\n    * Clock: incoming arrow from the Clock line  \\n    * Sample: incoming arrow from the Sample line  \\n* **Outputs**:\\n    * Pin driver: outgoing arrow to the Pin driver block (no label on this line)  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010529.jpg',\n",
       "  'query': 'Show me all connections for node Pin driver_1.',\n",
       "  'response': '##Connections of Pin driver_1\\n* **Inputs**:\\n    * Sampling Monitor Circuit: Unlabeled line from the output of the on-chip Sampling Monitor Circuit into Pin driver_1.\\n* **Outputs**:\\n    * Low Pass Filter: Line labeled “Pin” from Pin driver_1 output into the input of the off-chip Low Pass Filter.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010529.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Pin driver_2.',\n",
       "  'response': '```markdown\\n##Connections of Pin driver_2\\n* **Inputs**:\\n    * Sampling Monitor Circuit: line labelled \"Pin\" with an arrow pointing towards Pin driver_2  \\n* **Outputs**:\\n    * Low Pass Filter: line labelled \"Pin\" with an arrow pointing away from Pin driver_2  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010529.jpg',\n",
       "  'query': 'What are the connections for node Low Pass Filter_1?',\n",
       "  'response': '##Connections of Low Pass Filter_1\\n* **Inputs**:\\n    * Pin driver: Arrow pointing towards Low Pass Filter_1 on the line labeled “BLout Pin”  \\n* **Outputs**:\\n    * |BL_out: Arrow pointing away from Low Pass Filter_1 on the line labeled “|BL_out”  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010529.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Low Pass Filter_2.',\n",
       "  'response': '##Connections of Low Pass Filter_2\\n* **Inputs**:\\n    * Pin driver: Arrow pointing towards Low Pass Filter_2 carrying the signal labeled “BLB_out Pin.”\\n* **Outputs**:\\n    * BLB_out: Arrow pointing away from Low Pass Filter_2 carrying the filtered output labeled “BLB_out.”\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011646.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Power Switch.',\n",
       "  'response': '## Connections of Power Switch\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * Tapered Buffers: Two signal lines from the outputs of the final buffer stage—one from the node labeled W = a^N·W_P0 and one from the node labeled W = a^N·W_N0—feed directly into the corresponding transistor gates inside the Power Switch.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006878.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Digital Filter1.',\n",
       "  'response': '## Connections of Digital Filter1\\n* **Inputs**:\\n    * IADC1: Unlabeled arrow from IADC1’s output connects into the input of Digital Filter1.  \\n* **Outputs**:\\n    * Summing block (adder before D): Unlabeled arrow from Digital Filter1’s output feeds into the positive input of the summing block that produces D.  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006878.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Adder_1.',\n",
       "  'response': '```markdown\\n## Connections of Adder_1\\n* **Inputs**:\\n    * Digital Filter1: arrow pointing towards Adder_1 from Digital Filter1 output (no label)\\n    * Digital Filter2: arrow pointing towards Adder_1 from Digital Filter2 output (no label)\\n* **Outputs**:\\n    * D: arrow pointing away from Adder_1 to D (no label)\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011804.jpg',\n",
       "  'query': 'What are the connections for node AC/DC_Converter_1?',\n",
       "  'response': '```markdown\\n## Connections of AC/DC_Converter_1\\n* **Inputs**:\\n    * PDU: 480/277V AC line from PDU into AC/DC_Converter_1\\n* **Outputs**:\\n    * DC/DC: 400V PSU line from AC/DC_Converter_1 to DC/DC\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011804.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node IBC_2?',\n",
       "  'response': '## Connections of IBC_2\\n* **Inputs**:\\n    * Hot Swap: Connected by a single line labeled “40V~60V 54V nominal” with an arrow pointing into IBC_2  \\n* **Outputs**:\\n    * POL: Drives the block labeled “POL” via an arrowed line from IBC_2  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011804.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node DC/DC_2.',\n",
       "  'response': '##Connections of DC/DC_2\\n* **Inputs**:\\n    * Hot Swap: 40 V–60 V (54 V nominal) feed from the Hot Swap block into DC/DC_2  \\n* **Outputs**:\\n    * CPU Non-Core Rails: DC/DC_2 supplies the CPU non-core rail voltages  \\n    * Chip Set Rails: DC/DC_2 supplies the chipset rail voltages  \\n    * Others: DC/DC_2 supplies all other required secondary voltages  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011804.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Chip Set Rails.',\n",
       "  'response': '```markdown\\n##Connections of Chip Set Rails\\n* **Inputs**:\\n    * DC/DC: Receives the regulated power rail output from the DC/DC converter downstream of the Hot Swap stage\\n* **Outputs**:\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011804.jpg',\n",
       "  'query': 'What are the connections for node Others?',\n",
       "  'response': '```markdown\\n## Connections of Others\\n* **Inputs**:\\n    * DC/DC: An unlabeled power rail from the DC/DC converter connects into Others (arrow points towards Others)\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011982.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Decoder; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Decoder\\n* **Inputs**:\\n    * S<0>: Arrow pointing into Decoder from the left, carrying the S<0> selection signal.\\n    * S<1>: Arrow pointing into Decoder from the left, carrying the S<1> selection signal.\\n    * S<2>: Arrow pointing into Decoder from the left, carrying the S<2> selection signal.\\n    * S<3>: Arrow pointing into Decoder from the left, carrying the S<3> selection signal.\\n* **Outputs**:\\n    * D<15:0>: Bus of 16 lines exiting Decoder (each carrying D<0>…D<15>) and branching to the V-Tune control inputs of the 16 switch blocks (labeled V-Tune 0 through V-Tune 15).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011982.jpg',\n",
       "  'query': 'Show me all connections for node R15.',\n",
       "  'response': '```markdown\\n## Connections of R15\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * VDD: one end of R15 connects directly to the VDD supply node (no arrowhead)\\n    * V-Tune 15 switch node: the other end of R15 connects to the analog switch labelled “V-Tune 15” (no arrowhead)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011982.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node VDD.',\n",
       "  'response': '##Connections of VDD\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * R15: Direct connection to the top of the resistor-ladder resistor R15 (no arrowheads)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011982.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node GND?',\n",
       "  'response': '##Connections of GND\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * R0: A plain line (no arrowheads) connects the bottom of resistor R0 directly to GND.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005215.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node OLED.',\n",
       "  'response': '##Connections of OLED\\n* **Inputs**:\\n    * MS1: Connection from MS1’s source to OLED, line labeled “IPIXEL” with an arrow pointing toward OLED  \\n* **Outputs**:\\n    *(none)*  \\n* **Bidirectional**:\\n    * GND: Direct connection to ground, no arrow or label',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009529.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node LPF_1.',\n",
       "  'response': '```markdown\\n##Connections of LPF_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Down Mixer: Unlabeled line connecting the top down mixer’s output to LPF_1\\n    * PGA: Unlabeled line connecting LPF_1’s output to the top programmable‐gain amplifier (PGA) input\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009529.jpg',\n",
       "  'query': 'What are the connections for node LPF_2?',\n",
       "  'response': '## Connections of LPF_2  \\n* **Inputs**:  \\n* **Outputs**:  \\n* **Bidirectional**:  \\n    * Down mixer: An unlabeled line connects the output of the Q-path down mixer to LPF_2.  \\n    * PGA: An unlabeled line connects LPF_2 to the input of the Programmable Gain Amplifier within the DCOC stage.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013686.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Temp Sensor.',\n",
       "  'response': '##Connections of Temp Sensor\\n* **Inputs**:\\n    * V_DD: Power‐supply line labeled V_DD feeding into Temp Sensor  \\n* **Outputs**:\\n    * Signal Conditioner: Signal line with an arrow from Temp Sensor to Signal Conditioner  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013686.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Signal Conditioner.',\n",
       "  'response': '##Connections of Signal Conditioner\\n* **Inputs**:\\n    * Temp Sensor: A single-arrow line from Temp Sensor into Signal Conditioner carrying the raw temperature signal  \\n* **Outputs**:\\n    * ADC: A single-arrow line labeled “X_SIG” from Signal Conditioner into the ADC block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013686.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node ADC?',\n",
       "  'response': '## Connections of ADC\\n* **Inputs**:\\n    * Signal Conditioner: X_SIG line enters the left side of ADC (arrow pointing toward ADC).  \\n    * Reference Generator: X_REF line enters the bottom of ADC (arrow pointing toward ADC).  \\n* **Outputs**:\\n    * T_OUT: n bit line exits the right side of ADC (arrow pointing away from ADC).  \\n* **Bidirectional**:\\n    * V_DD: power‐supply line to the top of ADC (no arrowhead).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013686.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Reference Generator.',\n",
       "  'response': '##Connections of Reference Generator\\n* **Inputs**:\\n* **Outputs**:\\n    * ADC: A single line labeled “X_REF” runs from Reference Generator to the ADC, with an arrowhead on the ADC end (pointing away from Reference Generator).\\n* **Bidirectional**:\\n    * VDD: The power‐rail “VDD” connects to the Reference Generator block without any arrowheads.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007127.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Adder_4.',\n",
       "  'response': '##Connections of Adder_4\\n* **Inputs**:\\n    * i_diff_DC  \\n      Arrow into Adder_4 from above, originating outside the Linear Control block.  \\n    * i_diff_va*  \\n      Arrow into Adder_4 from the left, coming from block G_ave.  \\n    * i_diff_vd*  \\n      Arrow into Adder_4 from the lower‐left, coming from block G_diff.  \\n* **Outputs**:\\n    * i_diff*  \\n      Arrow out of Adder_4 to the right, feeding block G_{i_diff}.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000487.jpg',\n",
       "  'query': 'What are the connections for node PFD/CP?',\n",
       "  'response': '## Connections of PFD/CP\\n* **Inputs**:\\n    * CK_in: Clock input line labeled “CK_in” feeding into PFD/CP from the left.\\n    * Divider ÷ 32–63: Feedback clock line from the Divider ÷ 32–63 into PFD/CP (unlabeled on the line).\\n* **Outputs**:\\n    * V_ctrl: Control‐voltage output from PFD/CP to the VCO.\\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000265.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Photodiode.',\n",
       "  'response': '```markdown\\n##Connections of Photodiode\\n* **Inputs**:\\n* **Outputs**:\\n    * Transimpedance Amplifier: Line labeled I_IN with an arrow pointing away from the Photodiode into the Transimpedance Amplifier.  \\n* **Bidirectional**:\\n    * Ground: Connection from the Photodiode’s bottom terminal to the ground symbol, with no arrowhead.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000265.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Ground?',\n",
       "  'response': '##Connections of Ground\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Photodiode: Bottom terminal of the photodiode is connected to Ground via a line terminating in the ground symbol (no arrowheads).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000265.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Transimpedance Amplifier.',\n",
       "  'response': '## Connections of Transimpedance Amplifier\\n* **Inputs**:\\n    * Photodiode: line labeled I_IN pointing from Photodiode to Transimpedance Amplifier\\n    * Bias Circuit: line labeled V_B2 pointing from Bias Circuit to Transimpedance Amplifier\\n* **Outputs**:\\n    * Voltage Amplifier: line labeled OUT0 pointing from Transimpedance Amplifier to Voltage Amplifier\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004591.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Inv[i].',\n",
       "  'response': '```markdown\\n## Connections of Inv[i]\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Node[i]: Unlabeled signal line (no arrowheads) connects from the output of the Node[i] block into the input of Inv[i].\\n    * Level-1 Signature Flip-Flop[i] CK: Signal line labeled “Effective Clock Rising Edge” (no arrowheads) connects from the output of Inv[i] to the CK input of the Level-1 Signature Flip-Flop[i].\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004591.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Level-1 Signature Flip-Flop[i].',\n",
       "  'response': '## Connections of Level-1 Signature Flip-Flop[i]\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * VDD: D input is tied directly to VDD (no label on line)  \\n    * Reset: reset pin is connected to the Reset net (no label on line)  \\n    * Inv[i]: CK input is driven by the output of Inv[i] (no label on line)  \\n    * Level-2 Signature Flip-Flop[i]: Q output goes to the D input of Level-2 Signature Flip-Flop[i] via the Temp[i] line',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005556.jpg',\n",
       "  'query': 'Show me all connections for node D-FF.',\n",
       "  'response': '##Connections of D-FF\\n* **Inputs**:\\n    * DWA: solid line from the output of the DWA block into the D-FF data input  \\n    * CLK: dashed line labeled “CLK” into the D-FF clock input  \\n* **Outputs**:\\n    * DAC1 (FSCR): solid line from the D-FF output into the DAC1 (FSCR) block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006904.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node F_ref.',\n",
       "  'response': '## Connections of F_ref\\n* **Inputs**:\\n* **Outputs**:\\n    * BBPD: A line with an arrow pointing away from F_ref into the BBPD block, carrying the reference frequency signal.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006904.jpg',\n",
       "  'query': 'I need to investigate the network structure around node BBPD; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of BBPD\\n* **Inputs**:\\n    * F_ref: Arrow from the reference‐oscillator block into BBPD (labelled “F_ref”)\\n    * DTC: Arrow from the DTC block into BBPD (no label)\\n* **Outputs**:\\n    * DLF: Arrow from BBPD into the DLF block (no label)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005065.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Comparator_1.',\n",
       "  'response': '##Connections of Comparator_1\\n* **Inputs**:\\n    * Sine→Square (upper block): the square‐wave output of the Sine→Square converter (driven by the 70 MHz input) feeds into Comparator_1.\\n* **Outputs**:\\n    * PFD: Comparator_1’s output drives the PFD block via a unidirectional arrow.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005065.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Comparator_2.',\n",
       "  'response': '##Connections of Comparator_2\\n* **Inputs**:\\n    * Sine→Square (feedback path): the square‐wave output of the lower Sine→Square block feeds into the left side of Comparator_2 (arrow pointing into Comparator_2).  \\n* **Outputs**:\\n    * PFD: Comparator_2’s output line goes to the lower input of the PFD block (arrow pointing away from Comparator_2).  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005065.jpg',\n",
       "  'query': 'What are the connections for node PFD?',\n",
       "  'response': '##Connections of PFD\\n* **Inputs**:\\n    * Comparator (from top Sine→Square block receiving the 70 MHz input): arrow pointing towards PFD\\n    * Comparator (from bottom Sine→Square block driven by the VCO output): arrow pointing towards PFD\\n* **Outputs**:\\n    * LPF: two arrows pointing away from PFD into the LPF block\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005065.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node LPF.',\n",
       "  'response': '##Connections of LPF\\n* **Inputs**:\\n    * PFD: Output of the Phase-Frequency Detector (PFD) is fed into the input of LPF.\\n* **Outputs**:\\n    * VCO by master filter: The output of LPF, labeled “V-tune,” drives the VCO by master filter.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005065.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node VCO by master filter?',\n",
       "  'response': '##Connections of VCO by master filter\\n* **Inputs**:\\n    * LPF: Line from LPF to VCO by master filter labeled “V-tune”\\n* **Outputs**:\\n    * Sine→Square: Line from VCO by master filter to the lower Sine→Square block (no label)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001930.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Fine ADC.',\n",
       "  'response': '```markdown\\n##Connections of Fine ADC\\n* **Inputs**:\\n    * V1: A single-ended line labeled “V1” enters Fine ADC from the left, arrow pointing into Fine ADC.\\n    * MUX: A line labeled “63 V_RF” enters Fine ADC from below (output of MUX), arrow pointing into Fine ADC.\\n* **Outputs**:\\n    * Encoder: A single-ended line labeled “D₂ / 6” exits Fine ADC to the right toward the Encoder, arrow pointing away from Fine ADC.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008418.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node PLL.',\n",
       "  'response': '## Connections of PLL\\n* **Inputs**:\\n    * Vg: line labeled “Vg/3” feeds into the PLL block  \\n* **Outputs**:\\n    * CL Current Synthesis: line labeled “ωt” leaves the PLL block toward CL Current Synthesis  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008418.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node CL Current Synthesis.',\n",
       "  'response': '##Connections of CL Current Synthesis\\n* **Inputs**:\\n    * AC power regulator: line labeled “i*ₐ,ᵦ,c / 3” with an arrow pointing into CL Current Synthesis  \\n    * CL energy balancing: line labeled “I*₍bal₎” with an arrow pointing into CL Current Synthesis  \\n    * PI: line labeled “I*₍dc₎” with an arrow pointing into CL Current Synthesis  \\n    * PLL: line labeled “ωt” with an arrow pointing into CL Current Synthesis  \\n* **Outputs**:\\n    * Current loop & PWM: line labeled “i*₍cl₎ / 6” with an arrow pointing away from CL Current Synthesis  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008418.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node 1/6N Σ.',\n",
       "  'response': '##Connections of 1/6N Σ\\n* **Inputs**:\\n    * v₍Ccl₎: The line labeled “v₍Ccl₎/6” enters the left side of the 1/6N Σ block (arrow pointing towards 1/6N Σ).  \\n* **Outputs**:\\n    * Summation junction before PI: The output of 1/6N Σ feeds the positive input of the nearby summing circle (which also takes V*₍SM₎), with the arrow pointing away from 1/6N Σ.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008082.jpg',\n",
       "  'query': 'What are the connections for node Data to PC?',\n",
       "  'response': '```markdown\\n## Connections of Data to PC\\n* **Inputs**:\\n    * MCU: Unlabeled arrow from the MCU block into Data to PC carrying diagnostic/data output  \\n* **Outputs**:\\n    * None  \\n* **Bidirectional**:\\n    * None  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007404.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node ABS.',\n",
       "  'response': '```markdown\\n##Connections of ABS\\n* **Inputs**:\\n    * i_p: Arrow from the i_p signal line into the ABS block.\\n* **Outputs**:\\n    * –ζ·i_p multiplier: Arrow from the ABS block to the block labeled “–ζ·i_p”, carrying the |i_p| signal.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002262.jpg',\n",
       "  'query': 'Show me all connections for node 2.5-b stage_2.',\n",
       "  'response': '##Connections of 2.5-b stage_2\\n* **Inputs**:\\n    * Preceding 2.5-b stage: The output arrow from the first 2.5-b stage feeds into 2.5-b stage_2 via an unlabeled inter-stage signal line.  \\n* **Outputs**:\\n    * Subsequent 2.5-b stage: 2.5-b stage_2 drives the third 2.5-b stage via an unlabeled inter-stage signal line (arrow pointing away).  \\n* **Bidirectional**:\\n    * Back-end digital correction (simple adder): A 3-bit bus (labeled “3”) connects 2.5-b stage_2 and the back-end digital correction block with no arrowheads.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002262.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node 3-b flash ADC.',\n",
       "  'response': '```markdown\\n## Connections of 3-b flash ADC\\n* **Inputs**:\\n    * 2.5-b stage (fourth): Unlabeled horizontal arrow from the output of the fourth 2.5-b stage into the 3-b flash ADC.\\n* **Outputs**:\\n    * Back-end digital correction (simple adder): Arrow labeled “3” from the 3-b flash ADC into the back-end digital correction.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002262.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Back-end digital correction (simple adder)?',\n",
       "  'response': '```markdown\\n## Connections of Back-end digital correction (simple adder)\\n* **Inputs**:\\n    * 2.5-b stage (first): 3-bit output into the adder\\n    * 2.5-b stage (second): 3-bit output into the adder\\n    * 2.5-b stage (third): 3-bit output into the adder\\n    * 2.5-b stage (fourth): 3-bit output into the adder\\n    * 3-b flash ADC: 3-bit output into the adder\\n* **Outputs**:\\n    * D_OUT: 11-bit corrected digital output\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006602.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Ref 100MHz; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of Ref 100MHz\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * DTC: Provides the 100 MHz reference clock signal to the DTC block\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006602.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Multiplier_1.',\n",
       "  'response': '## Connections of Multiplier_1\\n* **Inputs**:\\n    * LMS: A line labeled “gain” with an arrow pointing toward Multiplier_1  \\n    * Digital Quantizer: A line labeled “FCW” with an arrow pointing toward Multiplier_1  \\n* **Outputs**:\\n    * DTC: An unlabeled line with an arrow pointing away from Multiplier_1  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006602.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Digital Filter; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Digital Filter\\n* **Inputs**:\\n    * BBPD: Line labeled “e” feeds from BBPD into Digital Filter.  \\n* **Outputs**:\\n    * DCO: Line carries Digital Filter’s output into the DCO.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008131.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Flow chart in Fig.4.',\n",
       "  'response': '## Connections of Flow chart in Fig.4\\n* **Inputs**:\\n    * SOGI PLL: line labelled V₋g feeding into Flow chart in Fig.4  \\n    * SOGI PLL: line labelled θ feeding into Flow chart in Fig.4  \\n    * PI: line labelled y feeding into Flow chart in Fig.4  \\n* **Outputs**:\\n    * PWM: line labelled φₛ from Flow chart in Fig.4 to PWM  \\n    * PWM: line labelled D₁ from Flow chart in Fig.4 to PWM  \\n    * PWM: line labelled D₂ from Flow chart in Fig.4 to PWM  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008131.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node PWM.',\n",
       "  'response': '```markdown\\n## Connections of PWM\\n* **Inputs**:\\n    * φ_s: Arrow pointing towards PWM from the “Flow chart in Fig.4” block, labeled φ_s\\n    * D₁: Arrow pointing towards PWM from the “Flow chart in Fig.4” block, labeled D₁\\n    * D₂: Arrow pointing towards PWM from the “Flow chart in Fig.4” block, labeled D₂\\n\\n* **Outputs**:\\n    * Q₁–Q₈: Arrow pointing away from PWM, labeled Q₁–Q₈\\n\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008354.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Comparator_1?',\n",
       "  'response': '## Connections of Comparator_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Analog Loop Filter: a line (no arrowhead) connects the output of the Analog Loop Filter block to the left input of Comparator_1.  \\n    * fosc: a line (no arrowhead) carries the triangular‐wave signal from the fosc block into the lower input of Comparator_1.  \\n    * Switching Driver: a line (no arrowhead) carries the output of Comparator_1 into the input of the Switching Driver block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003218.jpg',\n",
       "  'query': 'Show me all connections for node Current Control.',\n",
       "  'response': '##Connections of Current Control\\n* **Inputs**:\\n    * abc/dq: I_dq signal from abc/dq block into Current Control  \\n    * External Reference: I*_d reference signal into Current Control  \\n    * External Reference: I*_q reference signal into Current Control  \\n* **Outputs**:\\n    * dq/abc: unlabelled control signal from Current Control to dq/abc block  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003218.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Z_g.',\n",
       "  'response': '```markdown\\n## Connections of Z_g\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * PCC: connects Z_g to the point of common coupling; the connecting line is annotated with impedance Z_dq  \\n    * U_g: connects Z_g to the AC grid voltage source U_g  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015238.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Vrefp_1.',\n",
       "  'response': '##Connections of Vrefp_1\\n* **Inputs**:\\n    * DAC: The Vrefp_1 pad feeds the top node of the DAC’s capacitor-switch network, supplying the positive reference voltage to the array.  \\n* **Outputs**:  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015238.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Vrefn_1.',\n",
       "  'response': '## Connections of Vrefn_1\\n* **Inputs**:\\n    * External reference source: line labeled “Vrefn_1” with an arrow pointing into the bottom DAC network  \\n* **Outputs**:\\n    * (none)  \\n* **Bidirectional**:\\n    * DAC switch network: three unlabeled connections from the Vrefn_1 pin into the bottom capacitor-switch array',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009510.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node 17-Level Pipeline stage.',\n",
       "  'response': '## Connections of 17-Level Pipeline stage\\n\\n* **Inputs**:\\n    * Vin⁺: arrow into the 17-Level Pipeline stage, labelled “V_in⁺”\\n    * Vin⁻: arrow into the 17-Level Pipeline stage, labelled “V_in⁻”\\n\\n* **Outputs**:\\n    * 15-Level Pipeline stage: two parallel residue outputs (unlabeled lines) feeding the next 15-Level Pipeline stage\\n    * Calibration adder (leftmost summing block): 13-bit bus output\\n\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010999.jpg',\n",
       "  'query': 'Show me all connections for node ZOH.',\n",
       "  'response': '```markdown\\n##Connections of ZOH\\n* **Inputs**:\\n    * PWM: The output line from the PWM block enters ZOH (no label on the line).\\n* **Outputs**:\\n    * e⁻ˢᵀˢ: The output of ZOH goes into the e⁻ˢᵀˢ block (no label on the line).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008805.jpg',\n",
       "  'query': 'I need to investigate the network structure around node S^(1,g,N); please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of S^(1,g,N)\\n* **Inputs**:\\n    * c[n]: Arrow from c[n] into S^(1,g,N), supplying the discrete signal c[n].\\n* **Outputs**:\\n    * DAC^(g+1,N): S^(1,g,N) outputs c^(g+1,N)[n] to the input of the DAC^(g+1,N) block.\\n    * DAC^(1,g): S^(1,g,N) outputs c^(1,g)[n] to the input of the DAC^(1,g) block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008805.jpg',\n",
       "  'query': 'I need to investigate the network structure around node DAC^(g+1,N); please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of DAC^(g+1,N)\\n* **Inputs**:\\n    * S^(1,g,N): line labeled c^(g+1,N)[n] connects from the output of S^(1,g,N) into the input of DAC^(g+1,N)\\n* **Outputs**:\\n    * Σ (summing junction): unlabeled line carries the output of DAC^(g+1,N) into the adder where it is summed with DAC^(1,g)’s output\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008805.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Adder_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Adder_1\\n* **Inputs**:\\n    * DAC^(g+1,N): output of DAC^(g+1,N) feeds into the adder (arrow pointing into Adder_1).\\n    * DAC^(1,g): output of DAC^(1,g) feeds into the adder (arrow pointing into Adder_1).\\n* **Outputs**:\\n    * y(t): the sum output of Adder_1 is sent to y(t) (arrow pointing away from Adder_1).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010249.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Proposed loop filter.',\n",
       "  'response': '##Connections of Proposed loop filter\\n* **Inputs**:\\n    * Subtractor (summing junction of vin and feedback): the unlabeled error‐signal line into the Proposed loop filter  \\n* **Outputs**:\\n    * Quantizer’s input summing junction (before A_g): the line labeled v₁ from the Proposed loop filter into the node that adds vₙ  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011977.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node DC-DC converter.',\n",
       "  'response': '##Connections of DC-DC converter\\n* **Inputs**:\\n    * Thermoelectric generator (TEG): line labeled “P_in” (arrow pointing towards DC-DC converter) from the TEG output node into the converter input.  \\n    * Start-up oscillator: line labeled “start-up clock” (arrow pointing towards DC-DC converter) feeding the clock into the converter.\\n* **Outputs**:\\n    * C_out: line labeled “P_out” (arrow pointing away from DC-DC converter) from the converter output node to the output capacitor.\\n* **Bidirectional**:\\n    * C_in: unlabeled line (no arrow) tying the converter input node to the input capacitor.  \\n    * Start-up oscillator: unlabeled feedback line (no arrow) between the converter and the start-up oscillator.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007759.jpg',\n",
       "  'query': 'What are the connections for node Impedance Calculation Algorithm?',\n",
       "  'response': '```markdown\\n## Connections of Impedance Calculation Algorithm\\n* **Inputs**:\\n    * abc/dq (Iₐᵦc→dq): Arrow into Impedance Calculation Algorithm labeled ΔI_d, ΔI_q  \\n    * abc/dq (Uₐᵦc→dq): Arrow into Impedance Calculation Algorithm labeled ΔU_d, ΔU_q  \\n* **Outputs**:\\n    * Impedance matrix block [Z_dd Z_dq; Z_qd Z_qq] = Z_dq: Arrow from Impedance Calculation Algorithm labeled Z_dq  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006293.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Mixer_1.',\n",
       "  'response': '##Connections of Mixer_1\\n* **Inputs**:\\n    * Quadrature Modulator: signal line from Quadrature Modulator output into Mixer_1, unlabeled  \\n    * PN Code: control line carrying PN Code into Mixer_1, labeled \"PN Code\"\\n* **Outputs**:\\n    * RF Front-End: signal line from Mixer_1 output into RF Front-End input, unlabeled  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013903.jpg',\n",
       "  'query': 'What are the connections for node System Description?',\n",
       "  'response': '## Connections of System Description\\n* **Inputs**:\\n    * Subblock Detection: Unlabeled line with arrow pointing into System Description  \\n* **Outputs**:\\n    * System Level Reliability Analysis: Unlabeled line with arrow leaving System Description  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014407.jpg',\n",
       "  'query': 'What are the connections for node C-DAC?',\n",
       "  'response': '```markdown\\n##Connections of C-DAC\\n* **Inputs**:\\n    * Vin: analog input voltage is switched into the C-DAC via the Vin switch on the left.\\n    * D<10:0>: 10-bit digital control bus feeding into the bottom of the C-DAC.\\n* **Outputs**:\\n    * Dynamic comparator input: the C-DAC’s analog output node drives the 3-stage dynamic comparator on the right.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011886.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Filter_f1f2.',\n",
       "  'response': '##Connections of Filter_f1f2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Vi: line labeled “Vi” connects the Vi source block to Filter_f1f2 (no arrowheads)  \\n    * simplified transistor based analog predistorter (APD): unlabelled line connects Filter_f1f2 to the APD block (no arrowheads)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011270.jpg',\n",
       "  'query': 'Show me all connections for node A.',\n",
       "  'response': '```markdown\\n##Connections of A\\n* **Inputs**:\\n    * P: The node labeled P feeds the input of A via the line labeled Vₚ (arrow pointing into A).\\n* **Outputs**:\\n    * RING OSCILLATOR VCO: A drives the ring‐oscillator block via the line labeled Vₒₛᶜ (arrow pointing away from A).\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003379.jpg',\n",
       "  'query': 'Show me all connections for node Phase Accumulator.',\n",
       "  'response': '##Connections of Phase Accumulator\\n* **Inputs**:\\n    * Length (32 bit): 32-bit length input line entering Phase Accumulator\\n* **Outputs**:\\n    * Phase to Amplitude Converter: 32-bit length output line from Phase Accumulator to Phase to Amplitude Converter\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003379.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Phase to Amplitude Converter; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Phase to Amplitude Converter\\n* **Inputs**:\\n    * Phase Accumulator: 32-bit phase value input (arrow labeled “Length (32 bit)” pointing into Phase to Amplitude Converter)\\n* **Outputs**:\\n    * sine: output amplitude signal (arrow labeled “sine” pointing away from Phase to Amplitude Converter)\\n    * cosine: output amplitude signal (arrow labeled “cosine” pointing away from Phase to Amplitude Converter)\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013367.jpg',\n",
       "  'query': 'Show me all connections for node Crystal-derived Clock.',\n",
       "  'response': '## Connections of Crystal-derived Clock\\n* **Inputs**:\\n* **Outputs**:\\n    * Sampling switch before ADC: carries the Tₛ clock signal used to gate x(t) into the ADC  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013367.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node ADC.',\n",
       "  'response': '##Connections of ADC\\n* **Inputs**:\\n    * x(t): analog signal input from the front-end switch into ADC  \\n    * Ts: sampling clock input from Crystal-derived Clock into ADC  \\n* **Outputs**:\\n    * AGC: digitized output stream from ADC to AGC  \\n* **Bidirectional**:  \\n    *(none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013367.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node AGC.',\n",
       "  'response': '```markdown\\n##Connections of AGC\\n* **Inputs**:\\n    * ADC: A solid arrow from the ADC output into the AGC input; the line itself is unlabeled (sampling period Ts is indicated above the AGC block).  \\n* **Outputs**:\\n    * Equalizer: A solid arrow from the AGC output to the Equalizer input; the line itself is unlabeled (sampling period Ts is indicated above the AGC block).  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013367.jpg',\n",
       "  'query': 'What are the connections for node Equalizer?',\n",
       "  'response': '```markdown\\n## Connections of Equalizer\\n* **Inputs**:\\n    * AGC: Arrow pointing into Equalizer carrying the Ts-sampled signal from the AGC.\\n* **Outputs**:\\n    * Interpolated Timing Recovery (ITR): Arrow pointing away from Equalizer delivering the Ts-sampled signal to ITR.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013367.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Slicer?',\n",
       "  'response': '```markdown\\n##Connections of Slicer\\n* **Inputs**:\\n    * Interpolated Timing Recovery (ITR): A line with an arrow pointing towards the Slicer block, labeled “T”.\\n* **Outputs**:\\n    * â: A line with an arrow pointing away from the Slicer block to the right, carrying the detected symbol â.\\n    * Σ (summation): A line with an arrow pointing away from the Slicer block downward into the Σ block, feeding the detected symbol â for error calculation.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012753.jpg',\n",
       "  'query': 'Show me all connections for node ABS.',\n",
       "  'response': '##Connections of ABS\\n* **Inputs**:\\n    * e(n): Arrow pointing towards ABS, label “5.11” (through pipeline latch)\\n* **Outputs**:\\n    * LOG: Arrow pointing away from ABS, label “5.11”\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012753.jpg',\n",
       "  'query': 'Show me all connections for node ALOG.',\n",
       "  'response': '## Connections of ALOG\\n* **Inputs**:\\n    * MUX: The line labeled “6.10” carries the selected data from the MUX into the input of ALOG.\\n* **Outputs**:\\n    * + (adder): The line labeled “5.11” carries the output of ALOG into the input of the following adder.\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001797.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Digital GMSK modulator; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Digital GMSK modulator\\n* **Inputs**:\\n    * Burst Store: Unlabeled arrow from the output of Burst Store into Digital GMSK modulator\\n* **Outputs**:\\n    * DAC (I‐path): Unlabeled arrow from Digital GMSK modulator to the top DAC block\\n    * DAC (Q‐path): Unlabeled arrow from Digital GMSK modulator to the bottom DAC block\\n* **Bidirectional**:  \\n    None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001797.jpg',\n",
       "  'query': 'I need to investigate the network structure around node DAC_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of DAC_1\\n* **Inputs**:\\n    * Digital GMSK modulator: Arrow from the modulator output enters DAC_1 (no label on the line)\\n* **Outputs**:\\n    * Reconstruction filter: Arrow from DAC_1 output goes into the reconstruction filter block (no label on the line)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001797.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ReconstructionFilter_1.',\n",
       "  'response': '## Connections of ReconstructionFilter_1\\n* **Inputs**:\\n    * DAC: Line from the DAC output into ReconstructionFilter_1 (arrow pointing towards ReconstructionFilter_1)  \\n* **Outputs**:\\n    * PGA: Line from ReconstructionFilter_1 output into the PGA (arrow pointing away from ReconstructionFilter_1)  \\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001797.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node ReconstructionFilter_2.',\n",
       "  'response': '##Connections of ReconstructionFilter_2\\n* **Inputs**:\\n    * DAC: An unlabelled line with an arrow pointing into ReconstructionFilter_2 carries the analog output of the DAC into the filter.\\n* **Outputs**:\\n    * PGA: An unlabelled line with an arrow pointing away from ReconstructionFilter_2 carries the filtered signal to the PGA.\\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002901.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node First-Order Reference Filter.',\n",
       "  'response': '##Connections of First-Order Reference Filter\\n* **Inputs**:\\n    * Reference Pulse: arrow from Reference Pulse into First-Order Reference Filter\\n* **Outputs**:\\n    * Envelope Detector: arrow from First-Order Reference Filter to Envelope Detector\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008947.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ANDGate_1.',\n",
       "  'response': '```markdown\\n##Connections of ANDGate_1\\n* **Inputs**:\\n* **Outputs**:\\n    * I_B: The output of ANDGate_1 (arrow pointing away) drives the gate of the switch in series with the current source I_B (no label on the line)\\n* **Bidirectional**:\\n    * Φstop: Connects to one input of ANDGate_1 (line has no arrowhead; label “Φstop”)\\n    * Φclk: Connects to the other input of ANDGate_1 (line has no arrowhead; label “Φclk”)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008947.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node CurrentSource_IB.',\n",
       "  'response': '```markdown\\n##Connections of CurrentSource_IB\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * φstop/φclk-controlled switch: Unlabeled two-way line between the switch contact and the top terminal of IB (no arrowhead)\\n    * Ground: Unlabeled connection from the bottom terminal of IB to ground (no arrowhead)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001824.jpg',\n",
       "  'query': 'Show me all connections for node G.',\n",
       "  'response': '##Connections of G\\n* **Inputs**:\\n    * Σ (summing junction): Arrow into G from the summation node that combines the output of LF_CT1 (filtered V_IN,I or V_IN,Q) with the negative feedback signal from the CDAC via LF_sc.  \\n* **Outputs**:\\n    * LF_CT2: Arrow from G to the LF_CT2 block, forwarding the amplified signal to the next low-pass filter stage.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003522.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node PGA.',\n",
       "  'response': '```markdown\\n## Connections of PGA\\n* **Inputs**:\\n    * Input Signal: An arrow from the Input Signal block points into the left side of the PGA.\\n* **Outputs**:\\n    * Summing Junction (before Loop Filter): A line exits the right side of the PGA and feeds into the “+” input of the adder that precedes the Loop Filter.\\n* **Bidirectional**:\\n    * Volume Control: A line (no arrowheads) connects the Volume Control block to the bottom of the PGA.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003522.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Output Stage.',\n",
       "  'response': '```markdown\\n## Connections of Output Stage\\n* **Inputs**:\\n    * Real Time Comparator: The output of the Real Time Comparator block feeds into the input of the Output Stage.\\n* **Outputs**:\\n    * Load: The Output Stage drives the Load via an outgoing arrow.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001464.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node EA.',\n",
       "  'response': '## Connections of EA\\n* **Inputs**:\\n    * V_REF: Line into the “+” input terminal of the EA amplifier.  \\n    * V_FB: Line into the “–” input terminal of the EA amplifier.  \\n* **Outputs**:\\n    * V_EA1: Output node of EA; this node ties to a resistor to ground, feeds the S&H block, and provides the feed-forward path into the Subtractor.  \\n* **Bidirectional**:  \\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001464.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Resistor_1.',\n",
       "  'response': '##Connections of Resistor_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Error Amplifier (EA): one terminal of Resistor_1 ties to the VEA1 output node of the EA block  \\n    * Ground: the other terminal of Resistor_1 connects to the ground reference',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001464.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node S&H.',\n",
       "  'response': '```markdown\\n##Connections of S&H\\n* **Inputs**:\\n* **Outputs**:\\n    * Subtractor: A line labeled V_SH carries the held-and-sampled voltage from S&H into the Subtractor.\\n* **Bidirectional**:\\n    * V_EA1: A plain (un-arrowed) connection ties the S&H block to the V_EA1 node at the output of the error amplifier.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001464.jpg',\n",
       "  'query': 'What are the connections for node Summer_1?',\n",
       "  'response': '```markdown\\n##Connections of Summer_1\\n* **Inputs**:\\n    * Subtractor: The Subtractor block’s output connects into Summer_1 via a line labelled V_ER, with an arrow pointing towards Summer_1.\\n    * EA: The Error Amplifier (EA) block’s output feeds into Summer_1 via the line labelled FEED-FORWARD PATH, with an arrow pointing towards Summer_1.\\n* **Outputs**:\\n    * V_EA2 terminal: Summer_1’s output goes out on a line labelled V_EA2, with an arrow pointing away from Summer_1 toward off-diagram.\\n* **Bidirectional**:\\n    (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006421.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node 1/(2π).',\n",
       "  'response': '## Connections of 1/(2π)\\n* **Inputs**:\\n    * Rate Limiter: Unlabeled line with arrow pointing into 1/(2π) from the output of the Rate Limiter.\\n* **Outputs**:\\n    * Summing junction before PID: Unlabeled line with arrow pointing away from 1/(2π) into the positive input of the summing block that feeds the PID.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006421.jpg',\n",
       "  'query': 'Show me all connections for node (x,y)->(r,θ).',\n",
       "  'response': '```markdown\\n## Connections of (x,y)->(r,θ)\\n* **Inputs**:\\n    * Variable Frequency Image Mean Value: a line with an arrow pointing into (x,y)->(r,θ) from the output of the Variable Frequency Image Mean Value block.\\n    * Variable Frequency Real Mean Value: a line with an arrow pointing into (x,y)->(r,θ) from the output of the Variable Frequency Real Mean Value block.\\n* **Outputs**:\\n    * 1/u: a line with an arrow pointing away from (x,y)->(r,θ) into the input of the 1/u block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007740.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Capacitor_1.',\n",
       "  'response': '##Connections of Capacitor_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * FH (rectifier out): the top terminal of Capacitor_1 is tied via an unlabeled line to the rectifier‐output node of the FH block.  \\n    * CP Core: the opposite terminal of Capacitor_1 connects via an unlabeled line directly into the CP Core.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007740.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node C_Nn.',\n",
       "  'response': '##Connections of C_Nn\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * EH (rectifier out): Top terminal of C_Nn connects via the common supply line to the rectifier output from the EH block.\\n    * CP Core: Bottom terminal of C_Nn connects to the internal switching node of the CP Core.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007740.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node C_1p.',\n",
       "  'response': '##Connections of C_1p\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * CP Core: C_1p is connected between the CP Core block and the bottom rail.\\n    * EH (rectifier out): C_1p is connected between the bottom rail and the EH (rectifier out) block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014537.jpg',\n",
       "  'query': 'Show me all connections for node Power Management Integrated Circuit.',\n",
       "  'response': '## Connections of Power Management Integrated Circuit\\n* **Inputs**:\\n    * Transducers: line labeled VIN, arrow pointing into the PMIC from the PV/TEG/PZT block  \\n* **Outputs**:\\n    * Storage Buffer: line labeled VOUT, arrow pointing out of the PMIC toward the Storage Buffer  \\n    * Power System: line labeled VOUT, arrow pointing out of the PMIC toward the Power System  \\n* **Bidirectional**:\\n    * VREF: line labeled VREF, no arrowheads, connecting the external reference‐voltage node into the comparator inside the PMIC',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014537.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node OpAmp_1.',\n",
       "  'response': '```markdown\\n##Connections of OpAmp_1\\n* **Inputs**:\\n    * N-stages Charge Pump (VOUT): line from the VOUT node into the inverting (–) input of OpAmp_1  \\n    * V_REF: line from the V_REF source into the non-inverting (+) input of OpAmp_1\\n* **Outputs**:\\n    * Aux. circuitry: line from the output of OpAmp_1 into the Aux. circuitry block\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011879.jpg',\n",
       "  'query': 'What are the connections for node Power divider?',\n",
       "  'response': '## Connections of Power divider\\n* **Inputs**:\\n    * In: The incoming line labeled “In” with an arrow pointing towards the Power divider.  \\n* **Outputs**:\\n    * H_M(f) (Main channel): Unlabeled line with an arrow pointing away from the Power divider, connecting to the filter block labeled H_M(f).\\n    * H_A1(f) (Auxiliary channel 1): Unlabeled line with an arrow pointing away from the Power divider, connecting to the filter block labeled H_A1(f).\\n    * H_A2(f) (Auxiliary channel 2): Unlabeled line with an arrow pointing away from the Power divider, connecting to the filter block labeled H_A2(f).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011879.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node G_M.',\n",
       "  'response': '```markdown\\n## Connections of G_M\\n* **Inputs**:\\n    * H_M(f): The output of the H_M(f) filter block feeds into the input of G_M.  \\n* **Outputs**:\\n    * Power combiner: The output of G_M goes into the power combiner block.  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011879.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node τ_A1.',\n",
       "  'response': '##Connections of τ_A1\\n* **Inputs**:\\n    * G_A1: Arrow from the output of G_A1 into τ_A1 (no label on the line)\\n* **Outputs**:\\n    * Power combiner: Arrow from τ_A1 into the Power combiner (no label on the line)\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011879.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node τ_A2.',\n",
       "  'response': '## Connections of τ_A2\\n* **Inputs**:\\n    * G_A2: Arrow from the output of G_A2 (auxiliary channel 2 amplifier) into τ_A2; no label on the connecting line.\\n* **Outputs**:\\n    * Power combiner: Arrow from τ_A2 out to the Power combiner; no label on the connecting line.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011879.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Power combiner.',\n",
       "  'response': '##Connections of Power combiner\\n* **Inputs**:\\n    * G_M: Unlabeled arrow from the output of the main‐channel amplifier G_M into the Power combiner\\n    * τ_A1: Unlabeled arrow from the output of the auxiliary‐channel-1 delay block τ_A1 into the Power combiner\\n    * τ_A2: Unlabeled arrow from the output of the auxiliary‐channel-2 delay block τ_A2 into the Power combiner\\n* **Outputs**:\\n    * Out: Unlabeled arrow from the Power combiner to the output port labeled “Out”\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004676.jpg',\n",
       "  'query': 'Show me all connections for node e^{-T_d s}.',\n",
       "  'response': '```markdown\\n## Connections of e^{-T_d s}\\n* **Inputs**:\\n    * Kp + Ki/s: Unlabeled arrow from the output of the Kp + Ki/s block into e^{-T_d s}.\\n* **Outputs**:\\n    * G_{D2}(s): Arrow labeled “\\\\hat{D}_2” from e^{-T_d s} to the input of the G_{D2}(s) block.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004676.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node H(s).',\n",
       "  'response': '##Connections of H(s)\\n* **Inputs**:\\n    * Summing Junction: The error signal output from the summing junction enters H(s).\\n* **Outputs**:\\n    * G_D2(s): The signal labeled **ŜD₂** leaves H(s) and is sent into the Open Loop Plant block G_D2(s).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004676.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Open Loop Plant.',\n",
       "  'response': '```markdown\\n## Connections of Open Loop Plant\\n* **Inputs**:\\n    * e⁻ᵀˢ: Line labeled D̂₂ from the transport‐delay block (e⁻ᵀˢ) feeds into the Open Loop Plant (G_D₂(s)).  \\n* **Outputs**:\\n    * Summing junction: Line labeled î_avg leaves the Open Loop Plant (G_D₂(s)) and goes back to the input summing node.  \\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004676.jpg',\n",
       "  'query': 'Show me all connections for node G_D2(s).',\n",
       "  'response': '##Connections of G_D2(s)\\n* **Inputs**:\\n    * e^(–T_d s): The output of the transport‐delay block enters G_D2(s) on the line labeled “ẐD₂”.\\n* **Outputs**:\\n    * Summing Junction: G_D2(s) drives the feedback summing node with its output “î_avg”.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007726.jpg',\n",
       "  'query': 'What are the connections for node PD?',\n",
       "  'response': '```markdown\\n## Connections of PD\\n* **Inputs**:\\n    * inp: Arrow from the external input line labeled “inp” into PD (pin 14).\\n    * VCO-out: Arrow from VCO (pin 4) into PD (pin 3), labeled “VCO-out.”\\n* **Outputs**:\\n    * LP: Line from PD (pin 2) to the loop-filter network (resistor M1 and capacitor), leading onward to VCO (pin 9).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002870.jpg',\n",
       "  'query': 'What are the connections for node R1?',\n",
       "  'response': '## Connections of R1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * MN: Connected to R1 via line labeled “P3” (no arrowhead)  \\n    * RL: Connected to R1 via unlabelled line (no arrowhead)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002870.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Charge Pump?',\n",
       "  'response': '## Connections of Charge Pump\\n* **Inputs**:\\n    * VDD: arrowed line from the system VDD rail into the left side of the Charge Pump block.  \\n* **Outputs**:\\n    * VCP: arrowed line leaving the right side of the Charge Pump block, labeled “VCP”, which feeds into transistors M14 and M13 inside the Level Shifter block.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014295.jpg',\n",
       "  'query': 'What are the connections for node abc/αβ?',\n",
       "  'response': '##Connections of abc/αβ\\n* **Inputs**:\\n    * External three-phase signal: Arrow into abc/αβ carrying sₐᵦc(t)  \\n* **Outputs**:\\n    * αβ/ dq: Arrow from abc/αβ to αβ/dq carrying sₐᵦ(t)  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014187.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Wind turbine.',\n",
       "  'response': '```markdown\\n##Connections of Wind turbine\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * VSC (i_dc): Line labeled i_dc connects Wind turbine to VSC  \\n    * VSC (u_dc): Line labeled u_dc connects Wind turbine to VSC\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014187.jpg',\n",
       "  'query': 'Show me all connections for node PWM.',\n",
       "  'response': '##Connections of PWM\\n* **Inputs**:\\n    * Controller: An unlabeled control line from the Controller block into PWM (arrow pointing towards PWM).  \\n* **Outputs**:\\n    * VSC: An unlabeled gating-signal line from PWM up into the VSC block (arrow pointing away from PWM).  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014187.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Zg.',\n",
       "  'response': '## Connections of Zg\\n* **Inputs**:\\n    * PCC node: Line from the PCC to Zg is labeled i_g (arrow pointing towards Zg) and u_g.\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * Grid voltage source e: Unlabeled line with no arrowheads connecting Zg to the sinusoidal voltage source.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000887.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ANALOG MULT_1.',\n",
       "  'response': '## Connections of ANALOG MULT_1\\n* **Inputs**:\\n    * INPUT: line labeled “vᵢ cos ωᵢ t” entering ANALOG MULT_1 from the left\\n    * LOCAL OSCILLATOR: line labeled “v₀ sin ω₀ t” entering ANALOG MULT_1 from below\\n* **Outputs**:\\n    * LOW-PASS FILTER: unlabeled line leaving ANALOG MULT_1 to the right\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013298.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Diode_3.',\n",
       "  'response': '```markdown\\n##Connections of Diode_3\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * L2\\u2002: connected via an un-labelled, arrow-free line between the N₂ terminal of L₂ and Diode_3  \\n    * vO\\u2002: connected via an un-labelled, arrow-free line between Diode_3 and the output node vₒ (which feeds Cₒ\\u2006/\\u2006Rₒ)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013298.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node g_DC.',\n",
       "  'response': '##Connections of g_DC\\n* **Inputs**:\\n    * Rznz·(–i_in): Line carrying –Rznz·i_in from the Rznz resistor into g_DC  \\n* **Outputs**:\\n    * LPF1: Line from g_DC feeding the input of the LPF1 block  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005296.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Gain.',\n",
       "  'response': '## Connections of Gain\\n* **Inputs**:\\n    * Analog Filter Design: The output of the “Analog Filter Design” block (butter) is fed into the Gain block’s input.\\n* **Outputs**:\\n    * Control Voltage: The amplified signal from the Gain block is sent to the “Control Voltage” display.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005296.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Continuous-Time VCO.',\n",
       "  'response': '##Connections of Continuous-Time VCO\\n* **Inputs**:\\n    * 3.5 Gain → Continuous-Time VCO: The output of the Gain block (measured as Control Voltage) feeds into the input port of the Continuous-Time VCO.\\n* **Outputs**:\\n    * Continuous-Time VCO → Fout scope: The VCO’s output line, labeled “Fout,” connects to the Fout scope block.\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005296.jpg',\n",
       "  'query': 'Show me all connections for node Fout.',\n",
       "  'response': '##Connections of Fout\\n* **Inputs**:\\n    * Continuous-Time VCO: direct connection from the VCO’s output into Fout (no line label)\\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012009.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node (m+1) bit Sub-DAC.',\n",
       "  'response': '## Connections of (m+1) bit Sub-DAC\\n* **Inputs**:\\n    * (m+1) bit Sub-ADC: the digital word D (m+1 bits) is driven into the Sub-DAC via the vertical line labeled “D = ∑ Dᵢ, 2^{m−1} … 2⁰.”  \\n* **Outputs**:\\n    * Residue Amplifier: the analog output of the Sub-DAC is fed into the negative input of the summing junction (no label on the line).  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012009.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Flash ADC.',\n",
       "  'response': '##Connections of Flash ADC\\n* **Inputs**:\\n    * Stage N-1: Unlabeled arrow from Stage N-1 into Flash ADC  \\n* **Outputs**:\\n    * Error Correction: Unlabeled arrow from Flash ADC into Error Correction  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012392.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Register1.',\n",
       "  'response': '```markdown\\n##Connections of Register1\\n* **Inputs**:\\n    * Counter: Arrow from Counter to Register1 (unlabeled line)\\n    * PPG_CLK: Arrow from the PPG_CLK line into Register1 (labelled \"PPG_CLK\")\\n* **Outputs**:\\n    * Register2: Arrow from Register1 to Register2 (unlabeled line)\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002864.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Sine-Wave Source.',\n",
       "  'response': '## Connections of Sine-Wave Source\\n* **Inputs**:\\n* **Outputs**:\\n    * ADC: line from Sine-Wave Source to ADC labeled “V_in” (arrow pointing away from Sine-Wave Source)\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002864.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Clock; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Clock\\n* **Inputs**:\\n* **Outputs**:\\n    * ADC: Clock’s output line (unlabeled) feeds into the ADC block (arrow pointing into ADC).  \\n    * Logic Analyzer: Clock’s output line (unlabeled) feeds into the Logic Analyzer block (arrow pointing into Logic Analyzer).  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002864.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Register B; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Register B\\n* **Inputs**:\\n    * One Cycle Delay: Arrow from One Cycle Delay into Register B (unlabeled line).\\n* **Outputs**:\\n    * Compute |A–B|, if greater than X increment bin.: Arrow from Register B to the compute block labeled “B”.\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008967.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node CP?',\n",
       "  'response': '##Connections of CP\\n* **Inputs**:\\n    * PFD: The output of the PFD block is fed into CP (arrow pointing towards CP).  \\n* **Outputs**:\\n    * LPF: The output of CP is sent to the LPF block (arrow pointing away from CP).  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008967.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node LPF?',\n",
       "  'response': '```markdown\\n##Connections of LPF\\n* **Inputs**:\\n    * CP: A line with an arrow pointing towards LPF from the CP block.\\n* **Outputs**:\\n    * 20 GHz VCO: A line with an arrow pointing away from LPF to the 20 GHz VCO block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008967.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Divider_÷4_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Divider_÷4_1\\n* **Inputs**:\\n    * 20 GHz VCO: The output of the 20 GHz VCO block feeds into the ÷4 block.  \\n* **Outputs**:\\n    * Digital divider: The output of the ÷4 block goes into the Digital divider block.  \\n* **Bidirectional**:  \\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015609.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Phase Frequency Detector.',\n",
       "  'response': '```markdown\\n##Connections of Phase Frequency Detector\\n* **Inputs**:\\n    * Fref: line labeled \"Fref\" enters the left side of Phase Frequency Detector\\n    * Fvco: line labeled \"Fvco\" enters the left side of Phase Frequency Detector\\n* **Outputs**:\\n    * UP: line labeled \"UP\" exits the right side of Phase Frequency Detector and goes to Charge Pump\\n    * DN: line labeled \"DN\" exits the right side of Phase Frequency Detector and goes to Charge Pump\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015609.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Charge Pump.',\n",
       "  'response': '## Connections of Charge Pump\\n* **Inputs**:\\n    * Phase Frequency Detector: arrow labeled “UP” pointing from Phase Frequency Detector to Charge Pump\\n    * Phase Frequency Detector: arrow labeled “DN” pointing from Phase Frequency Detector to Charge Pump\\n* **Outputs**:\\n    * Low Pass Filter: unlabeled arrow from Charge Pump to Low Pass Filter\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015609.jpg',\n",
       "  'query': 'Show me all connections for node Low Pass Filter.',\n",
       "  'response': '##Connections of Low Pass Filter\\n* **Inputs**:\\n    * Charge Pump: an unlabeled line with an arrow pointing towards Low Pass Filter  \\n* **Outputs**:\\n    * VCO: an unlabeled line with an arrow pointing away from Low Pass Filter  \\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015609.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Frequency divider.',\n",
       "  'response': '```markdown\\n##Connections of Frequency divider\\n* **Inputs**:\\n    * VCO: Single line from the VCO output feeding into the Frequency divider.\\n* **Outputs**:\\n    * Phase Frequency Detector: Single line from the Frequency divider to the Phase Frequency Detector, labeled “Fvco.”\\n    * SPI/I2C: Five parallel lines from the Frequency divider into the SPI/I2C block.\\n* **Bidirectional**: None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015609.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node SPI/I2C.',\n",
       "  'response': '##Connections of SPI/I2C\\n* **Inputs**:\\n    * Frequency divider: Five parallel downward arrows (no labels) connecting from the Frequency divider block into SPI/I2C, indicating data flowing into SPI/I2C.\\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002897.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Power Transistor.',\n",
       "  'response': '##Connections of Power Transistor\\n* **Inputs**:\\n    * Comparator: A line from the Comparator block (arrow pointing towards Power Transistor), unlabeled.\\n* **Outputs**:\\n    * Speaker: A line from Power Transistor to the Speaker block (arrow pointing away from Power Transistor), unlabeled.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008478.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Coarse ADC & control circuit.',\n",
       "  'response': '##Connections of Coarse ADC & control circuit\\n* **Inputs**:\\n    * Vi: Arrow from the Vi source on the left into the block.\\n* **Outputs**:\\n    * D_O,S/H: 2-bit digital output bus labeled “2” on the line, carrying (p, m), arrow pointing away from the block to the right.\\n    * SW21, ph2 ~ SW23, ph2: Control‐signal line arrow pointing away from the block down into the S/H block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008478.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node S/H.',\n",
       "  'response': '##Connections of S/H\\n* **Inputs**:\\n    * Vi: Arrow from the Vi node into the left side of S/H.\\n    * Coarse ADC & control circuit: Arrow labeled “sw21, ph2 ∼ sw23, ph2” from the Coarse ADC & control circuit down into S/H.\\n* **Outputs**:\\n    * V_O,S/H: Arrow from the right side of S/H labeled “V_O,S/H.”\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001980.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Antenna; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Antenna\\n* **Inputs**:\\n* **Outputs**:\\n    * Analog Front-end: Unlabeled line with an arrow pointing from Antenna to Analog Front-end\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001980.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ΣΔ ADC_1.',\n",
       "  'response': '## Connections of ΣΔ ADC_1\\n* **Inputs**:\\n    * Analog Front-end: arrow labeled “Re” pointing into ΣΔ ADC_1  \\n* **Outputs**:\\n    * FFT: unlabeled arrow pointing away from ΣΔ ADC_1  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001980.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node ΣΔ ADC_2.',\n",
       "  'response': '```markdown\\n##Connections of ΣΔ ADC_2\\n* **Inputs**:\\n    * Analog Front-end: line labeled \"Im\" with an arrow pointing towards ΣΔ ADC_2\\n* **Outputs**:\\n    * FFT: unlabeled line with an arrow pointing away from ΣΔ ADC_2\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001980.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node FFT.',\n",
       "  'response': '```markdown\\n## Connections of FFT\\n* **Inputs**:\\n    * ΣΔ ADC (Re): The output of the top ΣΔ ADC block (carrying the “Re” data) feeds into FFT (arrow pointing towards FFT).\\n    * ΣΔ ADC (Im): The output of the bottom ΣΔ ADC block (carrying the “Im” data) feeds into FFT (arrow pointing towards FFT).\\n* **Outputs**:\\n    * EQ: FFT’s output is sent via an arrow to the EQ block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001980.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node EQ?',\n",
       "  'response': '```markdown\\n##Connections of EQ\\n* **Inputs**:\\n    * FFT: Single arrow from FFT into EQ (no label on the line)\\n* **Outputs**:\\n    * [Block with four small squares]: Single arrow from EQ into this block (no label on the line)\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001995.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Antenna_1.',\n",
       "  'response': '## Connections of Antenna_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Band-select filter: a single un-arrowed connection linking Antenna_1 directly to the Band-select filter block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001995.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Band-select filter.',\n",
       "  'response': '##Connections of Band-select filter\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Antenna: Unlabeled line (no arrowheads) connecting Band-select filter to Antenna  \\n    * LNA: Unlabeled line (no arrowheads) connecting Band-select filter to LNA',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001995.jpg',\n",
       "  'query': 'Show me all connections for node Mixer_2.',\n",
       "  'response': '##Connections of Mixer_2\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * LNA: plain line connecting the LNA output node to Mixer_2  \\n    * 90° Phase Shifter: plain line connecting the phase-shifted LO output to Mixer_2  \\n    * CT ΣΔ ADC (lower): plain line connecting Mixer_2 output node to the lower CT ΣΔ ADC input',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001995.jpg',\n",
       "  'query': 'Show me all connections for node CT ΣΔ ADC_2.',\n",
       "  'response': '##Connections of CT ΣΔ ADC_2\\n* **Inputs**:\\n    * Blocker Detector: A single arrow from the Blocker Detector block points into CT ΣΔ ADC_2, indicating a control/input signal.\\n* **Outputs**:\\n    * DSP: An arrow leaves CT ΣΔ ADC_2 and connects to the DSP block, carrying the digital conversion output.\\n* **Bidirectional**:\\n    * Lower Mixer: An un-arrowed line links the output node of the bottom (90°) mixer to CT ΣΔ ADC_2, indicating the analog signal path.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011600.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node VREF.',\n",
       "  'response': '## Connections of VREF\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Op-Amp: direct line from VREF node to the non-inverting (+) input of the amplifier (no arrowhead)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009147.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Voltage Source_3.',\n",
       "  'response': '## Connections of Voltage Source_3\\n\\n* **Inputs**:\\n  \\n* **Outputs**:\\n  \\n* **Bidirectional**:\\n    * AFE: The positive and negative terminals of Voltage Source_3 connect directly to the DC-link inputs of the AFE block, carrying the bus voltage v_dc.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012712.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Comparator.',\n",
       "  'response': '##Connections of Comparator\\n* **Inputs**:\\n    * VREF: line labeled VREF connects to the inverting (–) input of the Comparator.  \\n    * VREG: line labeled VREG connects to the non-inverting (+) input of the Comparator.  \\n* **Outputs**:\\n    * Controller: the Comparator’s COMP output line carries the comparator result into the COMP input of the Controller.  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010221.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node m.',\n",
       "  'response': '## Connections of m\\n* **Inputs**:\\n    * V_Cin: A line carrying the input signal V_Cin enters block m from the left.  \\n* **Outputs**:\\n    * Multiplier: A line labeled m V_Cin leaves block m and goes into the Multiplier block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010221.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Low-Pass Filter.',\n",
       "  'response': '##Connections of Low-Pass Filter\\n* **Inputs**:\\n    * I_L: Arrow pointing toward the Low-Pass Filter from the left, carrying the instantaneous inductor current.\\n* **Outputs**:\\n    * I_L,avg: Arrow pointing away from the Low-Pass Filter toward the Error Amplifier, carrying the averaged inductor current.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010221.jpg',\n",
       "  'query': 'What are the connections for node Error Amplifier_1?',\n",
       "  'response': '## Connections of Error Amplifier_1\\n* **Inputs**:  \\n    * Low-Pass Filter: I_L,avg line feeding into Error Amplifier_1  \\n    * Multiplier: I_ref line feeding into Error Amplifier_1  \\n* **Outputs**:  \\n    * Summing Junction: V_control line driven from Error Amplifier_1 into the summation block  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010221.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Error Amplifier_2.',\n",
       "  'response': '```markdown\\n## Connections of Error Amplifier_2\\n* **Inputs**:\\n    * Multiplier: line labeled I_ref, arrow pointing into Error Amplifier_2  \\n    * Low-Pass Filter: line labeled I_L,avg, arrow pointing into Error Amplifier_2  \\n* **Outputs**:\\n    * Summation Node: line labeled V_control, arrow pointing away from Error Amplifier_2  \\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010221.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Adder_1.',\n",
       "  'response': '```markdown\\n## Connections of Adder_1\\n* **Inputs**:\\n    * Error Amplifier (receives I_L,avg and I_ref): line labeled V_control pointing into Adder_1\\n    * Error Amplifier (receives V_out and V_ref): line labeled V_comp pointing into Adder_1\\n* **Outputs**:\\n    * n: unlabeled line leaving Adder_1 to the block n\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010221.jpg',\n",
       "  'query': 'Show me all connections for node n.',\n",
       "  'response': '```markdown\\n## Connections of n\\n* **Inputs**:\\n    * Summing Comparator: The output of the summing junction (combining V_control and V_comp) feeds into n (unlabeled control signal)\\n* **Outputs**:\\n    * Multiplier: n drives the on-time command T_on′ back into the Multiplier block\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010227.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Circuit Topology.',\n",
       "  'response': '## Connections of Circuit Topology\\n* **Inputs**:\\n    * Switching State: Arrow labeled “1, 2” points from Switching State to Circuit Topology  \\n* **Outputs**:\\n    * Calculate Netlist: Unlabeled arrow points from Circuit Topology to Calculate Netlist  \\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010227.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Duty Ratio.',\n",
       "  'response': '##Connections of Duty Ratio\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * SCC Model: A line from Duty Ratio to the SCC Model block labeled “d₁, d₂”\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010227.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node R_eq.',\n",
       "  'response': '## Connections of R_eq\\n* **Inputs**:\\n    * SCC Model: An arrow from the SCC Model block feeds into R_eq (no label)  \\n* **Outputs**:  \\n    * None  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001974.jpg',\n",
       "  'query': 'What are the connections for node L_Lu?',\n",
       "  'response': '##Connections of L_Lu\\n* **Inputs**:\\n    * VSI: connected via the line labeled i_ou, arrow on the line pointing into L_Lu  \\n* **Outputs**:\\n    * R_Lu: connected via the line labeled i_ou, arrow on the line pointing away from L_Lu  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001974.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node R_Lu.',\n",
       "  'response': '```markdown\\n##Connections of R_Lu\\n* **Inputs**:\\n    * L_Lu: Connected via the line labeled i_ou, with an arrow pointing towards R_Lu.  \\n* **Outputs**:\\n    * None  \\n* **Bidirectional**:\\n    * None  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001974.jpg',\n",
       "  'query': 'Show me all connections for node R_Lv.',\n",
       "  'response': '## Connections of R_Lv\\n* **Inputs**:\\n    * L_Lv: connected in series to R_Lv; the connecting line carries current i_ov with an arrow pointing toward R_Lv  \\n* **Outputs**:\\n    * (none)  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001974.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node L_Lw.',\n",
       "  'response': '```markdown\\n## Connections of L_Lw\\n* **Inputs**:\\n    * VSI: A line carrying current i_ow (arrow pointing towards L_Lw) connects from the VSI block’s w-phase output to the left terminal of L_Lw.  \\n* **Outputs**:\\n    * (none)  \\n* **Bidirectional**:\\n    * R_Lw: The right terminal of L_Lw connects directly in series to R_Lw with no arrowheads on that connecting line.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001974.jpg',\n",
       "  'query': 'I need to investigate the network structure around node R_Lw; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of R_Lw\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * L_Lw: connected in series to R_Lw by a line without arrowheads\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012152.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Bias Circuit.',\n",
       "  'response': '## Connections of Bias Circuit\\n* **Inputs**:  \\n    * Charge Pump: Arrow into Bias Circuit carrying V_charge = 2·Vin  \\n* **Outputs**:  \\n    * Power MOS: Arrow from Bias Circuit goes through resistor Rf to the gate of the Power MOS; at that gate node Cf is tied to ground  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012152.jpg',\n",
       "  'query': 'What are the connections for node Tail-Current-Control?',\n",
       "  'response': '```markdown\\n## Connections of Tail-Current-Control\\n* **Inputs**:\\n    * 5-bit TDC (d0, d1, d2, d3, d4): Five digital control signals feeding into Tail-Current-Control from the 5-bit time-to-digital converter.\\n* **Outputs**:\\n    * LDO Regulator (Tail-current1): Control current output line from Tail-Current-Control to the LDO Regulator defining the first tail-current setting.\\n    * LDO Regulator (Tail-current2): Control current output line from Tail-Current-Control to the LDO Regulator defining the second tail-current setting.\\n* **Bidirectional**:\\n    * LDO Regulator (Vdda): Regulated supply voltage rail between the LDO Regulator and Tail-Current-Control (no arrowheads).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005821.jpg',\n",
       "  'query': 'What are the connections for node Charge Pump?',\n",
       "  'response': '```markdown\\n##Connections of Charge Pump\\n* **Inputs**:\\n    * PV Cells: A line labeled “V_PH” carries the PV cell output into the Charge Pump (arrow pointing toward Charge Pump).\\n    * Control Unit: Two unlabeled control lines run from the Control Unit into the bottom of the Charge Pump (arrows pointing toward Charge Pump).\\n* **Outputs**:\\n    * V_O Node: A single line labeled “V_O” carries the Charge Pump output away to the V_O node (arrow pointing away from Charge Pump).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015521.jpg',\n",
       "  'query': 'Show me all connections for node Sub-DAC.',\n",
       "  'response': '##Connections of Sub-DAC\\n* **Inputs**:\\n    * INT1-5: Sub-DAC receives the combined outputs of the five loop-filter integrators (INT1 through INT5) via the bus labeled “from INT1-5.”\\n* **Outputs**:\\n    * comparator: The analog output of Sub-DAC feeds the comparator’s input through its sampling-capacitor network.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011872.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node LVDS Rx.',\n",
       "  'response': '##Connections of LVDS Rx\\n* **Inputs**:\\n    * Trig+: Differential positive trigger input line from the external Trig+ pin into LVDS Rx  \\n    * Trig-: Differential negative trigger input line from the external Trig– pin into LVDS Rx  \\n* **Outputs**:\\n    * Pulse gen.: LVDS Rx drives the “Pulse trig.” signal into the Pulse gen. block  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011872.jpg',\n",
       "  'query': 'What are the connections for node Low-to-high convert?',\n",
       "  'response': '## Connections of Low-to-high convert\\n* **Inputs**:\\n    * Pulse gen: An orange “Pulse” arrow connects from the output of Pulse gen into Low-to-high convert.  \\n* **Outputs**:\\n    * Replica driver: A line with an arrow pointing away from Low-to-high convert feeds into the Replica driver block (no label).  \\n* **Bidirectional**:  ',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000489.jpg',\n",
       "  'query': 'What are the connections for node K_d?',\n",
       "  'response': '## Connections of K_d\\n* **Inputs**:\\n    * First summing junction (output B): Arrow into K_d carrying φ_e(t) [rad].\\n* **Outputs**:\\n    * Second summing junction (noise adder): Arrow away from K_d carrying [v].\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000489.jpg',\n",
       "  'query': 'Show me all connections for node Loop Filter.',\n",
       "  'response': '##Connections of Loop Filter\\n* **Inputs**:\\n    * Summing junction: The summing junction that combines the output of the Kₑ (K_d) block and the noise n(t) produces Uₙ(t) [v], which feeds into the Loop Filter as U_d(t) [v].\\n* **Outputs**:\\n    * K₀ amplifier: The Loop Filter output U_C(t) [v] goes to the K₀ gain block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011994.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node V_DC_main.',\n",
       "  'response': '## Connections of V_DC_main  \\n* **Inputs**:  \\n* **Outputs**:  \\n    * RF choke 179.8 µH: connection from the positive terminal of V_DC_main to the RF choke, labeled with current arrow I₀ pointing away from V_DC_main  \\n* **Bidirectional**:  \\n    * Ground: connection from the negative terminal of V_DC_main to ground, with no arrowhead on the line',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011994.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node RF_Choke_Main?',\n",
       "  'response': '##Connections of RF_Choke_Main\\n* **Inputs**:\\n* **Outputs**:\\n    * Drain of IRFZ24N: line with arrow pointing away from RF_Choke_Main, labeled I₀ and P_DC ≈ P₀  \\n* **Bidirectional**:\\n    * V_DC_main (11.5 V): connection to DC supply, no arrow',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011994.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Cser.',\n",
       "  'response': '## Connections of Cser\\n* **Inputs**:\\n* **Outputs**:\\n    * Lser: Connected to the series inductor Lser (6.44 μH, 0.9 Ω @ 3.5 MHz). The line carries an arrow pointing away from Cser and is labeled P_OUT ≈ –P1.\\n* **Bidirectional**:\\n    * Drain: Connected to the drain node of the MOSFET circuit (node labeled I1); the line has no arrowhead.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014027.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Arbitrary function generator; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Arbitrary function generator\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * LNA: Connected via a line labeled “VAANC” between the output of the Arbitrary function generator and the input of the LNA.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014027.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node LNA.',\n",
       "  'response': '```markdown\\n##Connections of LNA\\n* **Inputs**:\\n    * Ultrasound probe: Unlabeled line with arrow pointing towards LNA\\n    * Arbitrary function generator: Line labeled V_AANC with arrow pointing towards LNA\\n* **Outputs**:\\n    * Balun: Unlabeled line with arrow pointing away from LNA\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014027.jpg',\n",
       "  'query': 'What are the connections for node Ground_1?',\n",
       "  'response': '```markdown\\n## Connections of Ground_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * LNA: connected via an unlabelled ground reference line\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014927.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node T/H.',\n",
       "  'response': '##Connections of T/H\\n* **Inputs**:\\n    * Analog Input: a single line labeled “Analog Input” enters T/H from the left.\\n* **Outputs**:\\n    * Subtractor: an unlabeled line exits T/H on the right and feeds the positive input of the Subtractor block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014927.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Dyn. Latches.',\n",
       "  'response': '## Connections of Dyn. Latches\\n* **Inputs**:\\n    * Pre-Amps: outputs of each pre-amplifier stage feed into the Dyn. Latches (one line per comparator output, arrows pointing toward Dyn. Latches)  \\n* **Outputs**:\\n    * 5-bit Encoder: latched comparator signals are driven from Dyn. Latches into the 5-bit Encoder (arrows pointing away from Dyn. Latches)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002066.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Triangle To Sine.',\n",
       "  'response': '##Connections of Triangle To Sine\\n* **Inputs**:\\n    * VCO: arrow from VCO output node into Triangle To Sine, providing the triangle waveform.  \\n* **Outputs**:\\n    * Differential Amplifier Programmable Gain: arrow from Triangle To Sine into the Differential Amplifier Programmable Gain block, carrying the converted sine waveform.  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002066.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Sinusoidal Current Source.',\n",
       "  'response': '```markdown\\n## Connections of Sinusoidal Current Source\\n* **Inputs**:\\n    * Differential Amplifier Programmable Gain: connected by an arrow pointing into the Sinusoidal Current Source.\\n* **Outputs**:\\n    * System Under Test: connected by an arrow pointing away from the Sinusoidal Current Source.\\n* **Bidirectional**:\\n    (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007207.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node φm Clock.',\n",
       "  'response': '## Connections of φm Clock\\n* **Inputs**:\\n* **Outputs**:\\n    * SCPA: A clock signal line from φm Clock feeds into the SCPA block’s polar modulator  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007207.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Tunable Capacitor Array; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Tunable Capacitor Array\\n\\n* **Inputs**:\\n    * Digital Frequency Control: n-bit digital control line into Tunable Capacitor Array  \\n    * SCPA: impedance line into Tunable Capacitor Array labelled “Z_PA′ = –jω (C_A ∥ N C_U)”\\n* **Outputs**:\\n    * SCPA: impedance line away from Tunable Capacitor Array labelled “Z_PA = –jω N C_U”  \\n    * Match NW: impedance line away from Tunable Capacitor Array labelled “Z_ANT = R_opt + jω (C_A ∥ N C_U)”\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008019.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Bus.',\n",
       "  'response': '```markdown\\n## Connections of Bus\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * CPU: Connected to Bus via a two-headed arrow, indicating the CPU can both read from and write to the Bus.\\n    * RAM: Linked with a two-headed arrow, showing bidirectional data transfers between RAM and the Bus.\\n    * Flash ROM: Attached with a two-headed arrow, allowing reads and writes over the Bus.\\n    * I/O Port: Connected by a two-headed arrow, enabling input/output peripherals to communicate bidirectionally with the Bus.\\n    * Other Peripherals: Linked via a two-headed arrow, permitting bidirectional exchanges with the Bus.\\n    * Register: Connected to the Bus through a two-headed arrow (via the ADC Controller path), indicating the Register can both send data onto and receive data from the Bus.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008019.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node CPU.',\n",
       "  'response': '```markdown\\n## Connections of CPU\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Bus: Connected to the system Bus with arrows on both ends indicating bidirectional data/address transfers.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008019.jpg',\n",
       "  'query': 'What are the connections for node Other Peripherals?',\n",
       "  'response': '```markdown\\n##Connections of Other Peripherals\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Bus: connected via a double-headed arrow to the system Bus, indicating bidirectional communication\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002984.jpg',\n",
       "  'query': 'I need to investigate the network structure around node 53.125-MHz Ref. CLK; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of 53.125-MHz Ref. CLK\\n* **Inputs**:  \\n  *(none)*\\n* **Outputs**:  \\n    * Phase Detector: Unlabeled clock line from 53.125-MHz Ref. CLK into the Phase Detector block  \\n* **Bidirectional**:  \\n  *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002984.jpg',\n",
       "  'query': 'What are the connections for node Loop-Filter?',\n",
       "  'response': '## Connections of Loop-Filter\\n* **Inputs**:\\n    * Phase Detector: direct connection from the Phase Detector’s output into the Loop-Filter (no label on the line)\\n* **Outputs**:\\n    * VCO: direct connection from the Loop-Filter output into the VCO input (no label on the line)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002984.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node VCO?',\n",
       "  'response': '## Connections of VCO\\n* **Inputs**:\\n    * Loop-Filter: single arrowed line from the Loop-Filter block into VCO  \\n* **Outputs**:\\n    * 2.125-GHz CLK: single arrowed line from VCO to the 2.125-GHz CLK output port  \\n    * 1/40 Prescaler: single arrowed line from VCO to the 1/40 Prescaler block  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002984.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node 212.5-MHz CLK.',\n",
       "  'response': '```markdown\\n## Connections of 212.5-MHz CLK\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * 1/40 Prescaler: connected by a plain line (no arrowhead) from the 1/40 Prescaler block\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013839.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Time-to-Digital Converter.',\n",
       "  'response': '##Connections of Time-to-Digital Converter\\n* **Inputs**:\\n    * CLK_REF: The reference clock line (CLK_REF) with an arrow pointing into the Time-to-Digital Converter.\\n* **Outputs**:\\n    * Decoder: A single arrowed output line from the Time-to-Digital Converter feeds into the Decoder.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013839.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Decoder.',\n",
       "  'response': '## Connections of Decoder\\n* **Inputs**:\\n    * Time-to-Digital Converter: line with arrow pointing towards Decoder  \\n* **Outputs**:\\n    * Control: line with arrow pointing away from Decoder  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013839.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Digital Filter.',\n",
       "  'response': '##Connections of Digital Filter\\n* **Inputs**:\\n    * Phase Detector: Arrowed line from Phase Detector into Digital Filter (unlabeled)  \\n* **Outputs**:\\n    * Control: Arrowed line from Digital Filter into Control block (unlabeled)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013839.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Devider.',\n",
       "  'response': '```markdown\\n##Connections of Devider\\n* **Inputs**:\\n    * Digital Controlled Oscillator: The line labeled CLK_DCO feeds into Devider.\\n* **Outputs**:\\n    * Phase Detector: The line labeled CLK_DIV leaves Devider and goes to Phase Detector.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015495.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Speaker 2.',\n",
       "  'response': '## Connections of Speaker 2\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * Power Amplifier: Connected via a plain line (no arrowheads) from the Power Amplifier block to Speaker 2.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011440.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Adder.',\n",
       "  'response': '## Connections of Adder\\n* **Inputs**:\\n    * Loop Filter: Line from Loop Filter to Adder (arrow pointing towards Adder)\\n    * Tuning Voltage: Downward arrow from Tuning Voltage into Adder\\n* **Outputs**:\\n    * VCO: Line from Adder to VCO (arrow pointing away from Adder)\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011440.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node VCO.',\n",
       "  'response': '## Connections of VCO\\n* **Inputs**:\\n    * Adder：一条带箭头的连线从 Adder 的输出指向 VCO 的输入，用于将合成后的调谐电压送入 VCO\\n* **Outputs**:\\n    * Splitter：一条带箭头的连线从 VCO 的输出指向 Splitter，用于将 VCO 产生的射频信号送入分配器\\n* **Bidirectional**:\\n    * （无）',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011440.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Splitter_2?',\n",
       "  'response': '```markdown\\n##Connections of Splitter_2\\n* **Inputs**:\\n    * Splitter: A vertical line from the upper “Splitter” block carrying the VCO output into Splitter_2 (no label)\\n* **Outputs**:\\n    * Delay Line: A line from Splitter_2 down into the “τ” Delay Line block (no label)\\n    * Phase Shifter: A line from Splitter_2 down into the “φ” Phase Shifter block (no label)\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015497.jpg',\n",
       "  'query': 'I need to investigate the network structure around node PWM Modulator; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of PWM Modulator\\n* **Inputs**:  \\n* **Outputs**:  \\n* **Bidirectional**:  \\n    * Source: connected on the left by an unlabeled line with no arrowheads  \\n    * Red LD: connected on the right by an unlabeled line with no arrowheads',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015497.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Red LD.',\n",
       "  'response': '```markdown\\n## Connections of Red LD\\n* **Inputs**:\\n* **Outputs**:\\n    * Red PD Array: Red LD emits light via a zigzag optical path (arrowheads on the light rays point away from Red LD).\\n* **Bidirectional**:\\n    * PWM Modulator: Unlabeled electrical line with no arrowheads connects PWM Modulator to Red LD.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015497.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Actuator?',\n",
       "  'response': '```markdown\\n## Connections of Actuator\\n* **Inputs**:\\n    * Optical Receiver & Audio Driver: direct signal line (unlabeled) feeding into Actuator\\n* **Outputs**:\\n    * Vibration: signal line labeled “Vibration” leaving Actuator\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009463.jpg',\n",
       "  'query': 'What are the connections for node ADC?',\n",
       "  'response': '## Connections of ADC\\n* **Inputs**:\\n    * RX_IN: Arrow from RX_IN into ADC  \\n    * 2× Sampling CK: Clock signal arrow into ADC  \\n* **Outputs**:\\n    * Sample Rearrange: Arrow from ADC into Sample Rearrange  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009463.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Clock_1.',\n",
       "  'response': '```markdown\\n## Connections of Clock_1\\n* **Inputs**:\\n* **Outputs**:\\n    * ADC: connected via line labeled \"2x Sampling CK\"\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009463.jpg',\n",
       "  'query': 'Show me all connections for node Triangle_1.',\n",
       "  'response': '```markdown\\n##Connections of Triangle_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * ADC: A plain connection from the ADC block into the flat (left) side of the triangle.\\n    * Sample Rearrange: A plain connection from the triangle’s pointed (right) side into the Sample Rearrange block.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009463.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Linear PD?',\n",
       "  'response': '##Connections of Linear PD\\n* **Inputs**:\\n    * Sample Rearrange: line into Linear PD labeled “S”\\n* **Outputs**:\\n    * Filter: line from Linear PD to Filter labeled “Φ_x”\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009463.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Filter?',\n",
       "  'response': '```markdown\\n##Connections of Filter\\n* **Inputs**:\\n    * Linear PD: Arrow from Linear PD to Filter labeled Φ_X\\n* **Outputs**:\\n    * Sample Selection: Arrow from Filter to Sample Selection labeled Φ_AVG\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010975.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node CurrentSensor_1.',\n",
       "  'response': '```markdown\\n## Connections of CurrentSensor_1\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * DSP Controller: line labelled “i(t)” with an arrow pointing away from CurrentSensor_1 into the DSP Controller.\\n* **Bidirectional**:\\n    * NONLINEAR LOAD Y: unlabelled power‐bus connection (no arrowhead) between CurrentSensor_1 and the Nonlinear Load Y block.\\n    * L₁: unlabelled power‐bus connection (no arrowhead) between CurrentSensor_1 and the L₁ block in the filter/PWM stage.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005001.jpg',\n",
       "  'query': 'Show me all connections for node Gpio.',\n",
       "  'response': '## Connections of Gpio\\n* **Inputs**:  \\n    * i_g1 – current‐measurement signal feeding into Gpio (originating from upstream current sensor block, not shown)  \\n    * i_g2 – current‐measurement signal feeding into Gpio (originating from upstream current sensor block, not shown)  \\n* **Outputs**:  \\n    * Σ (summation block before R_o) – Gpio’s output i_o is fed into the negative input of the summing junction that compares i_o* and i_o  \\n* **Bidirectional**:  \\n    * _(none)_',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005001.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Induction Machine Control?',\n",
       "  'response': '##Connections of Induction Machine Control\\n* **Inputs**:\\n    * φ*_r: Line from φ*_r reference input (left side of block)\\n    * ω*_r: Line from ω*_r reference input (left side of block)\\n    * ω_r: Rotor speed feedback from Encoder block (arrow into block)\\n    * i_s123: Three-phase stator current feedback from inverter/IM (arrow into block)\\n* **Outputs**:\\n    * v*_s123: Three-phase reference voltage command to PWM block (arrow out of block)\\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010820.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node DAC_1.',\n",
       "  'response': '## Connections of DAC_1\\n* **Inputs**:\\n    * ADC: Digital data line labeled “D₁” from the ADC block feeds into DAC_1.\\n* **Outputs**:\\n    * Summer (Σ block): Analog output “V_DAC” from DAC_1 goes to the (–) input of the summing block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010820.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Adder_1.',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n    * V_in: Connected to the “+” input of Adder_1 via a line labeled “Signal Path” from the V_in source.\\n    * DAC: Connected to the “−” input of Adder_1 via a line carrying V_DAC from the output of the DAC block.\\n* **Outputs**:\\n    * G_A1: The output of Adder_1 feeds into the input of the G_A1 amplifier block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008239.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Audio Codec.',\n",
       "  'response': '```markdown\\n##Connections of Audio Codec\\n* **Inputs**:\\n    * Power Management Buck / LDOs: a green power rail feeding the Audio Codec (arrow pointing into Audio Codec)\\n* **Outputs**:\\n    * ClassD: an audio output line from Audio Codec to ClassD amplifier (arrow pointing away from Audio Codec)\\n    * ClassAB: an audio output line from Audio Codec to ClassAB amplifier (arrow pointing away from Audio Codec)\\n* **Bidirectional**:\\n    * Analog Baseband + Modem + AP: a bidirectional bus connection between Audio Codec and Analog Baseband + Modem + AP (arrows on both ends)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003942.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Sample/Hold_1?',\n",
       "  'response': '##Connections of Sample/Hold_1\\n* **Inputs**:\\n    * Analog input: Analog signal line with an arrow pointing into Sample/Hold_1.  \\n* **Outputs**:\\n    * Stage 1: Sampled output line with an arrow pointing away from Sample/Hold_1 into Stage 1.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003942.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node DAC?',\n",
       "  'response': '##Connections of DAC\\n* **Inputs**:\\n    * ADC: Receives the 2-bit digital output from the ADC block.  \\n* **Outputs**:\\n    * Adder (summing node): Delivers the analog reconstructed voltage into the negative input of the summing stage.  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011772.jpg',\n",
       "  'query': 'Show me all connections for node /N Divider.',\n",
       "  'response': '## Connections of /N Divider\\n* **Inputs**:\\n    * 120 MHz DIV: arrow pointing toward /N Divider carrying a 120 MHz reference clock  \\n    * 3rd-ORDER ΣΔ: arrow pointing toward /N Divider carrying the division ratio N (Nint, Nfrac 50–70)  \\n* **Outputs**:\\n    * CLKRF: arrow pointing away from /N Divider carrying the divided output clock (6.2 – 8.2 GHz)  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001366.jpg',\n",
       "  'query': 'Show me all connections for node CLK IN.',\n",
       "  'response': '```markdown\\n##Connections of CLK IN\\n* **Inputs**:\\n    * f_REF (signal source): line labeled “f_REF” feeds into CLK IN  \\n* **Outputs**:\\n    * PFD-Charge Pumps: arrow from CLK IN to PFD-Charge Pumps carrying the reference clock (labeled “f_REF”)  \\n    * Lock Detect: arrow from CLK IN down to Lock Detect (no label on this line)  \\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001366.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Loop Filter.',\n",
       "  'response': '##Connections of Loop Filter\\n* **Inputs**:\\n    * PFD-Charge Pumps: two input lines labeled V_CL and V_SR feed into the Loop Filter.  \\n* **Outputs**:\\n    * Add’l R-C: a single output line labeled V_CL carries the filtered control voltage from the Loop Filter to the Add’l R-C block.  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001366.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Add’l R-C?',\n",
       "  'response': '## Connections of Add’l R-C\\n* **Inputs**:\\n    * Loop Filter: a line carrying V_CL into Add’l R-C  \\n* **Outputs**:\\n    * VCO: a line carrying V_CTL from Add’l R-C to the VCO  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001366.jpg',\n",
       "  'query': 'I need to investigate the network structure around node IrefGen; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of IrefGen\\n* **Inputs**:\\n    * MUX: Unlabeled line with arrow pointing towards IrefGen  \\n* **Outputs**:\\n    * PFD-Charge Pumps: Unlabeled line with arrow pointing away from IrefGen  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001622.jpg',\n",
       "  'query': 'I need to investigate the network structure around node z^{-1}/(1 - z^{-1})_2; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of z⁻¹∕(1 − z⁻¹)₂\\n* **Inputs**:\\n    * z⁻¹∕(1 − z⁻¹)₁ → z⁻¹∕(1 − z⁻¹)₂  \\n      • Line label: P₁  \\n      • Arrow points toward z⁻¹∕(1 − z⁻¹)₂ from the output of the first integrator block  \\n    * RESET → z⁻¹∕(1 − z⁻¹)₂  \\n      • Line label: RESET  \\n      • Control arrow points down into z⁻¹∕(1 − z⁻¹)₂  \\n* **Outputs**:\\n    * z⁻¹∕(1 − z⁻¹)₂ → Σ (residual adder before ADC)  \\n      • Line label: v_res  \\n      • Arrow points away from z⁻¹∕(1 − z⁻¹)₂ into the summation block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011030.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node PFD?',\n",
       "  'response': '##Connections of PFD\\n* **Inputs**:\\n    * CKREF: Reference clock input from external source into PFD  \\n    * CKFB: Feedback clock input from the ÷2 block into PFD  \\n* **Outputs**:\\n    * Up: “Up” pulse output from PFD to the charge-pump current source  \\n    * Down: “Down” pulse output from PFD to the charge-pump current source  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014994.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node IGBT_Module_1.',\n",
       "  'response': '##Connections of IGBT_Module_1\\n* **Inputs**:\\n    * PWM: Carries the firing signals into IGBT_Module_1\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Vdc: Direct DC‐link connection between the Vdc source (with two capacitors) and IGBT_Module_1\\n    * LCL filter: AC connection between IGBT_Module_1 and the LCL filter (Cf. Table II)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014994.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node PWM.',\n",
       "  'response': '##Connections of PWM\\n* **Inputs**:\\n    * abc/αβ transformation block: The three-phase control signal u_abc feeds into the PWM block.  \\n* **Outputs**:\\n    * Inverter (transistor bridge): The PWM block outputs “Firing signals” to the transistor bridge powered by V_dc.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009720.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node IDSW6C.',\n",
       "  'response': '## Connections of IDSW6C\\n* **Inputs**:\\n    * V_I: analog input rail feeding into the top of IDSW6C  \\n    * V_R: reference-voltage rail feeding into the top of IDSW6C  \\n    * V_CM: common-mode voltage rail feeding into the top of IDSW6C  \\n    * GND: ground rail feeding into the top of IDSW6C  \\n    * SW<1:6,6C>: digital control bus from the BW Controller into IDSW6C  \\n* **Outputs**:\\n    *(none)*  \\n* **Bidirectional**:\\n    * C6C: capacitor connected to the bottom node of IDSW6C (no arrowhead)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009720.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Encoder.',\n",
       "  'response': '## Connections of Encoder\\n* **Inputs**:\\n    * SAR Controller: single arrow from the SAR Controller into the Encoder (no label on the line)\\n* **Outputs**:\\n    * D_O: single arrow from the Encoder to the outside, labeled “D_O”\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006874.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Rg=15Ω.',\n",
       "  'response': '## Connections of Rg=15Ω\\n* **Inputs**:\\n    * (none)  \\n* **Outputs**:\\n    * (none)  \\n* **Bidirectional**:\\n    * C(Large): Left terminal of Rg connects to the input coupling capacitor C(Large) on the RF_in path.  \\n    * 180 pF: Right terminal of Rg connects to the 180 pF capacitor in the bias network (shunt path to the 47 nH inductor).  \\n    * MESFET gate: Right terminal of Rg also connects directly to the gate terminal of the MESFET.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002377.jpg',\n",
       "  'query': 'What are the connections for node Low-Frequency LPF?',\n",
       "  'response': '##Connections of Low-Frequency LPF\\n* **Inputs**:\\n    * GMS: Arrow from GMS into Low-Frequency LPF labeled I_sum  \\n* **Outputs**:\\n    * E-cell: Arrow from Low-Frequency LPF to E-cell labeled I_PD  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002377.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node E-cell.',\n",
       "  'response': '```markdown\\n## Connections of E-cell\\n* **Inputs**:\\n    * Low-Frequency LPF: Line labelled I_PD with an arrow pointing towards E-cell.\\n* **Outputs**:\\n    * OTA: Line labelled V_comp with an arrow pointing away from E-cell into the + input of OTA.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004050.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node S/H Circuit_1.',\n",
       "  'response': '## Connections of S/H Circuit_1\\n* **Inputs**:\\n    * Trig1: line labeled “Trig1” with an arrow pointing into the left side of S/H Circuit_1  \\n* **Outputs**:\\n    * Summation block: line labeled “S/H 1” with an arrow leaving the right side of S/H Circuit_1 and feeding the + input of the summing circle  \\n* **Bidirectional**:\\n    * I_L: un-arrowed line labeled “I_L” connecting the common I_L bus into the left side of S/H Circuit_1',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004050.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Adder_1.',\n",
       "  'response': '```markdown\\n## Connections of Adder_1\\n* **Inputs**:\\n    * S/H Circuit (top): line labeled “S/H 1” feeds the positive (+) input of Adder_1  \\n    * S/H Circuit (bottom): line labeled “S/H 2” feeds the negative (–) input of Adder_1  \\n* **Outputs**:\\n    * Error Amplifier (upper): line labeled “I_ref” carries the Adder_1 output to the Error Amplifier  \\n* **Bidirectional**:\\n    * none\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004050.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Error Amplifier_1?',\n",
       "  'response': '##Connections of Error Amplifier_1\\n* **Inputs**:\\n    * Summing Junction: The line labeled I_ref from the adder that subtracts S/H 2 from S/H 1 enters Error Amplifier_1.\\n    * Low-Pass Filter: The line labeled I_L,avg from the Low-Pass Filter enters Error Amplifier_1.\\n* **Outputs**:\\n    * PWM Summing Block: The line labeled V_control leaves Error Amplifier_1 and goes into the summing junction that combines it with V_comp before the PWM-generation block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010366.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node MSB DAC.',\n",
       "  'response': '##Connections of MSB DAC\\n* **Inputs**:\\n    * ADC1: m-bit digital output bus from ADC1 feeds into MSB DAC.\\n* **Outputs**:\\n    * Loop Filter: analog feedback output from MSB DAC goes into the Loop Filter input.\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001918.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Digital Compensator; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of Digital Compensator\\n* **Inputs**:\\n    * Average Filter: receives the “/N” signal output from the Average Filter inside the Mode Arbiter\\n* **Outputs**:\\n    * Mode Arbiter: sends the “/n” signal back into the Mode Arbiter\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010045.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node 10-bit 30MHz Pipelined ADC.',\n",
       "  'response': '##Connections of 10-bit 30MHz Pipelined ADC  \\n* **Inputs**:  \\n  *(none)*  \\n* **Outputs**:  \\n  * Digital MUX: DA<9:0> – 10-bit digital bus, arrow pointing away from the ADC into the Digital MUX  \\n* **Bidirectional**:  \\n  * AIN (+): differential analog input line, no arrowhead, connecting to the AIN block  \\n  * AIN (–): differential analog input line, no arrowhead, connecting to the AIN block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000524.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node R2.',\n",
       "  'response': '```markdown\\n##Connections of R2\\n* **Inputs**: None\\n* **Outputs**:\\n    * M4: Connected to the drain of M4 via a downward arrow labeled I_D2 (arrow pointing away from R2 toward M4)\\n* **Bidirectional**:\\n    * V_DD: Connected to the supply rail V_DD via a line without arrowheads\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000524.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node C.',\n",
       "  'response': '## Connections of C\\n* **Inputs**:  \\n* **Outputs**:  \\n* **Bidirectional**:  \\n    * M₁: Left terminal of C is connected via an unarrowed line to the source of M₁ at node labeled V_S₁ (this same node also feeds the input of the left current-controlled current divider).  \\n    * M₂: Right terminal of C is connected via an unarrowed line to the source of M₂ at node labeled V_S₂ (this same node also feeds the input of the right current-controlled current divider).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000524.jpg',\n",
       "  'query': 'Show me all connections for node CM (Sink).',\n",
       "  'response': '```markdown\\n##Connections of CM (Sink)\\n* **Inputs**:\\n    * Information signal i_m(t): arrow from the information signal source into CM (Sink)\\n* **Outputs**:\\n    * Current-controlled Current divider: arrow from CM (Sink) into the current-controlled current divider block\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001688.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node 3 Phase Utility.',\n",
       "  'response': '```markdown\\n## Connections of 3 Phase Utility\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Diode-Bridge Rectifier: Three phase lines from the 3 Phase Utility enter the rectifier inputs (no labels, no arrowheads).\\n    * Injection Network: The same three phase lines connect down to the Injection Network resistors (no labels, no arrowheads).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006885.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Encoder?',\n",
       "  'response': '##Connections of Encoder\\n* **Inputs**:\\n    * 5b FADC: The 5-bit output bus from the FADC block feeds into Encoder.  \\n    * 2.5b CADC: The 2.5-bit output bus from the CADC block feeds into Encoder.  \\n* **Outputs**:\\n    * MUX: The digital output bus from Encoder goes to the MUX block.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014827.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node RC Lowpass filter.',\n",
       "  'response': '## Connections of RC Lowpass filter\\n* **Inputs**:\\n    * Input signal: line with an arrow pointing into the RC Lowpass filter\\n* **Outputs**:\\n    * CCD Input (fₛ = 4.7 MHz): line with an arrow from the RC Lowpass filter into the CCD Input block (no label on the line)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014827.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node CCD Input (f_s = 4.7 MHz).',\n",
       "  'response': '##Connections of CCD Input (f_s = 4.7 MHz)\\n* **Inputs**:\\n    * RC Lowpass filter: Unlabeled line from RC Lowpass filter into CCD Input carrying the filtered input signal.\\n* **Outputs**:\\n    * Transversal + Recursive CCD: Unlabeled line from CCD Input into Transversal + Recursive CCD carrying the sampled data.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002953.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node RC LPF.',\n",
       "  'response': '```markdown\\n##Connections of RC LPF\\n* **Inputs**:\\n    * V_in: Arrow pointing towards RC LPF, carrying the input voltage signal.\\n* **Outputs**:\\n    * SC BPF: Arrow pointing away from RC LPF, carrying the filtered signal to the SC BPF.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002953.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node SC BPF.',\n",
       "  'response': '## Connections of SC BPF\\n* **Inputs**:\\n    * RC LPF: Direct line from RC LPF output to SC BPF input (arrow pointing towards SC BPF, no label)\\n    * Clock Generator: Line labeled “fₛ” from Clock Generator output to SC BPF input (arrow pointing towards SC BPF)\\n* **Outputs**:\\n    * A/D: Direct line from SC BPF output to A/D input (arrow pointing away from SC BPF, no label)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002953.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DSP.',\n",
       "  'response': '##Connections of DSP\\n* **Inputs**:\\n    * A/D: Unlabeled digital data line from the A/D converter into the DSP  \\n* **Outputs**:\\n    * Tone Detect Output: Processed tone‐detection signal driven out of the DSP  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010917.jpg',\n",
       "  'query': 'Show me all connections for node Adder_1.',\n",
       "  'response': '## Connections of Adder_1\\n* **Inputs**:\\n    * Reference input: Arrow into the “+” port of Adder_1, labeled “˜v_ref”\\n    * Feedback Network Hf(s): Arrow into the “–” port of Adder_1, labeled “˜v_fb”\\n* **Outputs**:\\n    * Compensator H1(s): Arrow out of Adder_1 to H1(s), labeled “˜v_e”\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010917.jpg',\n",
       "  'query': 'What are the connections for node Power Stage Gp(s)?',\n",
       "  'response': '##Connections of Power Stage Gp(s)\\n* **Inputs**:\\n    * One-Cycle Controller Gc(s): Arrow pointing towards Power Stage Gp(s) labeled “dₖ”\\n* **Outputs**:\\n    * Output Filter Gd(s): Arrow pointing away from Power Stage Gp(s) labeled “ṽ_Cr”\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010917.jpg',\n",
       "  'query': 'Show me all connections for node Output Filter Gf(s).',\n",
       "  'response': '## Connections of Output Filter Gf(s)\\n* **Inputs**:\\n    * Power Stage Gₚ(s): an arrow labeled “~v₍cn₎” points from the output of Gₚ(s) into the input of Output Filter Gf(s).  \\n* **Outputs**:\\n    * System Output: an arrow labeled “~v₍o₎” leaves Gf(s) toward the external output terminal.  \\n    * Feedback Network H_f(s): an arrow labeled “~v₍o₎” leaves Gf(s) into the input of Feedback Network H_f(s).  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014543.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node VCO.',\n",
       "  'response': '```markdown\\n##Connections of VCO\\n* **Inputs**:\\n    * Loop Filter: Vctrl – control‐voltage input line into the VCO.\\n* **Outputs**:\\n    * SSPD: CKVCO – clock output line from the VCO feeding back to the phase detector.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006383.jpg',\n",
       "  'query': 'What are the connections for node I2S?',\n",
       "  'response': '##Connections of I2S\\n* **Inputs**:\\n    * DSP digital output: Two parallel lines carrying raw digital audio data from the DSP into the I2S block.\\n* **Outputs**:\\n    * Oversampling stage: Two parallel lines carrying the I2S-formatted audio stream from I2S into the Oversampling stage.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012772.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node C_E.',\n",
       "  'response': '```markdown\\n## Connections of C_E\\n* **Inputs**:\\n    * R_E: Connected on the left via resistor R_E; the line is labeled “I_stim” with an arrow pointing toward C_E.  \\n* **Outputs**:\\n    *(none)*  \\n* **Bidirectional**:\\n    * V_DDH/2: Connected on the right to the supply node V_DDH/2 with no arrowhead.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004600.jpg',\n",
       "  'query': 'Show me all connections for node Optional HPF/FIR.',\n",
       "  'response': '##Connections of Optional HPF/FIR\\n* **Inputs**:\\n    * inRx: Arrow pointing into Optional HPF/FIR carrying the incoming analog receive signal.\\n* **Outputs**:\\n    * A/D: Arrow pointing away from Optional HPF/FIR delivering the filtered analog signal into the A/D converter.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004600.jpg',\n",
       "  'query': 'What are the connections for node A/D?',\n",
       "  'response': '##Connections of A/D\\n* **Inputs**:\\n    * Optional HPF/FIR: analog signal from the Optional HPF/FIR block enters A/D (arrow pointing into A/D, unlabeled).\\n    * Digital Equalizer / Sequence Detector / CDR: clock signal labeled “clk” from the Digital Equalizer / Sequence Detector / CDR block enters A/D (arrow pointing into A/D).\\n* **Outputs**:\\n    * Digital Equalizer / Sequence Detector / CDR: digitized data output from A/D goes to the Digital Equalizer / Sequence Detector / CDR block (arrow pointing away from A/D, unlabeled).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009169.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DAC.',\n",
       "  'response': '##Connections of DAC\\n* **Inputs**:\\n    * ADC (coarse): M-bit digital word from the first ADC feeds into the DAC  \\n    * ADC (post-integrator): P-bit digital word (labeled V_REF) from the second ADC feeds into the DAC  \\n* **Outputs**:\\n    * Summing junction (adder): analog output from the DAC is subtracted from X in the summer  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009169.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Decimation Filter.',\n",
       "  'response': '##Connections of Decimation Filter\\n* **Inputs**:\\n    * ADC: Line labeled “Y₂” with an arrow pointing into the Decimation Filter, coming from the ADC block.  \\n* **Outputs**:\\n    * Output port “Y_fine”: Line labeled “Y_fine” with an arrow pointing away from the Decimation Filter to the system output.  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006612.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node COMP1.',\n",
       "  'response': '## Connections of COMP1\\n* **Inputs**:\\n    * REF C-DAC: Unlabeled analog voltage input from the REF C-DAC block into COMP1  \\n    * SIG C-DAC: Unlabeled analog voltage input from the SIG C-DAC block into COMP1  \\n* **Outputs**:\\n    * SAR Logic: Unlabeled digital comparison result output from COMP1 into the SAR Logic block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006612.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node COMP2.',\n",
       "  'response': '```markdown\\n##Connections of COMP2\\n* **Inputs**:\\n* **Outputs**:\\n    * SAR Logic: Digital comparison result (arrow pointing away from COMP2 into SAR Logic)\\n* **Bidirectional**:\\n    * REF C-DAC: Unlabeled analog connection (no arrowheads) between REF C-DAC and COMP2\\n    * SIG C-DAC: Unlabeled analog connection (no arrowheads) between SIG C-DAC and COMP2\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006612.jpg',\n",
       "  'query': 'Show me all connections for node COMP3.',\n",
       "  'response': '## Connections of COMP3\\n* Inputs:\\n* Outputs:\\n    * SAR Logic: the comparator’s digital output line (arrow pointing away from COMP3) feeds directly into the SAR Logic block.\\n* Bidirectional:\\n    * SIG C-DAC: plain analog connection (no arrowheads) from the SIG C-DAC block into COMP3’s input.\\n    * REF C-DAC: plain analog reference connection (no arrowheads) from the REF C-DAC block into COMP3’s input.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006612.jpg',\n",
       "  'query': 'I need to investigate the network structure around node SAR Logic; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of SAR Logic\\n* **Inputs**:\\n    * COMP₁: Arrow from COMP₁ output into SAR Logic carrying the first comparator’s result  \\n    * COMP₂: Arrow from COMP₂ output into SAR Logic carrying the second comparator’s result  \\n    * COMP₃: Arrow from COMP₃ output into SAR Logic carrying the third comparator’s result  \\n* **Outputs**:\\n    * D_OUT: Arrow from SAR Logic to the external D_OUT port conveying the final digital output  \\n    * REF C-DAC: Arrow from SAR Logic to REF C-DAC block providing control signals for the reference capacitor DAC  \\n    * SIG C-DAC: Arrow from SAR Logic to SIG C-DAC block providing control signals for the signal capacitor DAC  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015003.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Starting Point.',\n",
       "  'response': '## Connections of Starting Point\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Integrated OTA [10]: A plain horizontal line with no arrowheads connects the right side of Integrated OTA [10] to the left side of Starting Point.  \\n    * Output Stage [9]: A plain horizontal line with no arrowheads connects the right side of Starting Point to the left side of Output Stage [9].',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000640.jpg',\n",
       "  'query': 'I need to investigate the network structure around node non-overlap circuit; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of non-overlap circuit\\n* **Inputs**:\\n    * CLK:Arrow from CLK into non-overlap circuit  \\n* **Outputs**:\\n    * Current buffer:Receives φ1 from non-overlap circuit  \\n    * Current buffer:Receives φ2 from non-overlap circuit  \\n    * Current buffer:Receives φN from non-overlap circuit  \\n    * Switching capacitor bandgap reference circuit:Receives two unlabeled phase‐control lines from non-overlap circuit  \\n* **Bidirectional**:\\n    *(none)*\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000640.jpg',\n",
       "  'query': 'Show me all connections for node Current buffer.',\n",
       "  'response': '```markdown\\n## Connections of Current buffer\\n\\n* **Inputs**:\\n    * non-overlap circuit → Current buffer: three clock‐phase lines labelled φ₁, φ₂ and φₙ (arrows pointing into Current buffer)\\n    * Switching capacitor bandgap reference circuit → Current buffer: one supply line labelled V_REG (arrow pointing into Current buffer)\\n\\n* **Outputs**:\\n    * Current buffer → 1ᵗʰ Charge Pump Module: one clock‐phase line labelled φ₁ (arrow pointing away from Current buffer)\\n    * Current buffer → 2ⁿᵈ Charge Pump Module: one clock‐phase line labelled φ₂ (arrow pointing away from Current buffer)\\n    * Current buffer → Nᵗʰ Charge Pump Module: one clock‐phase line labelled φₙ (arrow pointing away from Current buffer)\\n\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000640.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node R1.',\n",
       "  'response': '##Connections of R1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_OUT: one terminal of R1 connects to the output node labeled “V_OUT” (which also ties to C_OUT and R_LOAD)  \\n    * R2: the other terminal of R1 connects to resistor R2 at the node labeled “V_FB,” which then goes to ground',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001958.jpg',\n",
       "  'query': 'Show me all connections for node S3.',\n",
       "  'response': '##Connections of S3\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_off1: one terminal of S3 ties directly to the V_off1 voltage source; the line has no arrowheads  \\n    * C_off1: the other terminal of S3 connects to the Coff1 capacitor; the line has no arrowheads',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001958.jpg',\n",
       "  'query': 'What are the connections for node C_off2?',\n",
       "  'response': '```markdown\\n## Connections of C_off2\\n* **Inputs**:\\n    *(none)*\\n* **Outputs**:\\n    *(none)*\\n* **Bidirectional**:\\n    * V_off2: connected to the left plate of C_off2 via switch S7  \\n    * Ground: connected to the left plate of C_off2 via switch S8  \\n    * Integrator input node: connected to the right plate of C_off2 via switch S5  \\n    * Integrator input node: connected to the right plate of C_off2 via switch S6  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001958.jpg',\n",
       "  'query': 'Show me all connections for node N-bit counter.',\n",
       "  'response': '##Connections of N-bit counter\\n* **Inputs**:\\n    * Comp.: The output of the comparator block feeds into the N-bit counter (arrow pointing toward the counter).\\n* **Outputs**:\\n    * μC: The N-bit counter sends its count value to the microcontroller (arrow pointing away from the counter).\\n* **Bidirectional**:\\n    * switch control: A two-headed connection exchanges control/status signals between the switch control block and the N-bit counter.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011397.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node β_fb2.',\n",
       "  'response': '## Connections of β_fb2\\n* **Inputs**:\\n    * Output: Solid feedback line with an arrow pointing into β_fb2 from the Output node (outer feedback loop).\\n* **Outputs**:\\n    * Σ (before Integrator₂): Solid feedback line with an arrow leaving β_fb2 and entering the summation block immediately upstream of the Integrator₂.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013541.jpg',\n",
       "  'query': 'I need to investigate the network structure around node ÷N; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of ÷N\\n* **Inputs**:\\n    * K_vco/S (VCO block): receives the θ_out feedback signal (arrow into ÷N labeled “θ_out”)\\n* **Outputs**:\\n    * Summing junction (phase‐detector block at θ_in): sends the divided feedback signal (arrow out of ÷N, no label)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005688.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Backend ADC; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of Backend ADC\\n* **Inputs**:\\n    * V_res: Arrow pointing into Backend ADC from the summing junction output (after the a₁ amplifier stage).\\n* **Outputs**:\\n    * D_res: Arrow pointing away from Backend ADC toward the A₃(…)³ block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010769.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Buffering Capacitor Bank; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Buffering Capacitor Bank\\n* **Inputs**:\\n    * Buffer Converter: single line from Buffer Converter down into the capacitor bank (arrow pointing towards Buffering Capacitor Bank)  \\n* **Outputs**:\\n    * Buffer Converter: single line from the capacitor bank up into Buffer Converter (arrow pointing away from Buffering Capacitor Bank)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011412.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Capacitor_C_3; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Capacitor_C_3\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * HS FET (node Zx): direct connection between the HS FET’s output node Zx and the capacitor’s top terminal (no arrow)\\n    * Solenoid coil (Lw): direct connection between the capacitor’s bottom terminal and the solenoid’s inductance Lw (no arrow)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013971.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node ADC1.',\n",
       "  'response': '```markdown\\n## Connections of ADC1\\n* **Inputs**:\\n    * x1: Signal line labeled “x1” entering ADC1 from the left.\\n* **Outputs**:\\n    * D1: Digital output line labeled “D1” leaving ADC1 and going into the P2S block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013971.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node CLK DELAY.',\n",
       "  'response': '## Connections of CLK DELAY\\n* **Inputs**:\\n    * x₂: arrow pointing towards CLK DELAY, carrying the clock input x₂\\n* **Outputs**:\\n    * ADC2: arrow pointing away from CLK DELAY into ADC2 (unlabeled delayed‐clock line)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013971.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Multiplier_1?',\n",
       "  'response': '```markdown\\n##Connections of Multiplier_1\\n* **Inputs**:\\n    * P2S: Arrow from P2S into Multiplier_1 (unlabeled data line)\\n    * (−1)ⁿ signal: Arrow carrying the (−1)ⁿ label into Multiplier_1\\n* **Outputs**:\\n    * H_hil(z): Arrow from Multiplier_1 to H_hil(z), labeled D_C\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000502.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node EventTrigger_1.',\n",
       "  'response': '## Connections of EventTrigger_1\\n* **Inputs**:\\n    * TIA: receives the amplified detector signal from the output of the TIA block.  \\n* **Outputs**:\\n    * TDC & ADC: sends the event‐triggered timing pulse into the TDC & ADC block.  \\n* **Bidirectional**:  \\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000502.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Adder_1.',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n* **Outputs**:\\n    * Intensity: Connection from Adder_1 to the external Intensity port, arrow pointing away from Adder_1, line labeled “Intensity”\\n* **Bidirectional**:\\n    * Analog SiPM: Unlabeled, arrowless line (with slash marks indicating multiple channels) connecting the Analog SiPM block to Adder_1',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004946.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Iref1?',\n",
       "  'response': '## Connections of Iref1\\n* **Inputs**:\\n    * 4-b DAC (M1): the output node of the 4-bit DAC labeled “4×\\u2009M1” feeds into the current source Iref1.\\n* **Outputs**:\\n    * Video 8 BITS MDAC (N1): Iref1’s downward current is injected into the N1 (Video) MDAC block.\\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004946.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Iref2_2; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of Iref2_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * 3-b DAC (L2): A plain interconnect (no arrowhead) links the top terminal of Iref2_2 to the output node of the 3-bit DAC labeled “L2.”\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001251.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node D1n.',\n",
       "  'response': '##Connections of D1n\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * LB2: Connected from the right-hand terminal of inductor LB2 (labelled –V_LB2+) into D1n’s first terminal.  \\n    * TR (primary winding N1n): Connected from D1n’s second terminal into the N1n terminal of transformer TR.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001251.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node C_B2.',\n",
       "  'response': '##Connections of C_B2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Transformer TR (clamp winding N₁p*): connected to the top terminal of C_B2 via the line labeled V_B2 (no arrowhead).\\n    * Switch SW: connected to the bottom terminal of C_B2 via the line labeled SW (no arrowhead).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015372.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node PFD.',\n",
       "  'response': '##Connections of PFD\\n* **Inputs**:\\n    * Ref: The reference‐clock line enters PFD from the left (arrow pointing into PFD).\\n    * 1/N: The divided‐down VCO feedback from the 1/N divider enters PFD (arrow pointing into PFD).\\n* **Outputs**:\\n    * Proportional path current source (Ipp): A pair of control lines leave PFD and gate the proportional‐path charge pump current source Ipp (arrows pointing away from PFD).\\n    * Integral path current source (Ii): A control line leaves PFD and gates the integral‐path charge pump current source Ii (arrow pointing away from PFD).\\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015372.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node C_i.',\n",
       "  'response': '##Connections of C_i\\n* **Inputs**:\\n    * I_i: The integral‐path current source I_i injects current into the top node of C_i.\\n    * Calibration State Machine: A control line from the Calibration State Machine drives the adjustment pin on C_i (no line label).\\n* **Outputs**:\\n    * VCO: The node at the top of C_i carries the control voltage V_cntrli (scaled by K_vcoi) into the VCO input (arrow pointing away from C_i).\\n* **Bidirectional**:\\n    * Ground: The bottom terminal of C_i is tied directly to ground (no arrow).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011605.jpg',\n",
       "  'query': 'Show me all connections for node g_m.',\n",
       "  'response': '##Connections of g_m\\n* **Inputs**:\\n    * Vi: The line labeled “Vi” enters the input of g_m (arrow pointing toward g_m).\\n* **Outputs**:\\n    * Σ (top summing junction): The output of g_m leaves g_m (arrow away) and feeds the positive input of the upper Σ block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011605.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node SLEW?',\n",
       "  'response': '```markdown\\n## Connections of SLEW\\n* **Inputs**:\\n    * Σ (top summing junction): “Vstep” – the summed output of gₘ·Vi and the p_pf feedback amplifier, arrow pointing into SLEW.\\n    * Σ (bottom summing junction): “Vsf” – the summed output of g_y·Vi and the p_fb feedback amplifier, arrow pointing into SLEW.\\n    * p_fb amplifier: “Voff” – the output of the p_fb block fed directly into the bottom input of SLEW, arrow pointing into SLEW.\\n* **Outputs**:\\n    * Limiter: unlabeled line carrying the slew‐limited waveform, arrow pointing away from SLEW.\\n* **Bidirectional**:\\n    None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011605.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Limiter?',\n",
       "  'response': '## Connections of Limiter\\n* **Inputs**:\\n    * SLEW: output of SLEW block → Limiter  \\n* **Outputs**:\\n    * 1/z: Limiter → input of the 1/z block  \\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010746.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node SSPD.',\n",
       "  'response': '##Connections of SSPD\\n* **Inputs**:\\n    * Ref. BUF: F_REF line feeding into the left side of SSPD\\n    * PG: control line from PG into the switch inside SSPD  \\n* **Outputs**:\\n    * VIC: V_sam line driven out of SSPD into VIC  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009275.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Adder_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Adder_1\\n* **Inputs**:\\n    * Iref: Line labeled “Iref” enters the left side of Adder_1, arrow pointing toward the summing node.\\n    * ILi: Line labeled “ILi” enters the bottom of Adder_1, arrow pointing toward the summing node.\\n* **Outputs**:\\n    * PI: Unlabeled line leaves the right side of Adder_1 and goes into the PI controller block, arrow pointing away from Adder_1.\\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012303.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Serial interface.',\n",
       "  'response': '## Connections of Serial interface\\n* **Inputs**:\\n    * 16 levels ADC: a line labeled “15” with an arrow pointing towards the Serial interface  \\n    * 12 levels ADC: a line labeled “11” with an arrow pointing towards the Serial interface  \\n* **Outputs**:\\n    * OUT: a line labeled “out” with an arrow pointing away from the Serial interface  \\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012493.jpg',\n",
       "  'query': 'I need to investigate the network structure around node DAC_1; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of DAC_1\\n* **Inputs**:\\n    * ADC_1: Digital code D1 feeds into DAC_1.\\n* **Outputs**:\\n    * f₁(x) summing junction (adder): Analog feedback output from DAC_1 into the adder of the first stage.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008197.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node MUX.',\n",
       "  'response': '## Connections of MUX\\n* **Inputs**:\\n    * Output Decode: Ten parallel lines labeled F1 through F10 feed into the MUX from the Output Decode block.\\n    * Mux Switching Control: A single control line from the Mux Switching Control block enters the bottom of the MUX.\\n* **Outputs**:\\n    * PLL Input Mux: A single line carries the selected output from the MUX into the PLL Input Mux block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014216.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Delay_1.',\n",
       "  'response': '```markdown\\n##Connections of Delay_1\\n* **Inputs**:\\n    * Comparator (switch output): line labeled y′(t)\\n* **Outputs**:\\n    * Shift Register: unlabeled connection\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004331.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Loop Filter?',\n",
       "  'response': '##Connections of Loop Filter\\n* **Inputs**:\\n    * Phase Detector: Unlabeled arrow from the Phase Detector output into the Loop Filter  \\n* **Outputs**:\\n    * Adder: Unlabeled arrow from the Loop Filter output into the Adder  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004331.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Adder.',\n",
       "  'response': '## Connections of Adder\\n* **Inputs**:\\n    * Loop Filter: Arrow from the output of the Loop Filter block into the left side of the Adder.\\n    * Tuning Voltage: Arrow from the Tuning Voltage line into the top of the Adder.  \\n* **Outputs**:\\n    * Core VCO: Arrow from the right side of the Adder into the Core VCO block.  \\n* **Bidirectional**:\\n    * None  ',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015608.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Source Follower Input Pairs.',\n",
       "  'response': '##Connections of Source Follower Input Pairs\\n* **Inputs**:\\n    * INP: Line labeled “INP” enters the left side of the Source Follower Input Pairs block.\\n    * INN: Line labeled “INN” enters the left side of the Source Follower Input Pairs block.\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * Fully Complementary Differential Pair with Low-Voltage Folded Cascode Load: Two unlabeled lines connect the right side of Source Follower Input Pairs to the input transistors of the differential-pair stage.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000473.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Sinefit.',\n",
       "  'response': '```markdown\\n##Connections of Sinefit\\n* **Inputs**:\\n    * MUX: solid line with arrow pointing into Sinefit from the MUX output\\n* **Outputs**:\\n    * NN Engine: solid line with arrow pointing away from Sinefit into the NN Engine\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000473.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Deri..',\n",
       "  'response': '## Connections of Deri.\\n* **Inputs**:\\n    * MUX: solid arrow from MUX output into Deri. (no label)  \\n* **Outputs**:\\n    * NN Cali.: red arrow from Deri. output into the first NN Cali. block (no label)  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006683.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node T1.',\n",
       "  'response': '##Connections of T1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * I_bias: T1’s collector is connected to the output node of the I_bias current source.  \\n    * Comparator with Hysteresis: T1’s collector is tied to the comparator’s “+” input via the V_CTAT line.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006683.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Comparator with Hysteresis.',\n",
       "  'response': '## Connections of Comparator with Hysteresis\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * BGR: Line labeled V_REF connects BGR’s output to the comparator’s negative (–) input.  \\n    * I_bias\\u2009/\\u2009T₁ node: Line labeled V_CTAT connects the node formed by I_bias and transistor T₁ to the comparator’s positive (+) input.  \\n    * Power‐path switch: Unlabeled line connects the comparator’s OUT terminal to the control input of the power‐path switch.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006683.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Switch_1.',\n",
       "  'response': '## Connections of Switch_1\\n* **Inputs**:\\n    * Comparator with Hysteresis: Connected via the line labeled OUT to the switch’s control terminal.\\n* **Outputs**:\\n    * Heat generating block: Connected to the switch’s lower power‐path terminal (red arrow on the power path points downward toward the block).\\n* **Bidirectional**:\\n    * VDD: Connected to the switch’s upper power‐path terminal (no arrowheads on this line).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012441.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Voltage Source Converter?',\n",
       "  'response': '## Connections of Voltage Source Converter\\n* **Inputs**:\\n    * PWM: Gate-signal command from the PWM block into the converter (arrow pointing towards VSC)\\n* **Outputs**:\\n* **Bidirectional**:\\n    * DC link: Unmarked DC power link between the DC link capacitor bank and the converter (no arrowheads)\\n    * LCL Filter: Unmarked AC power link (///) between the converter output and the LCL Filter block (no arrowheads)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012441.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node IGBTBridge_1.',\n",
       "  'response': '## Connections of IGBTBridge_1\\n* **Inputs**:\\n    * PWM: gate‐drive signal line into IGBTBridge_1  \\n* **Outputs**:\\n    * (none)  \\n* **Bidirectional**:\\n    * DC link: connection between the DC‐link capacitor bank and IGBTBridge_1  \\n    * LCL Filter: three-phase AC line between IGBTBridge_1 and the LCL Filter',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012441.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node LCL Filter.',\n",
       "  'response': '```markdown\\n## Connections of LCL Filter\\n* **Inputs**:\\n    * *(none)*\\n\\n* **Outputs**:\\n    * αβ/abc block (Current-feed-forward path): the line labeled i_L leaves the left side of the LCL Filter and goes down into the αβ/abc converter.\\n    * αβ/abc block (Virtual-impedance path): the line labeled v_c leaves the middle node of the LCL Filter (across C_f) and goes down into the αβ/abc converter.\\n    * αβ/abc block (P&Q calculation path): the line labeled i_o leaves the right side of the LCL Filter and goes down into the αβ/abc converter.\\n\\n* **Bidirectional**:\\n    * Voltage Source Converter: the un-labeled (///) power line connects the converter’s output to the LCL Filter’s left terminal.\\n    * Z_line → PCC: the line labeled Z_line connects the LCL Filter’s right terminal to the PCC/grid side.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012441.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Cf.',\n",
       "  'response': '## Connections of Cf\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * L – The top terminal of Cf ties into the node between the series inductor L and the series inductor Lg via an unmarked power line (no arrowhead) on which the left‐side current is labeled iL.\\n    * Lg – The same top terminal of Cf also ties into the node between L and Lg via an unmarked power line (no arrowhead) on which the right‐side current is labeled io.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013595.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Signal Gen..',\n",
       "  'response': '## Connections of Signal Gen.\\n* **Inputs**:\\n    * Clock Gen.: Arrow pointing towards Signal Gen., label “Ref.”\\n* **Outputs**:\\n    * Filter: Arrow pointing away from Signal Gen., no label\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013595.jpg',\n",
       "  'query': 'I need to investigate the network structure around node ADC12D1800RF Board; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of ADC12D1800RF Board\\n* **Inputs**:\\n    * TC1-DESIQ-SBB: Cable 1, 2, 3, 4 from the power splitter feeding the two ADC channels\\n    * Filter: Filtered clock/reference signal (labeled “Gen.‐ Generator”) from the Clock Gen. path\\n* **Outputs**:\\n    * X₂(t): Digitized data output from the MUX to the downstream system\\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013595.jpg',\n",
       "  'query': 'I need to investigate the network structure around node MUX; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of MUX\\n* **Inputs**:\\n    * ADC0: The data output from the ADC0 block is fed into the MUX (arrow pointing towards MUX).  \\n    * ADC1: The data output from the ADC1 block is fed into the MUX (arrow pointing towards MUX).  \\n* **Outputs**:\\n    * X2(t): The selected ADC data from the MUX is output as signal X2(t) (arrow pointing away from MUX).  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015220.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node VCO_1.',\n",
       "  'response': '## Connections of VCO_1\\n* **Inputs**:\\n    * V_IN: Unlabeled line from the V_IN node into VCO_1.\\n    * V_REF: Unlabeled line from the V_REF node into VCO_1.\\n* **Outputs**:\\n    * COUNTER: Line labeled “Fosc” from VCO_1 to the COUNTER block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015220.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node UP DOWN COUNTER.',\n",
       "  'response': '## Connections of UP DOWN COUNTER\\n* **Inputs**:\\n    * VCO: The output of the VCO block feeds into the UP DOWN COUNTER.\\n* **Outputs**:\\n    * Zero Detector: The UP DOWN COUNTER output goes to the Zero Detector.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015220.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Zero Detector?',\n",
       "  'response': '## Connections of Zero Detector\\n* **Inputs**:\\n    * UP DOWN COUNTER: arrow from UP DOWN COUNTER’s output into Zero Detector’s input  \\n* **Outputs**:\\n    * Logic: arrow from Zero Detector’s output into Logic block  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015220.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Logic.',\n",
       "  'response': '##Connections of Logic\\n* **Inputs**:\\n    * Zero Detector: Arrow pointing into Logic, unlabeled direct connection  \\n* **Outputs**:\\n    * COUNTER: Arrow pointing away from Logic, unlabeled direct connection  \\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015220.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node VCO_2.',\n",
       "  'response': '## Connections of VCO_2\\n* **Inputs**:\\n    * VIN：Line with arrow pointing into VCO_2 from the VIN node (no additional label)\\n    * V_REF：Line with arrow pointing into VCO_2 from the V_REF node (no additional label)\\n* **Outputs**:\\n    * COUNTER：Line with arrow pointing away from VCO_2 into the COUNTER block, labeled “Fosc”\\n* **Bidirectional**:\\n    * *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015220.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node VCO_3.',\n",
       "  'response': '```markdown\\n## Connections of VCO_3\\n* **Inputs**:\\n    * VIN: analog input voltage line feeding into VCO_3\\n    * VREF: reference voltage input (through a switch) into VCO_3\\n* **Outputs**:\\n    * Fosc: square-wave oscillator output leaving VCO_3 and entering the COUNTER\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004613.jpg',\n",
       "  'query': 'I need to investigate the network structure around node D/A; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of D/A\\n* **Inputs**:\\n    * DSP: Three digital lines labeled “from DSP” enter D/A.\\n* **Outputs**:\\n    * Tx LPF/EQL: Single analog line leaves D/A and feeds the Tx LPF/EQL block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004613.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node ATT?',\n",
       "  'response': '```markdown\\n##Connections of ATT\\n* **Inputs**:\\n    * Tx LPF/EQL: solid line with arrow pointing into ATT from the output of Tx LPF/EQL  \\n    * System Controller: dashed control line with arrow pointing into ATT  \\n* **Outputs**:\\n    * RC: solid line with arrow pointing away from ATT to the input of RC  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004690.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Voltage Reference?',\n",
       "  'response': '##Connections of Voltage Reference\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * OPAMP: The VREF line connects the Voltage Reference block to the non-inverting (+) input of the OPAMP.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006712.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node G.',\n",
       "  'response': '##Connections of G\\n* **Inputs**:\\n    * Σ (summation block): Arrow from the output of the summation block into G, carrying the summed error signal.\\n* **Outputs**:\\n    * transducer: Arrow from G’s output into the transducer block labeled “(L/R)·s² + s + 1/(R·C)”.\\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006793.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node PLL?',\n",
       "  'response': '```markdown\\n## Connections of PLL\\n* **Inputs**:\\n    * vin: Arrow from vin into PLL  \\n* **Outputs**:\\n    * Polarity Detection: Arrow from PLL into the Polarity Detection block  \\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006793.jpg',\n",
       "  'query': 'What are the connections for node Polarity Detection?',\n",
       "  'response': '##Connections of Polarity Detection\\n* **Inputs**:\\n    * PLL: Unlabeled arrow from PLL to Polarity Detection  \\n* **Outputs**:\\n    * DMS Modulator: Unlabeled arrow from Polarity Detection to DMS Modulator  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006793.jpg',\n",
       "  'query': 'What are the connections for node Kp + Ki/s?',\n",
       "  'response': '## Connections of Kp + Ki/s\\n* **Inputs**:\\n    * Summing Junction: A line labeled “v_err” with an arrow pointing into Kp + Ki/s  \\n* **Outputs**:\\n    * DMS Modulator: A line labeled “Δφ” with an arrow pointing away from Kp + Ki/s  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006793.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node DMS Modulator.',\n",
       "  'response': '## Connections of DMS Modulator\\n* **Inputs**:\\n    * Polarity Detection: arrow from Polarity Detection block into DMS Modulator (no label)\\n    * Kp + Ki/s: arrow from the Kp + Ki/s block into DMS Modulator labeled Δφ\\n* **Outputs**:\\n    * S1–S8: arrow from DMS Modulator to the right labeled S1–S8\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000639.jpg',\n",
       "  'query': 'I need to investigate the network structure around node v_g,b; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of v_g,b\\n* **Inputs**:\\n    * L_g: The inductor L_g in phase b delivers the current i_g,b into v_g,b (arrow pointing towards v_g,b).\\n* **Outputs**:\\n    * Deadbeat Controller: The instantaneous grid voltage v_g,b(k) is sent from v_g,b to the Deadbeat Controller (arrow pointing away from v_g,b, label v_g,j(k)).\\n    * PLL: The instantaneous grid voltage v_g,b(k) is sent from v_g,b to the PLL (arrow pointing away from v_g,b, label v_g,j(k)).\\n* **Bidirectional**:\\n    * Neutral node n: v_g,b is tied to the common neutral node n by an un-arrowed connection.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010349.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Antenna_1.',\n",
       "  'response': '```markdown\\n## Connections of Antenna_1\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * LNA: connected via an unlabeled line with no arrowheads\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010349.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node ADC_1?',\n",
       "  'response': '```markdown\\n## Connections of ADC_1\\n* **Inputs**:\\n    * LNA – arrow → ADC_1, label “RF”\\n    * PLL – arrow → ADC_1, unlabeled\\n* **Outputs**:\\n    * Digital I/Q dem. – arrow ← ADC_1, unlabeled\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010349.jpg',\n",
       "  'query': 'Show me all connections for node DSP_1.',\n",
       "  'response': '##Connections of DSP_1\\n* **Inputs**:\\n    * Digital I/Q dem.: Two digital signal lines labelled “I” and “Q” feeding into DSP_1 from the Digital I/Q demodulator  \\n* **Outputs**:\\n    * None  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010349.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node VGA.',\n",
       "  'response': '##Connections of VGA\\n* **Inputs**:\\n    * BPF: Arrow from BPF into VGA (no label)  \\n* **Outputs**:\\n    * ADC: Arrow from VGA to ADC labeled IF  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010349.jpg',\n",
       "  'query': 'What are the connections for node ADC_2?',\n",
       "  'response': '##Connections of ADC_2\\n* **Inputs**:\\n    * VGA: Connection from VGA into ADC_2 labeled “IF”\\n    * PLL-2: Connection from PLL-2 into ADC_2 (no label)\\n* **Outputs**:\\n    * Digital I/Q dem.: Connection from ADC_2 into Digital I/Q dem. (no label)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010349.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Digital I/Q dem._2; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Digital I/Q dem._2\\n* **Inputs**:\\n    * ADC: Arrow from ADC delivering digitized IF signal into Digital I/Q dem._2  \\n* **Outputs**:\\n    * I: In-phase digital component output from Digital I/Q dem._2 to DSP  \\n    * Q: Quadrature digital component output from Digital I/Q dem._2 to DSP  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010349.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node DSP_2.',\n",
       "  'response': '## Connections of DSP_2\\n* **Inputs**:\\n    * Digital I/Q dem.: Two separate lines labeled “I” and “Q” carry in-phase and quadrature data from the Digital I/Q demodulator into DSP_2.  \\n* **Outputs**:  \\n    * (none)  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014983.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Reference Current Generator.',\n",
       "  'response': '```markdown\\n##Connections of Reference Current Generator\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * Current Sources: A line labeled I_REF connects from the Reference Current Generator to the two current source blocks (supplying the resistor R and the comparator).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014983.jpg',\n",
       "  'query': 'What are the connections for node DelayVariation_Buffers_1?',\n",
       "  'response': '##Connections of DelayVariation_Buffers_1\\n* **Inputs**:\\n    * Comparator: The output of the Comparator block (dashed arrow from the comparator’s output node) feeds into DelayVariation_Buffers_1.\\n* **Outputs**:\\n    * V_OUT: The buffered signal exits DelayVariation_Buffers_1 and goes to the node labeled VOUT.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014983.jpg',\n",
       "  'query': 'What are the connections for node V_OUT?',\n",
       "  'response': '```markdown\\n## Connections of V_OUT\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Buffers: The output of the final buffer stage is connected directly to the V_OUT node (no arrowheads on the line).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013798.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Vin?',\n",
       "  'response': '```markdown\\n## Connections of Vin\\n* **Inputs**:  \\n  None  \\n* **Outputs**:  \\n  None  \\n* **Bidirectional**:  \\n  * SHDAC (CLK_SAMP.1, Control.1): direct, unlabeled line (no arrowheads) between Vin and the SHDAC input.  \\n  * SHDAC (CLK_SAMP.2, Control.2): direct, unlabeled line (no arrowheads) between Vin and the SHDAC input.  \\n  * On-Chip Calibration System: direct, unlabeled line (no arrowheads) between Vin and the calibration block.  \\n  * SHDAC (CLK_SAMP.3, Control.3): direct, unlabeled line (no arrowheads) between Vin and the SHDAC input.  \\n  * SHDAC (CLK_SAMP.4, Control.4): direct, unlabeled line (no arrowheads) between Vin and the SHDAC input.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013798.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node SHDAC CAL.',\n",
       "  'response': '##Connections of SHDAC CAL\\n* **Inputs**:\\n    * CLK_SAMP.CAL: clock input into SHDAC CAL  \\n    * Control.CAL: control‐signal input into SHDAC CAL  \\n* **Outputs**:  \\n    *(none)*  \\n* **Bidirectional**:\\n    * Flash ADC: shared sampling bus via CLKSAMPX.CAL  \\n',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013798.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Buffer_3.',\n",
       "  'response': '##Connections of Buffer_3\\n* **Inputs**:\\n    * SHDAC: direct connection from SHDAC (unlabeled line)\\n* **Outputs**:\\n    * CABS ADC: direct connection to CABS ADC (unlabeled line)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010766.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Divider_1.',\n",
       "  'response': '##Connections of Divider_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * CLK_25GHz: Unlabeled arrow-less clock line from the 25 GHz clock bus into Divider_1  \\n    * Phase Rotator: Clock line labeled “CLK_12.5GHz_I,Q” from Divider_1 into the Phase Rotator block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010766.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node FF.',\n",
       "  'response': '## Connections of FF  \\n* **Inputs**:  \\n    * CLK_25GHz: Clock line from the ÷2 block enters FF on its left side.  \\n    * Din: Data bus from the MUX output enters FF on its bottom port.  \\n* **Outputs**:  \\n    * PD_out: Digital output from FF on its right side, which feeds the Phase Detector output (and onward into the DAC output stage).  \\n* **Bidirectional**:  \\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001471.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Grid?',\n",
       "  'response': '## Connections of Grid\\n* **Inputs**:  \\n* **Outputs**:  \\n* **Bidirectional**:  \\n    * AC/DC Converter: Two unlabeled lines (top and bottom) directly connect Grid to the AC/DC Converter without arrowheads.  \\n    * Shunt APF: The lower of those two lines branches off from Grid to the Shunt APF, also an unlabeled line with no arrowhead.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001471.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node AC/DC Converter.',\n",
       "  'response': '##Connections of AC/DC Converter\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Grid: Two unlabeled AC lines connect Grid to AC/DC Converter.\\n    * Shunt APF: Unlabeled conductor connects Shunt APF to AC/DC Converter.\\n    * Battery: Two unlabeled DC lines connect AC/DC Converter to Battery.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008002.jpg',\n",
       "  'query': 'What are the connections for node 8bits Counter?',\n",
       "  'response': '## Connections of 8bits Counter\\n* **Inputs**:\\n    * System Clock: A line labelled “System Clock” enters the 8bits Counter from the left with an arrow pointing towards it.\\n    * State Machine: A line labelled “Control Signal” connects from the State Machine to the 8bits Counter with an arrow pointing towards it.\\n* **Outputs**:\\n    * Adder: A bus labelled “[8:0]” leaves the 8bits Counter on the right with an arrow pointing away from it toward the Adder.\\n* **Bidirectional**:\\n    *(none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008002.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node 10bits Counter?',\n",
       "  'response': '##Connections of 10bits Counter\\n* **Inputs**:\\n    * State Machine: “Control Signal” line with an arrow pointing towards the 10bits Counter from the State Machine\\n    * System Clock: System Clock line with an arrow pointing towards the 10bits Counter\\n* **Outputs**:\\n    * Adder: [9:2] bus line with an arrow pointing away from the 10bits Counter into the Adder\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008002.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Fine time interpolators.',\n",
       "  'response': '```markdown\\n##Connections of Fine time interpolators\\n* **Inputs**:\\n    * Input stage: A unidirectional arrow from the output of the Input stage feeds into the Fine time interpolators.\\n* **Outputs**:\\n    * Thermometer-to-binary encoder: A unidirectional arrow from the output of the Fine time interpolators goes into the Thermometer-to-binary encoder.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008002.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Comparison of the proposed FPGA-based TDC; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Comparison of the proposed FPGA-based TDC\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012137.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Phase Detector?',\n",
       "  'response': '##Connections of Phase Detector\\n* **Inputs**:\\n    * Vin: Arrow pointing into Phase Detector from the input source labeled “Vin.”\\n    * V VCO out: Arrow pointing into Phase Detector from the Voltage Controlled Oscillator labeled “V VCO out.”\\n* **Outputs**:\\n    * V PD out: Arrow pointing away from Phase Detector to the Low Pass Filter labeled “V PD out.”\\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012137.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Low Pass Filter.',\n",
       "  'response': '##Connections of Low Pass Filter\\n* **Inputs**:\\n    * Phase Detector: Arrow from Phase Detector into Low Pass Filter labeled “VPD OUT.”\\n* **Outputs**:\\n    * Voltage Controlled Oscillator: Arrow from Low Pass Filter to Voltage Controlled Oscillator labeled “VCO IN.”\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012137.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Voltage Controlled Oscillator.',\n",
       "  'response': '## Connections of Voltage Controlled Oscillator\\n* **Inputs**:\\n    * Low Pass Filter: arrow pointing toward Voltage Controlled Oscillator, line labeled “VCO is”\\n* **Outputs**:\\n    * Phase Detector: arrow pointing away from Voltage Controlled Oscillator, line labeled “VCO out”\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008224.jpg',\n",
       "  'query': 'I need to investigate the network structure around node active bandpass filter; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of active bandpass filter\\n* **Inputs**:\\n* **Outputs**:\\n    * amplification: An arrowed connection leads from the right side of the active bandpass filter block into the left side of the amplification block.\\n* **Bidirectional**:\\n    * Vdie: The top pin of the active bandpass filter is tied via a plain line (no arrowheads) to the common Vdie rail.\\n    * Vss: The bottom pin of the active bandpass filter is tied via a plain line (no arrowheads) to the common Vss rail.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010142.jpg',\n",
       "  'query': 'What are the connections for node VGA?',\n",
       "  'response': '## Connections of VGA\\n* **Inputs**:\\n    * From Channel: the analog input line labeled “From Channel” feeding into the VGA amplifier.\\n    * AGC: the control line from the AGC block (top) with an arrow pointing into VGA, providing gain-control feedback.  \\n* **Outputs**:\\n    * TI-ADC: the amplified output line (unlabeled) leaving VGA, feeding into the THA inputs of the TI-ADC front end.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010142.jpg',\n",
       "  'query': 'What are the connections for node Delay Ctrl?',\n",
       "  'response': '## Connections of Delay Ctrl\\n* **Inputs**:\\n    * M-Phase Clock Generator: unlabeled multi-phase clock line into Delay Ctrl  \\n    * Timing Recovery: unlabeled control line from Timing Recovery into Delay Ctrl  \\n* **Outputs**:\\n    * THA₀, THA₁, … THAₘ: multiple small arrows from Delay Ctrl to each THA block inside TI-ADC  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010142.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node THA_0.',\n",
       "  'response': '```markdown\\n##Connections of THA_0\\n* **Inputs**:\\n    * VGA: The amplified analog signal from the VGA block is fed into THA_0.\\n    * Delay Ctrl: The phase‐adjusted clock signals from the Delay Ctrl block drive THA_0.\\n* **Outputs**:\\n    * ADC_0: THA_0’s output is passed directly to the ADC_0 block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010142.jpg',\n",
       "  'query': 'Show me all connections for node THA_1.',\n",
       "  'response': '```markdown\\n##Connections of THA_1\\n* **Inputs**:\\n    * VGA: the amplified analog signal from the VGA block is fed into THA_1  \\n    * Delay Ctrl.: timing‐adjustment signals from the Delay Ctrl. block enter THA_1  \\n* **Outputs**:\\n    * ADC_1: the output of THA_1 is routed into the ADC_1 block  \\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010142.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node THA_M.',\n",
       "  'response': '## Connections of THA_M\\n* **Inputs**:\\n    * VGA: Unlabeled analog‐signal line (arrow pointing towards THA_M)   \\n    * Delay Ctrl.: Unlabeled timing‐control line (arrow pointing towards THA_M)  \\n* **Outputs**:\\n    * ADC_M: Unlabeled sampled‐output line (arrow pointing away from THA_M)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010142.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Pre-Equalization.',\n",
       "  'response': '## Connections of Pre-Equalization\\n* **Inputs**:\\n    * TI-ADC: A unidirectional line carrying the digitized samples from the ADC blocks into Pre-Equalization.\\n* **Outputs**:\\n    * Feed Forward Equalizer: A unidirectional line sending the pre-equalized signal from Pre-Equalization to the Feed Forward Equalizer.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010142.jpg',\n",
       "  'query': 'I need to investigate the network structure around node To System Interface; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of To System Interface\\n* **Inputs**:\\n    * Error Correction: a single arrowed line from the Error Correction block into To System Interface  \\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005246.jpg',\n",
       "  'query': 'I need to investigate the network structure around node ADC; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of ADC\\n* **Inputs**:\\n    * PD: Arrow from PD into ADC (unlabeled)\\n* **Outputs**:\\n    * DSP: Arrow from ADC into DSP (unlabeled)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005246.jpg',\n",
       "  'query': 'Show me all connections for node MMD.',\n",
       "  'response': '```markdown\\n## Connections of MMD\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * DTC (Frac-N): CK_div line (no arrowhead) connecting DTC to MMD\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001060.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Audio Source.',\n",
       "  'response': '##Connections of Audio Source\\n* **Inputs**:\\n* **Outputs**:\\n    * ↑16: Line from Audio Source to the upsampling block “↑16,” carrying 48 kS/s, 24-bit audio samples.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001060.jpg',\n",
       "  'query': 'Show me all connections for node DSM.',\n",
       "  'response': '```markdown\\n## Connections of DSM\\n* **Inputs**:\\n    * Interp. Filter: a single line into DSM labeled \"768 kS/s / 24\"\\n* **Outputs**:\\n    * D_IN: a single arrowed line out of DSM labeled \"768 kS/s / 8\"\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001060.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Capacitor_2; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of Capacitor_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Inductor: Connected to the positive terminal of Capacitor_2 via the V_OUT node (no arrow on the line).  \\n    * Ground: Connected to the negative terminal of Capacitor_2 via an unlabelled line to ground (no arrow).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001060.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Inductor_1.',\n",
       "  'response': '## Connections of Inductor_1\\n* **Inputs**:\\n    * 3-Level PWM Output Stage: connected via the V_SW line (arrow pointing toward Inductor_1)  \\n* **Outputs**:\\n    * none  \\n* **Bidirectional**:\\n    * V_OUT node (output filter capacitor and speaker): no arrowhead on the connection between Inductor_1 and V_OUT, indicating bidirectional current flow',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001060.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Speaker_1.',\n",
       "  'response': '```markdown\\n##Connections of Speaker_1\\n* **Inputs**:\\n    * V_OUT: connects from the LC‐filtered node (inductor + capacitor) driven by the 3-Level PWM Output Stage into Speaker_1  \\n* **Outputs**:\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012400.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node RL Loads.',\n",
       "  'response': '## Connections of RL Loads\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AC-DC Rectifier, DC Link & DC-AC Inverter → RL Loads: Phase 1 connection (no label)  \\n    * AC-DC Rectifier, DC Link & DC-AC Inverter → RL Loads: Phase 2 connection (no label)  \\n    * AC-DC Rectifier, DC Link & DC-AC Inverter → RL Loads: Phase 3 connection (no label)  \\n    * AC-DC Rectifier, DC Link & DC-AC Inverter ↔ RL Loads: Neutral line labeled “Neutral Line for Four Phase-Leg VSI”',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012400.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Digital Logic Block; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of Digital Logic Block\\n* **Inputs**:\\n    * Analog Circuitry: Comparator Outputs RIN, TIN & UIN feed into Digital Logic Block\\n    * MiniDSP Controller Card with TMS320F240: Sextant Information feeds into Digital Logic Block\\n* **Outputs**:\\n    * AC-DC Rectifier, DC Link & DC-AC Inverter: Gating Signals issued from Digital Logic Block\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010467.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Regulator?',\n",
       "  'response': '## Connections of Regulator\\n* **Inputs**:\\n    * Vin: line labeled “Vin” connects an external power net into the Regulator\\n* **Outputs**:\\n    * DATA DELAY LINES: line labeled “Vout” carries the regulated output down into the DATA DELAY LINES block\\n    * CLK DELAY LINES: line labeled “Vout” carries the regulated output down into the CLK DELAY LINES block\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006753.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node PFD?',\n",
       "  'response': '```markdown\\n## Connections of PFD\\n* **Inputs**:\\n    * F1: The input line labeled F1 enters the left side of PFD, providing the reference frequency signal.\\n    * F0: The input line labeled F0 enters the left side of PFD, carrying the divided VCO feedback signal from the Divider block.\\n* **Outputs**:\\n    * DN: The output line labeled DN exits the right side of PFD and connects to the gate of transistor T2 in the passive LPF network.\\n    * UP: The output line labeled UP exits the right side of PFD and connects to the gate of transistor T1 in the passive LPF network.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006753.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node T1.',\n",
       "  'response': '##Connections of T1\\n* **Inputs**:\\n    * PFD: line labeled “UP” from PFD into T1  \\n* **Outputs**:\\n* **Bidirectional**:\\n    * R1: unlabeled wire from T1 to resistor R1 (input of Passive LPF)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006753.jpg',\n",
       "  'query': 'Show me all connections for node Passive LPF.',\n",
       "  'response': '## Connections of Passive LPF\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * T2: Unlabeled line connecting T2 drain to the R1 terminal of Passive LPF (no arrowheads).  \\n    * T1: Unlabeled line connecting T1 drain to the R1 terminal of Passive LPF (no arrowheads).  \\n    * VCO: Line labeled “U_LPF” connecting the filter output node to the VCO input (no arrowheads).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006753.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node R1?',\n",
       "  'response': '## Connections of R1\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * T2: R1 connects to the drain node of transistor T2 (no arrow on the line).  \\n    * T1: R1 connects to the drain node of transistor T1 (no arrow on the line).  \\n    * VCO: R1 connects to the UL PF-input of the VCO block (no arrow on the line).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006753.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node VCO.',\n",
       "  'response': '##Connections of VCO\\n* **Inputs**:\\n    * Passive LPF: The line labeled U_LPF from the Passive LPF output enters VCO.  \\n* **Outputs**:\\n    * Devider: The F_VCO output of VCO connects to the Devider block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010599.jpg',\n",
       "  'query': 'Show me all connections for node Gain adjustment.',\n",
       "  'response': '## Connections of Gain adjustment\\n* **Inputs**:\\n    * PR Controller: The output of the PR Controller’s summing junction (combining the proportional Kₚ path and the resonant term) feeds into the Gain adjustment block.  \\n* **Outputs**:\\n    * Computation Delay (z⁻¹ block): The Gain adjustment block drives U₍dq0₎(z) into the z⁻¹ “Computation Delay” block.  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010599.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Delay_1?',\n",
       "  'response': '```markdown\\n##Connections of Delay_1\\n* **Inputs**:\\n    * G₍dq0₎: The output of G₍dq0₎ labeled U₍dq0₎(z) enters Delay_1.\\n* **Outputs**:\\n    * ZOH: The output of Delay_1 feeds into the ZOH block, carrying U₍dq0₎(z).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010599.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Computation Delay?',\n",
       "  'response': '##Connections of Computation Delay\\n* **Inputs**:\\n    * G₍dq0₎: The arrow labeled U₍dq0₎(z) from the Gain adjustment block G₍dq0₎ enters the z⁻¹ Computation Delay block.  \\n* **Outputs**:\\n    * ZOH: The arrow labeled U₍dq0₎(s) leaves the z⁻¹ Computation Delay block and goes into the ZOH block.  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010599.jpg',\n",
       "  'query': 'Show me all connections for node G_p(s).',\n",
       "  'response': '## Connections of G_p(s)\\n* **Inputs**:\\n    * ZOH: The output of the ZOH block, labeled U_{dq0}(s), enters G_p(s).\\n* **Outputs**:\\n    * I_c(dq0): The output of G_p(s), labeled I_{c(dq0)}(s), leaves toward the system output and the feedback sampler.\\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010924.jpg',\n",
       "  'query': 'I need to investigate the network structure around node PRBS Generator; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of PRBS Generator\\n* **Inputs**:\\n* **Outputs**:\\n    * BPSK Encoder: 8 × 1b arrow from PRBS Generator to BPSK Encoder\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013632.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Antenna_1.',\n",
       "  'response': '```markdown\\n##Connections of Antenna_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * LNA: connected by a line with no arrowheads between Antenna_1 and the LNA block\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013632.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Digital I/Q dem..',\n",
       "  'response': '```markdown\\n## Connections of Digital I/Q dem.\\n* **Inputs**:\\n    * ADC: Arrow from ADC to Digital I/Q dem., carrying digitized RF signal\\n* **Outputs**:\\n    * DSP: Two arrows labeled I and Q from Digital I/Q dem. to DSP, providing in-phase and quadrature data\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013632.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DSP.',\n",
       "  'response': '## Connections of DSP\\n* **Inputs**:\\n    * Digital I/Q dem.: Two digital signals labeled “I” and “Q”, both arrows pointing into DSP\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011095.jpg',\n",
       "  'query': 'Show me all connections for node 1st Stage 1-b high order modulator.',\n",
       "  'response': '```markdown\\n## Connections of 1st Stage 1-b high order modulator\\n* **Inputs**:\\n    * X(z) Input (Baseband): Arrow pointing into the 1st Stage 1-b high order modulator from the left, labeled “X(z) Input (Baseband)”.\\n* **Outputs**:\\n    * 1-b Output Y1(z): Arrow pointing away to the right, from the 1st Stage 1-b high order modulator into the summing junction (Σ) upstream of the Decimation block, labeled “1-b Output Y1(z)”.\\n    * 1-b Quantized Noise E1(z): Arrow pointing down from the 1st Stage 1-b high order modulator into the “2nd Stage multibit first order modulator” block, labeled “1-b Quantized Noise E1(z)”.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011095.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node 2nd Stage multibit first order modulator.',\n",
       "  'response': '##Connections of 2nd Stage multibit first order modulator  \\n* **Inputs**:  \\n    * 1st Stage 1-b high order modulator: the line labeled “1-b Quantized Noise E1(z)” connects from its output into the 2nd Stage multibit first order modulator.  \\n* **Outputs**:  \\n    * Digital Correction Block H_ED: the line labeled “Y2(z) Multibit Output” carries the output of the 2nd Stage multibit first order modulator into H_ED.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014698.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Sorting network 1.',\n",
       "  'response': '##Connections of Sorting network 1\\n* **Inputs**:\\n    * M2: Through the multiplexers in block M2, signals x^(1)(n)…x^(B)(n) feed into Sorting network 1.\\n    * Reg.: A feedback path labeled l2-1 from the register block above Sorting network 1 enters as an input.\\n* **Outputs**:\\n    * Sorting network 2: Line l1 carries an output from Sorting network 1 into Sorting network 2.\\n    * Sorting network 2: Line v(n) carries an output from Sorting network 1 into Sorting network 2.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008235.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node PI Regulator Kf(s).',\n",
       "  'response': '```markdown\\n## Connections of PI Regulator Kf(s)\\n* **Inputs**:\\n    * Σ (summing junction): Unlabeled line from the summing junction into PI Regulator Kf(s)\\n* **Outputs**:\\n    * Integrator (∫ block): Unlabeled line from PI Regulator Kf(s) into the integrator block\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008235.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node a b c to α β.',\n",
       "  'response': '##Connections of a b c to α β\\n* **Inputs**:\\n    * v_a: Line labelled “vₐ” enters the a b c to α β block from the vₐ source.\\n    * v_b: Line labelled “v_b” enters the a b c to α β block from the v_b source.\\n    * v_c: Line labelled “v_c” enters the a b c to α β block from the v_c source.\\n* **Outputs**:\\n    * αβ to dq: Line labelled “v_α” leaves the a b c to α β block and goes into the αβ to dq block.\\n    * αβ to dq: Line labelled “v_β” leaves the a b c to α β block and goes into the αβ to dq block.\\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012937.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DAC.',\n",
       "  'response': '## Connections of DAC\\n* **Inputs**:\\n    * Noise Shaper: a digital bitstream from the noise shaper block enters the DAC (arrow pointing into DAC).\\n    * Clock OSC: the timing clock from the Clock OSC block enters the DAC (arrow pointing into DAC).\\n    * Reference: the reference voltage from the Reference block enters the DAC (arrow pointing into DAC).\\n\\n* **Outputs**:\\n    * Analog low pass filter: two analog output lines leave the DAC and feed into the Analog low pass filter (arrows pointing away from DAC).\\n\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012937.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Analog low pass filter.',\n",
       "  'response': '## Connections of Analog low pass filter\\n* **Inputs**:\\n    * DAC: Two unlabeled lines with arrowheads pointing toward Analog low pass filter  \\n* **Outputs**:\\n    * Line driver: Unlabeled line with an arrowhead pointing away from Analog low pass filter  \\n* **Bidirectional**:\\n    * Line driver: Unlabeled line without arrowheads connecting to Analog low pass filter',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012937.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Line driver.',\n",
       "  'response': '```markdown\\n## Connections of Line driver\\n* **Inputs**:\\n    * Analog low pass filter: Two unlabeled lines (differential outputs of the filter) feed into the inputs of the Line driver.  \\n* **Outputs**:\\n    * Hybrid: Aout line from the Line driver goes into the Hybrid.  \\n    * Hybrid: Bout line from the Line driver goes into the Hybrid.  \\n* **Bidirectional**:\\n    * None  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004889.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Inrush Current Protection.',\n",
       "  'response': '##Connections of Inrush Current Protection\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AC1 (220 VAC): Unlabeled two-wire connection from the AC1 source terminal into the Inrush Current Protection block.\\n    * AC2: Unlabeled two-wire connection from the AC2 source terminal into the Inrush Current Protection block.\\n    * EMI: Unlabeled single-line connection from the output of Inrush Current Protection to the EMI block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004889.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Input Filter.',\n",
       "  'response': '```markdown\\n##Connections of Input Filter\\n* **Inputs**:\\n    * Interleaved Boost PFC Converter: an unlabeled line with an arrow pointing into Input Filter\\n* **Outputs**:\\n    * Full-Bridge Inverter: an unlabeled line with an arrow pointing away from Input Filter\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004889.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Ls.',\n",
       "  'response': '##Connections of Ls\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Full-Bridge Inverter: Ls is inserted in series on the line from the Full-Bridge Inverter to the transformer, with no arrowheads.  \\n    * Transformer: Ls is inserted in series on the line to the primary winding of the transformer, with no arrowheads.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004889.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Transformer.',\n",
       "  'response': '```markdown\\n## Connections of Transformer\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Full-Bridge Inverter: connected via a line labeled “Ls” to the primary winding of the Transformer  \\n    * Diode Rectifier: connected via an unlabeled line from the secondary winding of the Transformer\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004889.jpg',\n",
       "  'query': 'I need to investigate the network structure around node EMI Filter; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of EMI Filter\\n* **Inputs**:\\n    * Diode Rectifier: The output of the Diode Rectifier passes through an inductor labeled “Lf” into the EMI Filter.  \\n* **Outputs**:\\n    * Reverse Polarity Protection: The EMI Filter feeds an unlabelled line into the Reverse Polarity Protection block.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011794.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Buffer.',\n",
       "  'response': '```markdown\\n##Connections of Buffer\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_REF: line from the V_REF source to the non-inverting (+) input of Buffer (no arrowhead).\\n    * R_F1/R_F2 feedback network: junction of feedback resistor R_F1 (from V_A) and resistor R_F2 (to ground) at the inverting (–) input of Buffer (no arrowhead).\\n    * Error Amplifier: Buffer’s output node V_A connects to the inverting (–) input of the Error Amplifier block (no arrowhead).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002564.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Current probe.',\n",
       "  'response': '##Connections of Current probe\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * LDO: The top port of the Current probe connects to the Vout line from the LDO’s OUT pin (line labeled “Vout” with current arrow Iₗₒₐd).\\n    * Rigol DL3021A: The bottom port of the Current probe connects to the IN terminal of the Rigol DL3021A DC electronic load.\\n    * Keysight CX3324A: A side port of the Current probe connects to one input channel of the Keysight CX3324A waveform analyzer.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002564.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Keysight CX3324A.',\n",
       "  'response': '##Connections of Keysight CX3324A\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Vout test point: the line labeled “Vout” runs from the LDO’s output node directly into one input connector of the CX3324A; no arrowheads on the line.  \\n    * Current probe: the output line of the Current probe block feeds into the second input connector of the CX3324A; no arrowheads on the line.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007732.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node 7-Level Dithered Requantizer.',\n",
       "  'response': '```markdown\\n## Connections of 7-Level Dithered Requantizer\\n* **Inputs**:\\n    * Digitized Residue: Arrow entering from left labeled \"10\"\\n    * PN Generator: Arrow entering from the PN Generator block (unlabeled)\\n* **Outputs**:\\n    * DNC Logic: Arrow exiting to the DNC Logic block labeled \"3\"\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007732.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node PN Generator?',\n",
       "  'response': '## Connections of PN Generator\\n* **Inputs**:  \\n  *(none)*\\n* **Outputs**:  \\n  * 7-Level Dithered Requantizer: Unlabeled line delivering the PN sequence into the requantizer block  \\n* **Bidirectional**:  \\n  *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007732.jpg',\n",
       "  'query': 'Show me all connections for node Multiplier_2.',\n",
       "  'response': '##Connections of Multiplier_2\\n* **Inputs**:\\n    * Averager: line labeled “–Δ_seg” with arrow pointing towards Multiplier_2 from the Averager’s output  \\n    * s_seg[n]: line labeled “s_seg[n]” with arrow pointing towards Multiplier_2  \\n* **Outputs**:\\n    * Summation Node: line labeled “–Δ_seg·s_seg[n]” with arrow pointing away from Multiplier_2 toward the adder  \\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007732.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Adder_1.',\n",
       "  'response': '## Connections of Adder_1\\n* **Inputs**:\\n    * Top multiplier (×): the line labeled “–Δ_seg·s_seg[n]” feeds from this multiplier into Adder_1.\\n    * Bottom multiplier (×): the line labeled “–Δ_r,k·s_r,k[n]” feeds from this multiplier into Adder_1.\\n* **Outputs**:\\n    * y_DNC[n]: the line labeled “y_DNC[n]” carries the sum away from Adder_1 to the DNC Logic output.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009619.jpg',\n",
       "  'query': 'Show me all connections for node Vector quantizer.',\n",
       "  'response': '## Connections of Vector quantizer\\n* **Inputs**:\\n    * Filters: Arrow labeled “⃗x[n]” enters the Complete Sorter inside the Vector quantizer.  \\n    * External d[n] source: Arrow labeled “d[n]” enters the quantizer’s comparison block from above.  \\n* **Outputs**:\\n    * Filters: Arrow labeled “⃗s_v[n]” exits the quantizer and returns to the Filters block.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009619.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Complete Sorter.',\n",
       "  'response': '##Connections of Complete Sorter\\n* **Inputs**:\\n    * Filters: A single‐headed arrow labeled x⃗[n] comes from Filters into Complete Sorter.  \\n* **Outputs**:\\n    * Comparator (vector quantizer stage): A single‐headed arrow labeled y⃗[n] leaves Complete Sorter toward the comparator block inside the Vector quantizer.  \\n* **Bidirectional**: None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009619.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Polygon_1.',\n",
       "  'response': '## Connections of Polygon_1\\n* **Inputs**:\\n    * Filters: line labeled x⃗[n] enters Polygon_1 from the Filters block (arrow pointing toward Polygon_1)\\n    * d[n]: line labeled d[n] enters Polygon_1 from the top (arrow pointing toward Polygon_1)\\n* **Outputs**:\\n    * Filters: line labeled s⃗v[n] leaves Polygon_1 and returns to the Filters block (arrow pointing away from Polygon_1)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009619.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node ×N.',\n",
       "  'response': '## Connections of ×N\\n* **Inputs**:\\n    * Complete Sorter: the arrow-headed line carrying ŷ[n] enters ×N.  \\n    * d[n]: the arrow-headed line labeled d[n] enters ×N.  \\n* **Outputs**:\\n    * Filters: the arrow-headed line labeled sᵥ[n] exits ×N and returns to “Filters.”  \\n* **Bidirectional**:  \\n    * *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000542.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Sensor.',\n",
       "  'response': '```markdown\\n##Connections of Sensor\\n* **Inputs**:\\n    * Input: A line labeled “Input” enters the left side of Sensor with an arrow pointing towards Sensor.\\n* **Outputs**:\\n    * Analog Frontend: An unlabeled line exits the right side of Sensor and enters Analog Frontend with an arrow pointing away from Sensor.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000542.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Analog Frontend; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Analog Frontend\\n* **Inputs**:\\n    * Sensor: A single-headed arrow from Sensor points into Analog Frontend.  \\n* **Outputs**:\\n    * ADC: A single-headed arrow from Analog Frontend points into ADC.  \\n* **Bidirectional**:  \\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000542.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ADC.',\n",
       "  'response': '##Connections of ADC\\n* **Inputs**:\\n    * Analog Frontend: Arrow pointing towards ADC carrying the conditioned analog signal\\n* **Outputs**:\\n    * Processor: Arrow pointing away from ADC carrying the digital data\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000542.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Processor.',\n",
       "  'response': '```markdown\\n##Connections of Processor\\n* **Inputs**:\\n    * Memory: Unidirectional line from Memory into Processor\\n    * ADC: Unidirectional line from ADC into Processor\\n* **Outputs**:\\n    * Communication Unit/Transceiver: Unidirectional line from Processor into Communication Unit/Transceiver\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012122.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node H_IIR(z)?',\n",
       "  'response': '```markdown\\n## Connections of H_IIR(z)\\n* **Inputs**:\\n    * CIFF Pre-Shape Summation: The red summing node inside the CIFF Pre-Shape Path feeds its output into H_IIR(z).\\n* **Outputs**:\\n    * Output Summation (before D_out(z)): The output of H_IIR(z) goes into the summing junction that also takes Q(z) to form D_out(z).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001002.jpg',\n",
       "  'query': 'What are the connections for node DC MG?',\n",
       "  'response': '## Connections of DC MG\\n* **Inputs**: none  \\n* **Outputs**: none  \\n* **Bidirectional**:  \\n    * Interlinking Converter: two DC bus lines (positive and negative rails labeled Vdc) directly connect DC MG to the Interlinking Converter.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001002.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Eq. (1).',\n",
       "  'response': '```markdown\\n## Connections of Eq. (1)\\n* **Inputs**:\\n    * PLL: The frequency signal f_ac outputs from the PLL block and enters Eq. (1).\\n    * DC‐voltage measurement: The V_dc signal (measured DC‐link voltage) feeds into Eq. (1).\\n* **Outputs**:\\n    * Summing junction before Eq. (2) and (3): The Δe signal leaves Eq. (1) and goes into the adder ahead of Eq. (2)/(3).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001002.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Reference Voltage Generator; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Reference Voltage Generator\\n* **Inputs**:  \\n    * Droop Control: A directed line labeled “V_ref” enters Reference Voltage Generator from the Droop Control block, carrying the droop-computed voltage reference.  \\n* **Outputs**:  \\n    * AC-MG Converter Robust Controller: A directed line labeled “v_ac_ref” leaves Reference Voltage Generator and goes to the summing junction (before the AC-MG Converter Robust Controller), providing the AC voltage reference.  \\n* **Bidirectional**:  \\n    * _None_',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005245.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node C_T2_m.',\n",
       "  'response': '##Connections of C_T2_m\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * E2: Top terminal of C_T2_m is connected to the switch labeled E2 (which, when closed, ties it to V_cm).  \\n    * V_tp_m: Bottom terminal of C_T2_m is connected to the reference node labeled V_tp_m.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002171.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Inverter?',\n",
       "  'response': '```markdown\\n## Connections of Inverter\\n* **Inputs**:\\n    * SVPWM: single control line with an arrowhead pointing into the Inverter (gating-signal input)\\n\\n* **Outputs**:\\n    * L1: three‐phase AC power lines (arrowheads pointing away from the Inverter into the L₁ inductor block)\\n    * abc→dq: three current-measurement lines labeled iₐ, i_b, i_c (arrowheads pointing away from the Inverter into the abc→dq converter)\\n\\n* **Bidirectional**:\\n    * C_dc: positive and negative DC‐bus lines to the DC‐link capacitor C_dc (no arrowheads)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002171.jpg',\n",
       "  'query': 'What are the connections for node abc_to_dq_1?',\n",
       "  'response': '##Connections of abc_to_dq_1\\n* **Inputs**:\\n    * Inverter → abc_to_dq_1: phase-a current, labeled i_a  \\n    * Inverter → abc_to_dq_1: phase-b current, labeled i_b  \\n    * Inverter → abc_to_dq_1: phase-c current, labeled i_c  \\n    * PLL → abc_to_dq_1: grid angle, labeled θ  \\n* **Outputs**:\\n    * abc_to_dq_1 → q-axis current PI: q-axis current, labeled i_q  \\n    * abc_to_dq_1 → d-axis current PI: d-axis current, labeled i_d  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002171.jpg',\n",
       "  'query': 'What are the connections for node PLL?',\n",
       "  'response': '## Connections of PLL\\n* **Inputs**:\\n    * abc → αβ converter: two lines labelled e_a and e_b feed into the PLL block  \\n* **Outputs**:\\n    * abc → dq current-measurement converter: one line labelled θ carries the PLL’s output phase angle  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007742.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node REFDIV.',\n",
       "  'response': '## Connections of REFDIV\\n* **Inputs**:\\n    * ref: External 875 MHz reference signal enters REFDIV.  \\n* **Outputs**:\\n    * PFD: The divided‐down reference from REFDIV feeds into the Phase-Frequency Detector.  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007742.jpg',\n",
       "  'query': 'What are the connections for node PFD?',\n",
       "  'response': '##Connections of PFD\\n* **Inputs**:\\n    * REFDIV: connection from REFDIV output into PFD (no label)\\n    * FBDIV: feedback connection from FBDIV into PFD (no label)\\n* **Outputs**:\\n    * CP: phase-detector output from PFD to CP (no label)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007742.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Charge Discharge; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Charge Discharge\\n* **Inputs**:\\n    * 56 GHz VCO (SSPLL): A line labeled V_cap from the 56 GHz VCO amplifier output feeds into the Charge Discharge block.\\n* **Outputs**:\\n    * Memory (AFC and Lock Assist): The Charge Discharge block drives the memory input on a line labeled charge discharge.\\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010490.jpg',\n",
       "  'query': 'Show me all connections for node DA Converter.',\n",
       "  'response': '## Connections of DA Converter\\n* **Inputs**:\\n    * Level Shifter: connected by an unlabeled arrow pointing towards DA Converter, carrying the shifted 6-bit data  \\n    * Reference Voltage Generating Circuit: connected by an arrow labeled “γ” pointing towards DA Converter, providing the reference voltage  \\n* **Outputs**:\\n    * Amplifier: connected by an unlabeled arrow pointing away from DA Converter, sending the converted analog signal  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010490.jpg',\n",
       "  'query': 'What are the connections for node γ Reference Voltage Generating Circuit?',\n",
       "  'response': '```markdown\\n##Connections of γ Reference Voltage Generating Circuit\\n* **Inputs**:\\n    * _(none)_\\n* **Outputs**:\\n    * DA Converter: Single line with arrow pointing into the DA Converter (no label)\\n* **Bidirectional**:\\n    * V00: Zigzag line (no arrowheads) labeled “V00”\\n    * V63: Zigzag line (no arrowheads) labeled “V63”\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001780.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Buffer_TransistorBlock_1.',\n",
       "  'response': '```markdown\\n##Connections of Buffer_TransistorBlock_1\\n* **Inputs**:\\n    * Buffer (functional block): in_p — the positive input node from the front-end switch network  \\n    * Buffer (functional block): in_n — the negative input node from the front-end switch network  \\n    * Bias Supply: Vbias — the gate-bias voltage for the PMOS load transistors  \\n* **Outputs**:\\n    * Buffer (functional block): out_p — the positive output node driving the next gain stage  \\n    * Buffer (functional block): out_n — the negative output node driving the next gain stage  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001780.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node A1.',\n",
       "  'response': '##Connections of A1\\n* **Inputs**:\\n    * buffer: Line labelled out_p from the buffer’s positive output connects into A1’s positive input.\\n    * buffer: Line labelled out_n from the buffer’s negative output connects into A1’s negative input.\\n    * Vcm: Line labelled Vcm from the common-mode bias node connects into A1’s bias input.\\n* **Outputs**:\\n    * A2: Unlabeled line carries A1’s output forward into the input of A2.\\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001780.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node A2?',\n",
       "  'response': '```markdown\\n##Connections of A2\\n* **Inputs**:\\n    * A1: The differential output of A1 (both positive and negative lines) connects into the differential input of A2.\\n* **Outputs**:\\n    * A3: The differential output of A2 (both positive and negative lines) connects into the differential input of A3.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007663.jpg',\n",
       "  'query': 'Show me all connections for node DISPLAY.',\n",
       "  'response': '```markdown\\n##Connections of DISPLAY\\n* **Inputs**:\\n    * Display Interface Electronics: Arrow from Display Interface Electronics into DISPLAY (unlabeled signal line)\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002979.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node 2G PA?',\n",
       "  'response': '```markdown\\n## Connections of 2G PA\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Antenna switch: Unlabeled grey switch block between the 2G PA and the antenna symbol\\n    * dual mode RF: Line labeled “4 band EDGE” connecting the 2G PA to the dual mode RF block\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002979.jpg',\n",
       "  'query': 'What are the connections for node NFI?',\n",
       "  'response': '##Connections of NFI\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * memory: Connected to the memory block via a double-headed arrow, indicating a bidirectional interface.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002979.jpg',\n",
       "  'query': 'What are the connections for node secure NFC?',\n",
       "  'response': '```markdown\\n## Connections of secure NFC\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * PNX67xx: Connected via I2C bus (no arrowheads)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006960.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Capacitor_1.',\n",
       "  'response': '##Connections of Capacitor_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * VCM: top plate connected to the common capacitor node (no arrow)\\n    * Vin: bottom plate connected via its switch to the Vin line (no arrow)\\n    * Vref: bottom plate connected via its switch to the Vref line (no arrow)\\n    * VSS: bottom plate connected via its switch to the VSS line (no arrow)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006960.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Capacitor_3; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Capacitor_3\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Ss: top plate of C3 connects to the common‐mode switch Ss  \\n    * Vin: bottom plate of C3 connects via switch to Vin  \\n    * Vref: bottom plate of C3 connects via switch to Vref  \\n    * VSS: bottom plate of C3 connects via switch to VSS',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013855.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Lock-in Amplifier; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Lock-in Amplifier\\n* **Inputs**:\\n    * H-P 3325 signal generator: Provides the reference signal (REF) via a direct line from its output.\\n    * off-chip I–V converter: Supplies the measurement signal (IN) converted from the test device output.\\n* **Outputs**:\\n    * H-P 4145 analyzer: Receives the demodulated output (OUT) from the Lock-in Amplifier.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001136.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node MVF-QSG?',\n",
       "  'response': '##Connections of MVF-QSG\\n* **Inputs**:\\n    * u_s: Arrow entering MVF-QSG from the left, labeled “u_s”.  \\n* **Outputs**:\\n    * v̂ₐ (v̂α): Arrow leaving MVF-QSG to the Park conversion block, labeled “v̂ₐ”.  \\n    * v̂ᵦ (v̂β): Arrow leaving MVF-QSG to the Park conversion block, labeled “v̂ᵦ”.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009031.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Ground_1?',\n",
       "  'response': '## Connections of Ground_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * VCCS：底部接线无箭头，直接连到 Ground_1  \\n    * Load：底部接线无箭头，直接连到 Ground_1  ',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001873.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Display/Imaging.',\n",
       "  'response': '## Connections of Display/Imaging\\n* **Inputs**:\\n    * Tx/Rx Beamformer: Unlabeled line with arrow pointing into Display/Imaging  \\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015165.jpg',\n",
       "  'query': 'Show me all connections for node Multiplier_1.',\n",
       "  'response': '## Connections of Multiplier_1\\n* **Inputs**:\\n    * DFE Coef.: an arrowed line from the DFE Coef. block into Multiplier_1 carrying the current coefficient value  \\n    * CDR: an arrowed line from the output of the CDR block into Multiplier_1 carrying the phase‐tracking signal  \\n* **Outputs**:\\n    * Adder (Σ): an arrowed line from Multiplier_1 to the “–” input of the phase‐tracking adder supplying the product term  \\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004586.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Phase-Frequency Detector (PFD); please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Phase-Frequency Detector (PFD)\\n* **Inputs**:\\n    * CLK_ref: Arrow pointing towards PFD labeled “CLK_ref”\\n    * CLK_fb: Arrow pointing towards PFD labeled “CLK_fb”\\n* **Outputs**:\\n    * Digital Controller: Unlabeled arrow pointing away from PFD\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004586.jpg',\n",
       "  'query': 'What are the connections for node Digitally Controlled Oscillator (DCO)?',\n",
       "  'response': '```markdown\\n## Connections of Digitally Controlled Oscillator (DCO)\\n* **Inputs**:\\n    * Digital Controller: Unlabeled single-ended control line from the Digital Controller block into the DCO.\\n* **Outputs**:\\n    * CLK_dco: Clock output line from the DCO, labeled “CLK_dco”, which branches—one branch goes off-chip as CLK_dco, the other feeds into the “/ N_div” divider block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004586.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node / N_div.',\n",
       "  'response': '```markdown\\n##Connections of / N_div\\n* **Inputs**:\\n    * Digitally Controlled Oscillator (DCO): A line labeled “CLK_dco” with an arrow pointing into `/ N_div` from the DCO block.\\n* **Outputs**:\\n    * Phase-Frequency Detector (PFD): A line labeled “CLK_fb” with an arrow pointing away from `/ N_div` toward the PFD block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004622.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Reference Oscillator.',\n",
       "  'response': '##Connections of Reference Oscillator\\n* **Inputs**: none\\n* **Outputs**:\\n    * Phase Detector: line labeled “f_REF”, arrow pointing away from Reference Oscillator into Phase Detector\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004622.jpg',\n",
       "  'query': 'Show me all connections for node Phase Detector.',\n",
       "  'response': '##Connections of Phase Detector\\n* **Inputs**:\\n    * Reference Oscillator: line labeled f_REF, arrow pointing into Phase Detector  \\n    * Divider: line labeled f_DIV, arrow pointing into Phase Detector  \\n* **Outputs**:\\n    * Active Loop Filter: unlabeled line, arrow pointing away from Phase Detector  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004622.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Active Loop Filter.',\n",
       "  'response': '## Connections of Active Loop Filter\\n* **Inputs**:\\n    * Phase Detector: arrow from Phase Detector into Active Loop Filter carrying the phase detector output signal\\n* **Outputs**:\\n    * DC Level Shifter: arrow from Active Loop Filter to DC Level Shifter carrying the filtered control voltage\\n* **Bidirectional**:\\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004622.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DC Level Shifter.',\n",
       "  'response': '## Connections of DC Level Shifter\\n* **Inputs**:\\n    * Active Loop Filter: unlabeled signal line with arrow pointing towards DC Level Shifter  \\n* **Outputs**:\\n    * VCO: signal line labeled V_C with arrow pointing away from DC Level Shifter  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004622.jpg',\n",
       "  'query': 'What are the connections for node Driver Amplifier?',\n",
       "  'response': '```markdown\\n##Connections of Driver Amplifier\\n* **Inputs**:\\n    * Mixer: Receives the intermediate-frequency signal f_IF from the Mixer.\\n* **Outputs**:\\n    * Divider: Sends the amplified signal to the Divider (1/N) block.\\n* **Bidirectional**:\\n    ``` \\n    (none)\\n    ```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004622.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Divider.',\n",
       "  'response': '## Connections of Divider\\n* **Inputs**:\\n    * Driver Amplifier: A line labeled f_IF connects from the output of the Driver Amplifier into the Divider.  \\n* **Outputs**:\\n    * Phase Detector: A line labeled f_DIV connects from the output of the Divider to the input of the Phase Detector.  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009196.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node AND_1?',\n",
       "  'response': '##Connections of AND_1\\n* **Inputs**:\\n    * ΔT1: The line labeled CLKD_REF with an arrow pointing towards AND_1\\n    * ΔT2: The line labeled CLKDB_REF with an arrow pointing towards AND_1\\n* **Outputs**:\\n    * ILRO: The line labeled INJ with an arrow pointing away from AND_1\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000996.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node COMP3?',\n",
       "  'response': '## Connections of COMP3\\n* **Inputs**:\\n    * V_IN: the positive ( “+” ) input of COMP3  \\n    * V_X: the negative ( “–” ) input of COMP3  \\n* **Outputs**:\\n    * dCLK: the output of COMP3 feeds into a switch labeled “dCLK” and into a Delay block, then onward into the Digital Controller  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006643.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Reg._1.',\n",
       "  'response': '## Connections of Reg._1\\n* **Inputs**:\\n    * D[3:0]: Arrow pointing towards Reg._1 carrying a 4-bit data bus into the register  \\n* **Outputs**:\\n    * Delay: Arrow pointing away from Reg._1 to the Delay block carrying the 4-bit registered data  \\n* **Bidirectional**:\\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006643.jpg',\n",
       "  'query': 'What are the connections for node Reg._2?',\n",
       "  'response': '## Connections of Reg._2\\n* **Inputs**:\\n    * D[7:4]: 4-bit data bus entering Reg._2  \\n* **Outputs**:\\n    * Decoder: Reg._2’s output drives the input of the Decoder block  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006643.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Delay.',\n",
       "  'response': '##Connections of Delay\\n* **Inputs**:\\n    * Reg.: unlabelled arrow from the Reg. block feeding into Delay\\n* **Outputs**:\\n    * Latch: unlabelled arrow from Delay feeding into the Latch block\\n* **Bidirectional**:\\n    *(none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006643.jpg',\n",
       "  'query': 'Show me all connections for node Decoder_1.',\n",
       "  'response': '```markdown\\n## Connections of Decoder_1\\n* **Inputs**:\\n    * Reg.: An unlabeled line with an arrow pointing into Decoder_1 from the output of the register block (Reg.) that holds D[7:4].\\n* **Outputs**:\\n    * Latch: An unlabeled line with an arrow pointing away from Decoder_1 to the input of the subsequent Latch block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006643.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Latch_2; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Latch_2\\n* **Inputs**:\\n    * Decoder: Latch_2 receives an unlabeled signal from the output of the preceding Decoder block (arrow pointing into Latch_2).  \\n* **Outputs**:\\n    * 4b ULSB Array: Latch_2 drives an unlabeled line into the 4-bit ULSB Array (arrow pointing away from Latch_2).  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006643.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node addr RAM(63x8).',\n",
       "  'response': '##Connections of addr RAM(63×8)\\n* **Inputs**:\\n    * Reg. (fed by D[13:8]): Arrow pointing into addr RAM(63×8) carrying the 6-bit address\\n* **Outputs**:\\n    * Latch (feeding 8b (6+2) CALDAC): Arrow pointing away from addr RAM(63×8) carrying the 8-bit data bus\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006643.jpg',\n",
       "  'query': 'Show me all connections for node 6b BiasReg.',\n",
       "  'response': '## Connections of 6b BiasReg\\n* **Inputs**:\\n    * Calibration Control: an unlabeled dashed arrow from Calibration Control pointing into 6b BiasReg  \\n* **Outputs**:\\n    * Bias Generator: an unlabeled solid arrow from 6b BiasReg pointing to Bias Generator  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003702.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Replica Bias.',\n",
       "  'response': '##Connections of Replica Bias\\n* **Inputs**:\\n    * Bandgap Reference Bias With RC Filter: unlabeled line with an arrow pointing into Replica Bias  \\n* **Outputs**:\\n    * DICO: unlabeled line with an arrow pointing away from Replica Bias  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003702.jpg',\n",
       "  'query': 'I need to investigate the network structure around node DICO; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of DICO\\n* **Inputs**:\\n    * V2I: Receives the control current labeled “Icont” from the V2I block.\\n    * Replica Bias: Receives bias from the Replica Bias block (unlabeled bias line).\\n* **Outputs**:\\n    * Clock Buffer: Sends its generated clock signal into the Clock Buffer block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003702.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Clock Buffer?',\n",
       "  'response': '```markdown\\n## Connections of Clock Buffer\\n* **Inputs**:\\n    * DICO: The output of the DICO block feeds into the Clock Buffer.\\n* **Outputs**:\\n    * PLL output Clock: The Clock Buffer drives the line labeled “PLL output Clock.”\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014422.jpg',\n",
       "  'query': 'What are the connections for node LATCH?',\n",
       "  'response': '## Connections of LATCH\\n* **Inputs**:\\n    * Digital Processing Circuitry: 5-bit bus input from the digital processing block  \\n* **Outputs**:\\n    * Tuning Code to Filters: 5-bit bus output driving the filter tuning inputs  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001011.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Temp. Sensor?',\n",
       "  'response': '##Connections of Temp. Sensor\\n* **Inputs**:\\n* **Outputs**:\\n    * BF: The Temp. Sensor outputs its temperature signal into the BF block.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001011.jpg',\n",
       "  'query': 'What are the connections for node BF?',\n",
       "  'response': '```markdown\\n##Connections of BF\\n* **Inputs**:\\n    * Temp. Sensor: Unlabeled arrow from the Temp. Sensor block pointing into BF  \\n* **Outputs**:\\n    * Bulk Chip Temperature: Unlabeled arrow from BF pointing to the Bulk Chip Temperature block  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004973.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Divider.',\n",
       "  'response': '##Connections of Divider\\n* **Inputs**:\\n    * VCO: Output of the VCO block connects via a right‐pointing arrow into Divider.  \\n* **Outputs**:\\n    * Phase-frequency detector: Divider’s output goes via a right-pointing arrow to the Phase-frequency detector block.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004973.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Phase-frequency detector.',\n",
       "  'response': '## Connections of Phase-frequency detector\\n* **Inputs**:\\n    * Divider: The output of the Divider block is connected by an arrow pointing into the Phase-frequency detector.\\n    * Reference frequency: The Reference frequency line feeds into the top of the Phase-frequency detector with an arrow pointing towards it.\\n* **Outputs**:\\n    * Charge pump: An arrow leads from the Phase-frequency detector output into the Charge pump block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004973.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Charge pump.',\n",
       "  'response': '## Connections of Charge pump\\n* **Inputs**:\\n    * Phase-frequency detector: Unlabeled arrow from the phase-frequency detector output into the charge pump.\\n* **Outputs**:\\n    * Loop filter: Unlabeled arrow from the charge pump output to the loop filter input.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004973.jpg',\n",
       "  'query': 'What are the connections for node Loop filter?',\n",
       "  'response': '##Connections of Loop filter\\n* **Inputs**:\\n    * Charge pump: Unlabeled arrow from the Charge pump output into the Loop filter  \\n* **Outputs**:\\n    * VCO: Arrow from the Loop filter to the VCO labeled “Vₙᶠᶦⁿᵉ”  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011849.jpg',\n",
       "  'query': 'Show me all connections for node Performance monitor.',\n",
       "  'response': '```markdown\\n##Connections of Performance monitor\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * DPLL (top): connected via an unlabeled plain line  \\n    * DPLL (second): connected via an unlabeled plain line  \\n    * DPLL (third): connected via an unlabeled plain line  \\n    * DPLL (fourth): connected via an unlabeled plain line  \\n    * Voltage Regulator: connected via an unlabeled plain line looping from Performance monitor down to the regulator  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010112.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node BSF.',\n",
       "  'response': '##Connections of BSF\\n* **Inputs**:\\n    * u_dc: Line labeled “u_dc” with an arrow pointing into BSF  \\n* **Outputs**:\\n    * LPF: Unlabeled line with an arrow pointing away from BSF into the LPF block  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010112.jpg',\n",
       "  'query': 'Show me all connections for node LPF.',\n",
       "  'response': '```markdown\\n##Connections of LPF\\n* **Inputs**:\\n    * BSF: Arrow from BSF output into LPF (no label on this line)\\n* **Outputs**:\\n    * Summation node before PI: Arrow from LPF output to the summing junction, labeled u_dc^avg\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004835.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node fine ADC.',\n",
       "  'response': '##Connections of fine ADC\\n* **Inputs**:\\n    * folding circuit: connection from the folding circuit’s output into the fine ADC input (no label)\\n* **Outputs**:\\n    * 5 LSBs: arrow leaving fine ADC labeled “5 LSBs”\\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004150.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Adder_1.',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Vd: line connecting the Vd source to the “+” input of Adder_1  \\n    * Vo: line connecting the Vo source to the “–” input of Adder_1  \\n    * PI Control: line connecting the output of Adder_1 to the input of the PI Control block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004150.jpg',\n",
       "  'query': 'Show me all connections for node Multiplier_1.',\n",
       "  'response': '##Connections of Multiplier_1\\n* **Inputs**:\\n    * PI Control: the output line from the PI Control block enters the left side of Multiplier_1 (unlabeled).\\n    * |Vin| source: the line labeled “|Vin|” feeds into the top of Multiplier_1.\\n* **Outputs**:\\n    * Current Mode Control: the line labeled “|i_ref|” leaves the right side of Multiplier_1 and enters the Current Mode Control block.\\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004150.jpg',\n",
       "  'query': 'What are the connections for node Current Mode Control?',\n",
       "  'response': '##Connections of Current Mode Control\\n* **Inputs**:\\n    * I_ref: Reference current signal from the multiplier block (circle) entering from the left.\\n    * i_L (measured): Measured inductor current entering from below.\\n* **Outputs**:\\n    * PFC Switch Control: Control signal output to the PFC switch on the right.\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010943.jpg',\n",
       "  'query': 'What are the connections for node OpAmp_1?',\n",
       "  'response': '```markdown\\n## Connections of OpAmp_1\\n* **Inputs**:\\n    * Proposed Digital Inductor Current Sensor: V_sen[n] feeds the non-inverting (+) input of OpAmp_1  \\n    * Proportional Integral (PI) Compensator: V_c[n] feeds the inverting (–) input of OpAmp_1  \\n* **Outputs**:\\n    * Constant Tₒₙ Modulator: the comparator output of OpAmp_1 drives the Constant Tₒₙ Modulator  \\n* **Bidirectional**:\\n    * none\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006300.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node CurrentSource_1?',\n",
       "  'response': '##Connections of CurrentSource_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Differential Pair: top terminal of CurrentSource_1 is connected via an unlabeled line (no arrowhead) to the Differential Pair block.  \\n    * Bias Generator: bottom terminal of CurrentSource_1 is connected via the horizontal “Bias” line (no arrowhead) to the Bias Generator block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006300.jpg',\n",
       "  'query': 'Show me all connections for node Feedback Compensation.',\n",
       "  'response': '```markdown\\n##Connections of Feedback Compensation\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Level Shifter: connected to the left terminal of the series resistor-capacitor network, inline between Level Shifter output and Transconductance Amplifier input  \\n    * Transconductance Amplifier: connected to the right terminal of the series resistor-capacitor network, inline between Level Shifter output and Transconductance Amplifier input\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012700.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node F(s).',\n",
       "  'response': '## Connections of F(s)\\n* **Inputs**:\\n    * Phase Detector: A single arrowed line from the output of the Phase Detector block enters F(s); no label on this line.\\n* **Outputs**:\\n    * Core VCO: A single arrowed line leaves F(s) and feeds into the Core VCO block (2πK_v/s); no label on this line.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012700.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Loop Filter.',\n",
       "  'response': '##Connections of Loop Filter\\n* **Inputs**:\\n    * Phase Detector: Unlabeled arrow from Phase Detector output into Loop Filter (F(s))\\n* **Outputs**:\\n    * Core VCO: Unlabeled arrow from Loop Filter (F(s)) output into Core VCO input\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009697.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node FlipFlop_3?',\n",
       "  'response': '```markdown\\n##Connections of FlipFlop_3\\n* **Inputs**:\\n    * VCO: The output of the VCO block feeds the D input of FlipFlop_3.\\n    * clk: The signal labeled “clk” is connected to the clock input of FlipFlop_3.\\n* **Outputs**:\\n    * 1 − z⁻¹: The Q output of FlipFlop_3 goes into the input of the 1 − z⁻¹ block.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010718.jpg',\n",
       "  'query': 'Show me all connections for node Rs.',\n",
       "  'response': '```markdown\\n## Connections of Rs\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Photovoltaic or Thermoelectric Source: one end of Rs connects directly to the Vs output terminal of the Photovoltaic/Thermoelectric Source block.\\n    * Charger (VIN): the other end of Rs ties into the VIN node feeding the Charger block and the 100 pF capacitor Cs to ground.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012735.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node V_ac.',\n",
       "  'response': '```markdown\\n##Connections of V_ac\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Bridge: Two‐wire AC connection from the V_ac source (90–264 V) into the bridge rectifier.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012735.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Pre-regulator?',\n",
       "  'response': '##Connections of Pre-regulator\\n* **Inputs**:\\n    * UHV start-up circuit: connection labeled H_VDD (arrow pointing towards Pre-regulator)\\n* **Outputs**:\\n    * Off-time control: connection labeled V_DD (arrow pointing away from Pre-regulator)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013377.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node X2 MULT..',\n",
       "  'response': '## Connections of X2 MULT.\\n* **Inputs**:\\n    * DEGEN. PAR. AMP.: A line with an arrow pointing into X2 MULT., labeled “2ωₚ”  \\n* **Outputs**:\\n    *(none)*  \\n* **Bidirectional**:\\n    * PHASE ADJ.: A plain vertical line (no arrowheads) connecting X2 MULT. and PHASE ADJ.  ',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013377.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node IF AMP..',\n",
       "  'response': '```markdown\\n##Connections of IF AMP.\\n* **Inputs**:\\n    * Mixer: Line labeled ω_i with an arrow pointing towards IF AMP.\\n    * Phase Adj.: Line labeled ω_p with an arrow pointing towards IF AMP.\\n* **Outputs**:\\n    * OUTPUT: Line labeled ω_i with an arrow pointing away from IF AMP.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015445.jpg',\n",
       "  'query': 'What are the connections for node DC/DC Converter?',\n",
       "  'response': '##Connections of DC/DC Converter\\n* **Inputs**:\\n    * MPPT Power Converter: direct connection with an arrow pointing toward DC/DC Converter  \\n* **Outputs**:\\n    * Sensor Node: direct connection with an arrow pointing away from DC/DC Converter  \\n* **Bidirectional**:\\n    * Energy Storage: vertical line with arrowheads on both ends connecting DC/DC Converter and Energy Storage  ',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015445.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Sensor Node.',\n",
       "  'response': '```markdown\\n##Connections of Sensor Node\\n* **Inputs**:\\n    * DC/DC Converter: single-headed arrow pointing from DC/DC Converter into Sensor Node (no label)\\n* **Outputs**:\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014013.jpg',\n",
       "  'query': 'Show me all connections for node Packets.',\n",
       "  'response': '## Connections of Packets\\n* **Inputs**:\\n* **Outputs**:\\n    * DCO: Unlabeled arrow from Packets to DCO  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014013.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Raised Cosine.',\n",
       "  'response': '##Connections of Raised Cosine\\n* **Inputs**:\\n    * DCO: arrow pointing towards Raised Cosine (unlabeled line)  \\n* **Outputs**:\\n    * S/H: arrow pointing away from Raised Cosine (unlabeled line)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014013.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node S/H.',\n",
       "  'response': '```markdown\\n##Connections of S/H\\n* **Inputs**:\\n    * Raised Cosine: unlabeled arrow from Raised Cosine into S/H\\n    * DCO: unlabeled arrow from the lower DCO into S/H\\n* **Outputs**:\\n    * FSM: unlabeled arrow from S/H into FSM\\n    * Gain: unlabeled arrow from S/H into Gain\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012411.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Noise Position Calibrator; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Noise Position Calibrator\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Noise-bar Detector: thick line connects Noise-bar Detector’s output to the left side of Noise Position Calibrator, no arrowhead  \\n    * Head Switch Signal: line from the circle labeled “Head Switch Signal” to the lower left of Noise Position Calibrator, no arrowhead  \\n    * Accumulator: line from the right side of Noise Position Calibrator to the left side of Accumulator, no arrowhead',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012411.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Main Tracking.',\n",
       "  'response': '```markdown\\n##Connections of Main Tracking\\n* **Inputs**:\\n    * Reference Signal: A vertical line with an arrow pointing into Main Tracking from the Reference Signal block.\\n* **Outputs**:\\n    * Sub-Tracking Controller: A horizontal line with an arrow pointing away from Main Tracking to the Sub-Tracking Controller block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012411.jpg',\n",
       "  'query': 'What are the connections for node Sub-Tracking Controller?',\n",
       "  'response': '##Connections of Sub-Tracking Controller\\n* **Inputs**:\\n    * Main Tracking: arrow from Main Tracking to Sub-Tracking Controller (no label on line)\\n    * Accumulator: arrow from Accumulator to Sub-Tracking Controller (no label on line)\\n* **Outputs**:\\n    * Digital Phase Comparator: arrow from Sub-Tracking Controller to Digital Phase Comparator (no label on line)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012411.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Accumulator.',\n",
       "  'response': '##Connections of Accumulator\\n* **Inputs**:\\n    * Noise Position Calibrator: arrow from Noise Position Calibrator into Accumulator carrying calibrated noise‐position data  \\n* **Outputs**:\\n    * Sub-Tracking Controller: arrow from Accumulator into Sub-Tracking Controller carrying accumulated position information  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012411.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Digital Phase Comparator.',\n",
       "  'response': '```markdown\\n## Connections of Digital Phase Comparator\\n* **Inputs**:\\n    * Sub-Tracking Controller: Arrow from the Sub-Tracking Controller block into the left side of the Digital Phase Comparator.\\n    * Control Pulse: Arrow from the Control Pulse line into the top of the Digital Phase Comparator.\\n* **Outputs**:\\n    * Capstan Phase Control Output: Arrow from the bottom of the Digital Phase Comparator downward to the Capstan Phase Control Output.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015269.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node abc/αβ_1.',\n",
       "  'response': '## Connections of abc/αβ_1\\n* **Inputs**:\\n    * v_a: Phase-a voltage line with arrow pointing into abc/αβ_1  \\n    * v_b: Phase-b voltage line with arrow pointing into abc/αβ_1  \\n    * v_c: Phase-c voltage line with arrow pointing into abc/αβ_1  \\n* **Outputs**:\\n    * αβ→αβ/dq: Two-phase (α, β) output with arrow from abc/αβ_1 into the αβ input of the αβ→dq block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015269.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node LPF_o.',\n",
       "  'response': '## Connections of LPF_o\\n* **Inputs**:\\n    * Frequency Estimation: Arrow from the output of Frequency Estimation into LPF_o  \\n* **Outputs**:\\n    * 1/s integrator: Arrow from LPF_o to the 1/s block, labeled “ω̂”  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015269.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Arctan_1.',\n",
       "  'response': '## Connections of Arctan_1\\n* **Inputs**:\\n    * v_df: arrow pointing into Arctan_1 from the phase-shifted voltage output of the preceding dq→αβ block, labeled v_df.\\n    * v_qf: arrow pointing into Arctan_1 from the phase-shifted voltage output of the preceding dq→αβ block, labeled v_qf.\\n* **Outputs**:\\n    * θ_diff: arrow pointing away from Arctan_1 to the summation block, labeled θ_diff.\\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003359.jpg',\n",
       "  'query': 'Show me all connections for node BIAS AND THRESHOLD REFERENCE GENERATION.',\n",
       "  'response': '## Connections of BIAS AND THRESHOLD REFERENCE GENERATION\\n* **Inputs**:  \\n  None  \\n* **Outputs**:  \\n  * DIGITAL INPUT LEVEL SHIFTERS AND DRIVERS: unlabelled single line (arrow pointing into DIGITAL INPUT LEVEL SHIFTERS AND DRIVERS)  \\n  * CURRENT SWITCHES: unlabelled single line (arrow pointing into CURRENT SWITCHES)  \\n* **Bidirectional**:  \\n  None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003359.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node DIGITAL INPUT LEVEL SHIFTERS AND DRIVERS.',\n",
       "  'response': '## Connections of DIGITAL INPUT LEVEL SHIFTERS AND DRIVERS\\n* **Inputs**:\\n    * 16 BIT PARALLEL DATA WORD IN: 16-bit parallel data lines enter the block (arrows pointing toward it)\\n    * BIAS AND THRESHOLD REFERENCE GENERATION: unlabeled reference/bias line entering the block\\n* **Outputs**:\\n    * CURRENT SWITCHES: unlabeled driver outputs from the level shifters into the CURRENT SWITCHES block (arrow pointing away)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003359.jpg',\n",
       "  'query': 'What are the connections for node R-2R LADDER (R=1.25 kΩ)?',\n",
       "  'response': '##Connections of R-2R LADDER (R=1.25 kΩ)\\n* **Inputs**:\\n    * CURRENT SWITCHES: Arrowed line from CURRENT SWITCHES into R-2R LADDER (no label)  \\n* **Outputs**:\\n    * None  \\n* **Bidirectional**:\\n    * D/A: Unlabeled line to D/A tap (no arrowhead)  \\n    * 10V: Unlabeled line to 10 V span tap (no arrowhead)  \\n    * 20V: Unlabeled line to 20 V span tap (no arrowhead)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003359.jpg',\n",
       "  'query': 'Show me all connections for node Resistor_1.',\n",
       "  'response': '##Connections of Resistor_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Reference V: One end of Resistor_1 connects to the node labeled “Reference V.”\\n    * Current Switches: The other end connects to the Current Switches block via the line labeled “I_ref.”',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012279.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node L?',\n",
       "  'response': '## Connections of L\\n* **Inputs**:\\n* **Outputs**:\\n    * K: L → K via line labeled “v̂_out”\\n* **Bidirectional**:\\n    * Power stage (Gvd): connected to L via unlabeled line',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006824.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Input Signal.',\n",
       "  'response': '```markdown\\n## Connections of Input Signal\\n* **Inputs**:\\n* **Outputs**:\\n    * Phase Detect: Connection from Input Signal to the multiplier input of the Phase Detect block, labelled \"A cos[ωₙ·t + φ(t)]\"\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006824.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Phase Detect.',\n",
       "  'response': '##Connections of Phase Detect\\n* **Inputs**:\\n    * INPUT SIGNAL: An arrow from the INPUT SIGNAL block into Phase Detect, carrying A cos[ωₙt + φ(t)] into the mixer input.  \\n    * VCO: An arrow from the VCO block into Phase Detect, carrying B cos[ωₙt + θ(t)] into the mixer input.  \\n* **Outputs**:\\n    * Lowpass Filter: An arrow from Phase Detect to the Lowpass Filter block, labeled Vdet(t), carrying the detector output (Kd·product) onward.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004197.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node PI_i_d.',\n",
       "  'response': '## Connections of PI_i_d  \\n* **Inputs**:  \\n    * d-axis error summing junction (the “⊖” block receiving i*₂d and i₂d): carries the error signal i*₂d − i₂d into PI_i_d  \\n* **Outputs**:  \\n    * d-axis voltage summing junction (the “⊕” block combining PI output with ω(L₁+L₂)·i₂q): receives PI_i_d’s control output toward u_d  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004197.jpg',\n",
       "  'query': 'I need to investigate the network structure around node αβ_to_abc_2; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of αβ_to_abc_2\\n* **Inputs**:\\n    * dq_to_αβ: Two arrows labeled uₐ (u_α) and u_b (u_β) feed into αβ_to_abc_2 from the preceding dq→αβ transformation block.\\n* **Outputs**:\\n    * SPWM: One arrow labeled v_rabc departs αβ_to_abc_2 and goes into the SPWM block inside the VSI.\\n* **Bidirectional**:\\n    * (None)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004197.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Z_L2.',\n",
       "  'response': '##Connections of Z_L2\\n* **Inputs**:\\n    * Z_L: series connection on the left main line, marked with arrow i₂ pointing into Z_L2\\n* **Outputs**:\\n    * Z_Lg: series connection on the right main line, marked with arrow i₂ pointing away from Z_L2\\n* **Bidirectional**:\\n    * C_f: shunt branch at the left node of Z_L2, line has no arrowhead',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004197.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Z_Lg; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Z_Lg\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Z_L2: The left terminal of Z_Lg connects to the node vₚ at the output of Z_L2 via an unlabeled line with no arrowheads.\\n    * Vg: The right terminal of Z_Lg connects to the grid voltage source Vg via an unlabeled line with no arrowheads.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012075.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node W1.',\n",
       "  'response': '```markdown\\n##Connections of W1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Switch (from x₁): a line from the output of the time-multiplexing switch block (which selects x₁ under T_frame control) into the left side of W1  \\n    * Summation node (A = W·X + b): a line from the right side of W1 into the adder circle where all weighted signals are combined\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012075.jpg',\n",
       "  'query': 'What are the connections for node Counter_1?',\n",
       "  'response': '##Connections of Counter_1\\n* **Inputs**:\\n    * VCO (f₀ + A·K_vco): Arrow from this VCO block into Counter_1, labeled “Φ₁ = 2π j T_frame (f₀ + A·K_vco)”\\n* **Outputs**:\\n    * Summation circle (adder): Arrow from Counter_1 to the “+” input of the summation block, no label on the connecting line\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000207.jpg',\n",
       "  'query': 'I need to investigate the network structure around node DAC; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of DAC\\n* **Inputs**:\\n    * ΔΣ: The output of the ΔΣ modulator block connects into the DAC input.\\n* **Outputs**:\\n    * DCO: The DAC output, labeled “coarse tune,” feeds into the DCO.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010039.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node C_F.',\n",
       "  'response': '## Connections of C_F\\n* **Inputs**:  \\n  \\n* **Outputs**:  \\n  \\n* **Bidirectional**:  \\n    * Amplifier (node V_AMP): C_F’s upper terminal ties directly to the op‐amp output labeled V_AMP.  \\n    * Sampling capacitor C_S: C_F’s lower terminal connects into the summing junction alongside C_S (via switch S₃).  \\n    * Reset switch S_RST: a switch labeled S_RST is connected across C_F’s two terminals for charge reset.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010039.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Upper M-bit counter.',\n",
       "  'response': '##Connections of Upper M-bit counter\\n* **Inputs**:\\n    * Comparator (D_CMP): The digital comparator output D_CMP feeds into the Upper M-bit counter.\\n    * Clock (CLK_N-BIT): The CLKN-BIT clock line drives the Upper M-bit counter.\\n* **Outputs**:\\n    * Adder (D_COARSE): The D_COARSE output of the Upper M-bit counter goes into the summing block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003995.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Sync Demod; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of Sync Demod\\n* **Inputs**:\\n    * Op Amp: unlabeled line from the op amp output into Sync Demod  \\n* **Outputs**:\\n    * Filter: unlabeled line from Sync Demod output into the filter block  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014891.jpg',\n",
       "  'query': 'Show me all connections for node TIA.',\n",
       "  'response': '##Connections of TIA\\n* **Inputs**:\\n    * Photodiode: Unlabeled line with arrow pointing into TIA\\n* **Outputs**:\\n    * AGC,LA: Unlabeled line with arrow pointing away from TIA\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014891.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Gain, Offset Control.',\n",
       "  'response': '##Connections of Gain, Offset Control\\n* **Inputs**:\\n    * AGC, LA: Unlabeled feedback line from the output node of AGC, LA into Gain, Offset Control\\n* **Outputs**:\\n    * AGC, LA: Unlabeled control line from Gain, Offset Control into the AGC, LA block\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014891.jpg',\n",
       "  'query': 'Show me all connections for node Decision.',\n",
       "  'response': '##Connections of Decision\\n* **Inputs**:\\n    * AGC,LA: The output of the AGC,LA block connects to Decision with an arrow pointing towards Decision.\\n    * Clock Recovery: The output of the Clock Recovery block connects to Decision with an arrow pointing towards Decision.\\n* **Outputs**:\\n    * DEMUX: Decision’s output connects to the DEMUX block with an arrow pointing away from Decision.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014891.jpg',\n",
       "  'query': 'What are the connections for node ÷N?',\n",
       "  'response': '##Connections of ÷N\\n* **Inputs**:\\n    * Clock Recovery: arrowed line from Clock Recovery into ÷N (unlabeled)\\n* **Outputs**:\\n    * DEMUX: arrowed line from ÷N into DEMUX (unlabeled)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000717.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Fixed Delay.',\n",
       "  'response': '## Connections of Fixed Delay\\n* **Inputs**:\\n    * y1: Arrow from the y1 signal enters Fixed Delay (label on line: “y1”)\\n* **Outputs**:\\n    * Summing Junction (Σ): Arrow from Fixed Delay feeds into the adder; no label on this line  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001056.jpg',\n",
       "  'query': 'Show me all connections for node DC-DC.',\n",
       "  'response': '##Connections of DC-DC\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * C_DC: a power rail labeled “V_BUS : 35–40 V” connects between C_DC and DC-DC  \\n    * Ground: the negative terminal of DC-DC ties to the ground symbol  \\n    * C_OUT: an output rail labeled “3.3 V” connects DC-DC to C_OUT',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013742.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Duty Compensation TABLE IV.',\n",
       "  'response': '##Connections of Duty Compensation TABLE IV\\n* **Inputs**:\\n    * Selection of region R (TABLE I): line labelled “S,” arrow pointing into Duty Compensation TABLE IV  \\n    * Duty Calculation TABLE III: three lines labelled “dₐ,” “d_b,” “d_c,” arrows pointing into Duty Compensation TABLE IV  \\n    * T₁ T₂ Calculation Equation(32): two lines labelled “T₁,” “T₂,” arrows pointing into Duty Compensation TABLE IV  \\n* **Outputs**:\\n    * CB-PWM method with single carrier: three lines labelled “dₐ_com,” “d_b_com,” “d_c_com,” arrows pointing away from Duty Compensation TABLE IV  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009528.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node AC/DC Converter.',\n",
       "  'response': '```markdown\\n##Connections of AC/DC Converter\\n* **Inputs**:\\n    * Grid: Single line with an arrowhead pointing towards the AC/DC Converter.\\n* **Outputs**:\\n    *(none)*\\n* **Bidirectional**:\\n    * Battery: Two unlabeled lines (no arrowheads) directly linking the AC/DC Converter and the Battery.\\n    * DC/DC Converter: Two unlabeled lines (no arrowheads) directly linking the AC/DC Converter and the DC/DC Converter.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009528.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Motor.',\n",
       "  'response': '```markdown\\n##Connections of Motor\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Inverter: Three-phase AC power connection (three dashed lines with no arrowheads)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010810.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Multiplier_Inj_3.',\n",
       "  'response': '##Connections of Multiplier_Inj_3\\n* **Inputs**:\\n    * ×2 block: feeds the doubled injection‐current signal (no label on the line)  \\n    * Phase-rotation block (right): supplies cos(ω₀t + α₃) (line labeled “cos(ω₀t + α₃)”)\\n* **Outputs**:\\n    * φ₃ multiplier block: carries u₃(t) into the phase detector (line labeled “u₃(t)”)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010810.jpg',\n",
       "  'query': 'What are the connections for node Multiplier_φ1?',\n",
       "  'response': '## Connections of Multiplier_φ1\\n* **Inputs**:\\n    * Mixer (upper): The preceding small “×” mixer block outputs u₁(t) = I_OSC + I_INJ cos(4ω₀t); its arrow (labeled “u₁(t)”) points into Multiplier_φ1.\\n    * Phase-splitter block: The block with three parallel horizontal lines sends an arrow (unlabeled) into Multiplier_φ1.\\n* **Outputs**:\\n    * Low-pass filter (LPF): An arrow labeled y₁(t) leaves Multiplier_φ1 and goes into the LPF block immediately to its right.\\n* **Bidirectional**:  \\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010810.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Multiplier_φ2.',\n",
       "  'response': '##Connections of Multiplier_φ2\\n* **Inputs**:\\n    * Spectral-Shaping Block → Multiplier_φ2: line labeled “cos(ω₀t + α₂)”\\n    * LO-Generation Multiplier (×) → Multiplier_φ2: line labeled “u₂(t)”\\n* **Outputs**:\\n    * Multiplier_φ2 → LPF: line labeled “y₂(t)”\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node H0(s).',\n",
       "  'response': '```markdown\\n##Connections of H0(s)\\n* **Inputs**:\\n    * xa(t): The line labeled “xa(t)” connects from the source signal into the input of H0(s).\\n* **Outputs**:\\n    * Downsampler (↓M): The line labeled “x0(m)” with “t = mM T” carries the output of H0(s) into the ↓M block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node HM-1(s).',\n",
       "  'response': '##Connections of HM-1(s)\\n* **Inputs**:\\n    * xₐ(t): Arrow from the xₐ(t) source block into HM-1(s), carrying the continuous‐time input signal.\\n* **Outputs**:\\n    * ↓M (decimator): Arrow from HM-1(s) into the downsampling block labeled “↓M” with the annotation t = m·M·T.  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Sampler_3.',\n",
       "  'response': '##Connections of Sampler_3\\n* **Inputs**:\\n    * H_{M-1}(s): connects into Sampler_3 via a sampling line labeled “τ = mM\\u2009T”\\n* **Outputs**:\\n    * Q_{M-1}: connects from Sampler_3 via a line labeled “x_{M-1}(m)”\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Q0.',\n",
       "  'response': '## Connections of Q0\\n* **Inputs**:\\n    * Downsampler (t = mMT) following H₀(s): the line labeled x₀(m) enters Q0.\\n* **Outputs**:\\n    * Upsampler (↑M) before G₀(z): the line exits Q0 and feeds the ↑M block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node QM-1.',\n",
       "  'response': '##Connections of QM-1  \\n* **Inputs**:  \\n* **Outputs**:  \\n* **Bidirectional**:  \\n    * ↓M sampler: line labeled “x_{M-1}(m), t = mM\\u2009T” connecting the output of H_{M-1}(s) (via the ↓M block) to the input of QM-1  \\n    * ↑M sampler: line (unlabeled) connecting the output of QM-1 to the input of G_{M-1}(z) (via the ↑M block)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Upsampler_2; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of Upsampler_2\\n* **Inputs**:\\n    * Q1: Unlabeled line with an arrow pointing into Upsampler_2, connecting Q1’s output to Upsampler_2’s input.\\n* **Outputs**:\\n    * G1(z): Unlabeled line with an arrow pointing away from Upsampler_2, connecting Upsampler_2’s output to G1(z).\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Upsampler_3.',\n",
       "  'response': '## Connections of Upsampler_3\\n* **Inputs**:\\n    * Q3: A directed line (arrow pointing towards Upsampler_3) coming from block Q3, no label on the line\\n* **Outputs**:\\n    * G3(z): A directed line (arrow pointing away from Upsampler_3) going to block G3(z), no label on the line\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012857.jpg',\n",
       "  'query': 'Show me all connections for node Adder_1.',\n",
       "  'response': '```markdown\\n##Connections of Adder_1\\n* **Inputs**:\\n    * G0(z): Unlabeled arrow from the output of G0(z) into the summing node Adder_1.\\n    * G1(z): Unlabeled arrow from the output of G1(z) into the summing node Adder_1.\\n    * G_{M-1}(z): Unlabeled arrow from the output of G_{M-1}(z) into the summing node Adder_1.\\n* **Outputs**:\\n    * y(n): Arrow from the output of Adder_1 leading to the signal labeled y(n).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008836.jpg',\n",
       "  'query': 'What are the connections for node D_in[9:0]?',\n",
       "  'response': '## Connections of D_in[9:0]\\n* **Inputs**:  \\n    *(none)*  \\n* **Outputs**:  \\n    *(none)*  \\n* **Bidirectional**:  \\n    * Divide-by-two: 10-bit bus (unlabeled) connecting D_in[9:0] to the input of the Divide-by-two block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007884.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Switch_Sampling_1.',\n",
       "  'response': '## Connections of Switch_Sampling_1\\n* Inputs:\\n    * clk_main: Arrow pointing towards Switch_Sampling_1’s control input (drives the sampling switches)\\n* Outputs:\\n    *(none)*\\n* Bidirectional:\\n    * Vip: Line (no arrowhead) between the Vip port and one side of the switch array\\n    * Vin: Line (no arrowhead) between the Vin port and the other side of the switch array\\n    * Pre-Amplifier: Two capacitor-coupled lines (no arrowheads) from the switch outputs into the Pre-Amplifier block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013034.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node +M.',\n",
       "  'response': '```markdown\\n## Connections of +M\\n* **Inputs**:\\n    * Fref: Arrow labeled “Fref” feeds into +M.\\n* **Outputs**:\\n    * PFD: Unlabeled arrow from +M goes into the PFD.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013034.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Charge Pump.',\n",
       "  'response': '```markdown\\n## Connections of Charge Pump\\n* **Inputs**:\\n    * PFD: Two control lines (UP and DOWN) from the Phase/Frequency Detector into the Charge Pump\\n* **Outputs**:\\n    * Loop Filter: Current output from the Charge Pump into the Loop Filter\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010234.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node SPMR.',\n",
       "  'response': '## Connections of SPMR\\n* **Inputs**:\\n    * Non-linear feedback control: The line labeled u₁ enters SPMR’s first input port (arrow pointing towards SPMR).\\n    * Non-linear feedback control: The line labeled u₂ enters SPMR’s second input port (arrow pointing towards SPMR).\\n* **Outputs**:\\n    * Non-linear feedback control: The line labeled x₁ leaves SPMR and enters the non-linear feedback control block (arrow pointing away from SPMR).\\n    * Summation block before GPI₁: The line labeled x₁ leaves SPMR and feeds the summing junction comparing x₁* and x₁.\\n    * Non-linear feedback control: The line labeled x₂ leaves SPMR and enters the non-linear feedback control block (arrow pointing away from SPMR).\\n    * Summation block before GPI₂: The line labeled x₂ leaves SPMR and feeds the summing junction comparing x₂* and x₂.\\n    * Non-linear feedback control: The line labeled x₃ leaves SPMR and enters the non-linear feedback control block (arrow pointing away from SPMR).\\n    * Summation block before GPI₃: The line labeled x₃ leaves SPMR and feeds the summing junction comparing x₃* and x₃.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004290.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node H_PLL1(s)?',\n",
       "  'response': '## Connections of H_PLL1(s)\\n* **Inputs**:\\n    * Δv_dq: The signal line labeled “Δv_dq” enters H_PLL1(s) with an arrow pointing toward the block.\\n* **Outputs**:\\n    * Δv^c_dq: The signal line labeled “Δv^c_dq” leaves H_PLL1(s) with an arrow pointing away, going into Y_cl(s).\\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000511.jpg',\n",
       "  'query': 'Show me all connections for node COMP2.',\n",
       "  'response': '```markdown\\n##Connections of COMP2\\n* **Inputs**:\\n    * V_REF+ΔV: 连接到标记为 V_REF+ΔV 的参考电压节点（线无箭头，进入 COMP2 左侧输入端）\\n    * V_FB: 连接到反馈电压节点 V_FB（线无箭头，进入 COMP2 左侧输入端）\\n    * CLK: 连接到全局时钟信号 CLK（线无箭头，进入 COMP2 底部时钟引脚）\\n* **Outputs**:\\n    * PFM_PULSE: 从 COMP2 右侧输出到逻辑模块的 PFM_PULSE 脉冲信号（线无箭头，从 COMP2 输出端引出）\\n* **Bidirectional**:\\n    * （无）\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014808.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Load; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Load\\n* **Inputs**:\\n    * Filter: Single line connection (arrow pointing into Load) carrying the filtered power to the Load.  \\n* **Outputs**:  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006110.jpg',\n",
       "  'query': 'What are the connections for node COMP?',\n",
       "  'response': '##Connections of COMP\\n* **Inputs**:\\n    * R&H: V_HOLD line into the negative (–) input of COMP, carrying the held ramp voltage.  \\n    * R&H: V_REF line into the positive (+) input of COMP, providing the reference voltage.  \\n* **Outputs**:\\n    * LOGIC: Output from COMP to the LOGIC block, conveying the comparator’s decision signal.  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006110.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node CP.',\n",
       "  'response': '```markdown\\n##Connections of CP\\n* **Inputs**:\\n    * LOGIC: Unlabeled control signal from LOGIC into CP\\n* **Outputs**:\\n    * VCO: Signal labeled V_CP from CP into VCO\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013066.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node VCO-Based Quantizer.',\n",
       "  'response': '## Connections of VCO-Based Quantizer\\n* **Inputs**:\\n    * Resistor Comparison and Amplification: two analog inputs, Vp(t) (blue) and Vm(t) (red), feed into the left side of the VCO-Based Quantizer.  \\n    * clk₄₈(t): clock signal labeled clk₂₄(t) enters from the top into the VCO-Based Quantizer.  \\n* **Outputs**:\\n    * Gated Digital Averaging: an unlabeled pulse output from the right side of the VCO-Based Quantizer feeds into the Gated Digital Averaging block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014929.jpg',\n",
       "  'query': 'What are the connections for node Z_e(f)?',\n",
       "  'response': '##Connections of Z_e(f)\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_neuron: Connected directly to the V_neuron source via an unlabelled line on the left side of Z_e(f).  \\n    * Neural amplifier (+ input): Connected on the right side via the line labelled VIN1.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014929.jpg',\n",
       "  'query': 'Show me all connections for node Neural amplifier.',\n",
       "  'response': '## Connections of Neural amplifier\\n* **Inputs**:  \\n  *(none – all lines have no arrowheads)*\\n\\n* **Outputs**:  \\n  *(none – all lines have no arrowheads)*\\n\\n* **Bidirectional**:  \\n  * VIN1: Node at the “+” input of Neural amplifier; connects leftward to Zₑ(f) (series electrode impedance to the neuron voltage source) and downward to Z_IN (input bias impedance to ground).  \\n  * VREF: Node at the “–” input of Neural amplifier; connects leftward to ε·Zₑ(f) (mismatch electrode impedance from the reference electrode) and downward to Z_IN/N (scaled input impedance of the shared reference network to ground).  \\n  * VOUT: Output node of Neural amplifier, labeled V_OUT, leading to subsequent signal-processing stages.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011837.jpg',\n",
       "  'query': 'What are the connections for node C_decap?',\n",
       "  'response': '## Connections of C_decap\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_reg: Unlabeled connection between the V_reg node and the top terminal of C_decap  \\n    * Ground: Unlabeled connection between the bottom terminal of C_decap and ground',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005028.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Battery?',\n",
       "  'response': '```markdown\\n##Connections of Battery\\n* **Inputs**:\\n* **Outputs**:\\n    * DC/DC Switching Converter: Unlabeled line with arrowhead pointing from Battery to DC/DC Switching Converter\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005028.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node DC/DC Switching Converter.',\n",
       "  'response': '## Connections of DC/DC Switching Converter\\n* **Inputs**:\\n    * Battery: An unlabeled line from the Battery block with an arrowhead pointing into the DC/DC Switching Converter  \\n* **Outputs**:\\n    * LDO Regulator: A line labeled “VV” leaving the DC/DC Switching Converter with an arrowhead pointing to the LDO Regulator  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005028.jpg',\n",
       "  'query': 'Show me all connections for node LDO Regulator.',\n",
       "  'response': '```markdown\\n## Connections of LDO Regulator\\n* **Inputs**:\\n    * DC/DC Switching Converter: Arrow pointing towards LDO Regulator, labeled “VV”.\\n* **Outputs**:\\n    * Analog / RF / Digital Circuit Blocks: Arrow(s) pointing away from LDO Regulator, showing power output with ideal (straight) and real (wavy) line representations.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009901.jpg',\n",
       "  'query': 'Show me all connections for node THA.',\n",
       "  'response': '## Connections of THA\\n* **Inputs**:\\n    * OFE + Post Amplifier: single line with arrow pointing into THA from the OFE + Post Amplifier output.\\n    * Timing Recovery: single line with arrow pointing into THA from the Timing Recovery output.\\n* **Outputs**:\\n    * ADC: single line from THA output into the ADC input.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012427.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node 16-to-1 MUX.',\n",
       "  'response': '## Connections of 16-to-1 MUX\\n* **Inputs**:\\n    * 16 VCO Phases: Sixteen phase-tap signals from the capacitive interpolation network enter the left side of the 16-to-1 MUX (arrows pointing toward the MUX).\\n* **Outputs**:\\n    * Divider: The single selected phase output leaves the right side of the 16-to-1 MUX and feeds the Divider input (arrow pointing away from the MUX).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011101.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Adder_1.',\n",
       "  'response': '```markdown\\n##Connections of Adder_1\\n* **Inputs**:\\n    * kⁿ amplifier (output of Main Path): a line with an arrow from the output of the kⁿ amplifier into the “+” circle of Adder_1  \\n    * Auxiliary Path: a line with an arrow from the output of the Auxiliary Path block into the “+” circle of Adder_1  \\n* **Outputs**:\\n    * Y: a line with an arrow from the “+” circle of Adder_1 to the output node labeled Y  \\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001516.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node K_P e(t).',\n",
       "  'response': '##Connections of K_P e(t)\\n* **Inputs**:\\n    * ADC-based voltage quantizer: Receives the signal e(t) from the ADC-based voltage quantizer via a line labeled “e(t)” with an arrow pointing into K_P e(t).\\n* **Outputs**:\\n    * Summation block (Σ): Delivers its output through an unlabeled arrow into the summing junction that combines the P, I, and D paths.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001516.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node K_I ∫ e(t) dt.',\n",
       "  'response': '##Connections of K_I ∫ e(t) dt\\n* **Inputs**:\\n    * ADC-based voltage quantizer: the e(t) line with an arrow pointing into K_I ∫ e(t) dt  \\n* **Outputs**:\\n    * Summation junction (Σ): the unlabeled line with an arrow pointing away from K_I ∫ e(t) dt  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001516.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node K_D de(t)/dt.',\n",
       "  'response': '## Connections of K_D de(t)/dt\\n* **Inputs**:\\n    * ADC-based voltage quantizer → K_D de(t)/dt: e(t) line with arrow pointing into K_D de(t)/dt  \\n* **Outputs**:\\n    * K_D de(t)/dt → Summing junction (Σ): unlabelled line with arrow pointing away from K_D de(t)/dt  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002130.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DDS.',\n",
       "  'response': '## Connections of DDS\\n* **Inputs**:\\n    * Σ: A 24-bit wide data bus (label “24”) from the Σ block enters DDS.\\n* **Outputs**:\\n    * MSB: A 24-bit bus carrying the most significant bits (label “MSB”) exits DDS.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008168.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Sector detection; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Sector detection\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * 3-2 co-ordinate converter: two unlabeled lines connecting the top of the 3-2 co-ordinate converter to Sector detection  \\n    * PWM Generation and Dead Time inserter: two unlabeled lines connecting Sector detection to the PWM Generation and Dead Time inserter',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008168.jpg',\n",
       "  'query': 'What are the connections for node PWM Generation and Dead Time inserter?',\n",
       "  'response': '##Connections of PWM Generation and Dead Time inserter\\n* **Inputs**:\\n    * Sector detection: Unlabeled line with arrow pointing towards PWM Generation and Dead Time inserter from the Sector detection block.  \\n    * Duty calculator: Unlabeled line with arrow pointing towards PWM Generation and Dead Time inserter from the Duty calculator sub-block.  \\n* **Outputs**:\\n    * P1: Line labeled “P1” with arrow pointing away from PWM Generation and Dead Time inserter.  \\n    * P3: Line labeled “P3” with arrow pointing away from PWM Generation and Dead Time inserter.  \\n    * P5: Line labeled “P5” with arrow pointing away from PWM Generation and Dead Time inserter.  \\n    * P4: Line labeled “P4” with arrow pointing away from PWM Generation and Dead Time inserter.  \\n    * P6: Line labeled “P6” with arrow pointing away from PWM Generation and Dead Time inserter.  \\n    * P2: Line labeled “P2” with arrow pointing away from PWM Generation and Dead Time inserter.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012523.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node 4-Bit Flash ADC.',\n",
       "  'response': '## Connections of 4-Bit Flash ADC\\n* **Inputs**:\\n    * 2.5-Bit Stage: The analog output from the 2.5-Bit Stage is fed into the 4-Bit Flash ADC via a right-pointing arrow.\\n* **Outputs**:\\n    * Digital Correction Logic and Timing: The 4-bit digital result (labelled “4”) is sent downward from the 4-Bit Flash ADC to the Digital Correction Logic and Timing.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'What are the connections for node OLO?',\n",
       "  'response': '```markdown\\n##Connections of OLO\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Polarization-diversity optical hybrid: Unlabeled line (no arrowheads) connecting OLO to the hybrid block\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Polarization-diversity optical hybrid.',\n",
       "  'response': '##Connections of Polarization-diversity optical hybrid\\n* **Inputs**:\\n    * Received channel: Arrow from “Received channel” into the Polarization-diversity optical hybrid.  \\n    * OLO: Arrow from the OLO block into the Polarization-diversity optical hybrid.  \\n* **Outputs**:\\n    * I_X: Line labeled “I_X” from the hybrid to the first TIA.  \\n    * Q_X: Line labeled “Q_X” from the hybrid to the second TIA.  \\n    * I_Y: Line labeled “I_Y” from the hybrid to the third TIA.  \\n    * Q_Y: Line labeled “Q_Y” from the hybrid to the fourth TIA.  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'I need to investigate the network structure around node TIA_1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of TIA_1\\n* **Inputs**:\\n    * Photodiode (Iₓ): Signal line carrying the photocurrent labeled “Iₓ” into the input of TIA_1.\\n* **Outputs**:\\n    * VGA: Amplified output from TIA_1 fed into the next-stage VGA block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node TIA_2.',\n",
       "  'response': '##Connections of TIA_2\\n* **Inputs**:\\n    * Photodiode (Q_X): Arrow carrying the signal labeled “Q_X” from the photodiode into TIA_2.\\n* **Outputs**:\\n    * VGA: Arrow from TIA_2 output into the VGA block (no label on this connecting line).\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'I need to investigate the network structure around node TIA_3; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of TIA_3\\n* **Inputs**:\\n    * Polarization-diversity optical hybrid: Photodiode output labeled I_Y feeds into TIA_3.\\n* **Outputs**:\\n    * VGA: Output of TIA_3 connects to the input of the following variable-gain amplifier (VGA).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node TIA_4.',\n",
       "  'response': '## Connections of TIA_4\\n* **Inputs**:\\n    * Q_Y: receives the photocurrent from the Q_Y photodiode output of the polarization-diversity optical hybrid (arrow pointing into TIA_4)  \\n* **Outputs**:\\n    * VGA (fourth channel): delivers the amplified signal from TIA_4 through the resistor network into the input of the corresponding variable-gain amplifier (arrow pointing away from TIA_4)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node THA_1.',\n",
       "  'response': '```markdown\\n## Connections of THA_1\\n* **Inputs**:\\n    * VGA: A solid line with an arrowhead pointing toward THA_1 from the preceding VGA block.\\n* **Outputs**:\\n    * ADC: A solid line with an arrowhead pointing away from THA_1 into the following ADC block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node THA_2.',\n",
       "  'response': '##Connections of THA_2\\n* **Inputs**:\\n    * VGA: Unlabeled line from the output of the second VGA into THA_2  \\n* **Outputs**:\\n    * ADC: Unlabeled line from THA_2 output into the corresponding ADC  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node THA_3.',\n",
       "  'response': '```markdown\\n## Connections of THA_3\\n* **Inputs**:\\n    * VGA: Arrow from the output of the third VGA block into THA_3 (no label on the line)\\n* **Outputs**:\\n    * ADC: Arrow from THA_3 into the input of the third ADC block (no label on the line)\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'I need to investigate the network structure around node THA_4; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of THA_4\\n* **Inputs**:\\n    * VGA (Q_Y path): the output of the variable‐gain amplifier on the Q_Y channel feeds into THA_4.\\n* **Outputs**:\\n    * ADC (Q_Y path): the output of THA_4 is sent onward into the ADC block on the Q_Y channel.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014621.jpg',\n",
       "  'query': 'Show me all connections for node DSP.',\n",
       "  'response': '## Connections of DSP\\n* **Inputs**:\\n    * ADC (4 channels): Four separate input lines from the ADC blocks (outputs of the THA stages) carrying the digitized signals into DSP.\\n* **Outputs**:\\n    * Gain control → VGA: A dashed feedback line labeled “Gain control” from DSP back to the VGA block (top channel).\\n    * 4×10 GB/s → External interface: A data output on the right side of the DSP block labeled “4×10 GB/s.”\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004067.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Delay_1.',\n",
       "  'response': '```markdown\\n##Connections of Delay_1\\n* **Inputs**:\\n    * ↓M (@ fs/OSR): The down‐sampler feeds its output directly into Delay_1 (arrow pointing towards Delay_1).\\n* **Outputs**:\\n    * Summation node (adds D1 and D2): Delay_1’s output (labelled D1) goes into the adder where it is summed with D2 (arrow pointing away from Delay_1).\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004067.jpg',\n",
       "  'query': 'Show me all connections for node Subtractor_1.',\n",
       "  'response': '```markdown\\n##Connections of Subtractor_1\\n* **Inputs**:\\n    * U: A line labeled “U” enters the positive input of Subtractor_1 from the left.\\n    * DAC: A feedback line from the DAC block enters the negative input of Subtractor_1 from below.\\n* **Outputs**:\\n    * z⁻¹∕(1–z⁻¹) (Reset): The output of Subtractor_1 feeds into the downstream delay/integrator block labeled “z⁻¹∕(1–z⁻¹)” (Reset).\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010782.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Ground_1.',\n",
       "  'response': '## Connections of Ground_1\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * V1: The negative terminal of V1 connects directly to Ground_1.\\n    * DC/DC Converter (V_OUT –): The negative output terminal (–) of the DC/DC converter connects to Ground_1.\\n    * DC/DC Converter (V_IN –): The negative input terminal (–) of the DC/DC converter connects to Ground_1.\\n    * V2: The negative side of the V2 branch (resistor and capacitor) connects to Ground_1.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013212.jpg',\n",
       "  'query': 'I need to investigate the network structure around node S/H; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of S/H\\n* **Inputs**:\\n    * Vin: Arrow pointing into S/H carrying the analog input signal.\\n* **Outputs**:\\n    * N1 bit Flash ADC: Arrow pointing away from S/H labeled “Vⁱⁿᵏ” connecting to the ADC.\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013212.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node N1 bit Flash ADC.',\n",
       "  'response': '##Connections of N1 bit Flash ADC\\n* **Inputs**:\\n    * S/H: Arrow from the Sample/Hold block (S/H) into the N1 bit Flash ADC, labeled Vᵏₙ.\\n* **Outputs**:\\n    * N1 bit DAC: Arrow from the N1 bit Flash ADC into the N1 bit DAC inside the MDAC block, carrying the N1-bit digital code.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013212.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Subtractor_1; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Subtractor_1\\n* **Inputs**:\\n    * N1 bit Flash ADC: The line labeled V_in^k from the N1 bit Flash ADC block connects to the positive input of Subtractor_1.  \\n    * N1 bit DAC: The output of the N1 bit DAC block connects to the negative input of Subtractor_1.  \\n* **Outputs**:\\n    * 2^N1: The output of Subtractor_1, labeled V_res, connects to the 2^N1 block.  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013212.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node 2^N1.',\n",
       "  'response': '##Connections of 2^N1\\n* **Inputs**:\\n    * Subtractor (Σ): Line labeled V_res with an arrow pointing towards 2^N1.\\n* **Outputs**:\\n    * N2 bit Flash ADC: Line (unlabeled) with an arrow pointing away from 2^N1.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013496.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Sensor.',\n",
       "  'response': '## Connections of Sensor\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Front End: two-wire connection labeled “Vsens”',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013496.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node PROM.',\n",
       "  'response': '## Connections of PROM\\n* **Inputs**:\\n    * Programming: Line labeled “Programming” feeds into PROM  \\n    * Range: Line labeled “Range” feeds into PROM  \\n* **Outputs**:\\n    * Amplifier: Two lines from PROM to the Amplifier block, one labeled “Gain” and one labeled “Offset”  \\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014023.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node L_ks.',\n",
       "  'response': '##Connections of L_ks\\n* **Inputs**:\\n    * N1:N2:L_ks receives the alternating current i2 from the transformer secondary winding (N1:N2).  \\n* **Outputs**:\\n    * C_s:L_ks delivers the alternating current i2 onward into the series capacitor C_s.  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014023.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Voltage_sensor.',\n",
       "  'response': '##Connections of Voltage_sensor  \\n* **Inputs**:  \\n    * Output Rectifier/Filter Stage: The analog DC output voltage Vo (taken from the +/– nodes after Co, R1–R2–RL) enters the voltage sensor’s A/D converter input.  \\n* **Outputs**:  \\n    * Harmonic lookup table: The isolated, digitized Vo signal exits the voltage sensor and is fed into the Harmonic lookup table block in the DSP (label on line: Vo).  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014023.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Driver; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Driver\\n* **Inputs**:\\n    * PWM Generator: “PWM” line (arrow pointing toward Driver)  \\n* **Outputs**:\\n    * H-bridge switches (S1, S2, S3, S4): gate-drive signals (lines with arrows pointing away from Driver)  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Wideband Amplifier?',\n",
       "  'response': '## Connections of Wideband Amplifier\\n* **Inputs**:\\n    * LNA_out: Arrow from LNA_out into the Wideband Amplifier carries the filtered RF waveform from the preceding low-noise amplifier.\\n* **Outputs**:\\n    * S/H: Single arrow from the Wideband Amplifier output feeds the inputs of multiple Sample-and-Hold blocks (splitting into parallel 250 MHz channels).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node S/H_1.',\n",
       "  'response': '## Connections of S/H_1\\n* **Inputs**:\\n    * Wideband Amplifier: the amplified analog signal output is fed into the input of S/H_1.\\n    * Timing GEN: 250 MHz sampling clock line drives the sample‐and‐hold action of S/H_1.\\n* **Outputs**:\\n    * A/D: the held sample output from S/H_1 is fed into the input of the first A/D converter.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'What are the connections for node S/H_3?',\n",
       "  'response': '##Connections of S/H_3\\n* **Inputs**:\\n    * Wideband Amplifier: branch line from the amplifier’s output node feeds into S/H_3\\n    * TIMING GEN: 250 MHz sampling clock input (arrow pointing into S/H_3)  \\n* **Outputs**:\\n    * A/D: sampled‐and‐held signal output feeds the input of its A/D converter  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node S/H_4.',\n",
       "  'response': '##Connections of S/H_4\\n* **Inputs**:\\n    * Wideband Amplifier: arrow from the amplifier’s output node into S/H_4 carrying the conditioned RF waveform  \\n    * Timing GEN: arrow from Timing GEN into S/H_4 labelled “250 MHz” supplying the sample-and-hold clock  \\n* **Outputs**:\\n    * A/D: arrow from S/H_4 into the subsequent A/D block carrying the held sample for conversion  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'I need to investigate the network structure around node S/H_5; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of S/H_5\\n* **Inputs**:\\n    * Wideband Amplifier: shared analog input bus from the output of the Wideband Amplifier into S/H_5  \\n    * Timing GEN: control‐pulse input from Timing GEN labeled “250 MHz”  \\n* **Outputs**:\\n    * A/D: sampled‐output line from S/H_5 into its corresponding A/D converter  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node S/H_6.',\n",
       "  'response': '##Connections of S/H_6\\n* **Inputs**:\\n    * Wideband Amplifier: Receives the analog input via the shared bus from the amplifier output.  \\n    * TIMING GEN: Receives the 250 MHz sampling clock signal.\\n* **Outputs**:\\n    * A/D converter (channel 6): Forwards the held analog sample into its A/D input.\\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'I need to investigate the network structure around node S/H_7; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of S/H_7\\n* **Inputs**:\\n    * Wideband Amplifier: single‐ended analog line feeding S/H_7’s input from the output of the wideband amplifier/filter block  \\n    * Timing GEN: digital control line labeled “250 MHz” with an arrow pointing into S/H_7, providing its sampling clock  \\n* **Outputs**:\\n    * A/D: single‐ended analog line with an arrow from S/H_7 to the input of its corresponding A/D converter, carrying the held analog sample  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'I need to investigate the network structure around node S/H_8; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of S/H_8\\n* **Inputs**:\\n    * Wideband Amplifier: analog signal fed from the common splitter, arrow pointing into S/H_8  \\n    * Timing Gen: 250 MHz sampling clock input, arrow pointing into S/H_8  \\n* **Outputs**:\\n    * A/D Converter (channel 7): held‐sample output, arrow pointing away from S/H_8  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node A/D_1?',\n",
       "  'response': '## Connections of A/D_1\\n* **Inputs**:\\n    * S/H (top channel): analog sample data from the first Sample-and-Hold block (arrow pointing into A/D_1)\\n    * TIMING GEN: 250 MHz conversion clock (arrow pointing into A/D_1, labeled “250 MHz”)\\n* **Outputs**:\\n    * RESYNCHRONIZED BUFFER: serialized digital output bitstream (arrow pointing away from A/D_1, labeled “…0001100…”)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node A/D_3.',\n",
       "  'response': '## Connections of A/D_3\\n\\n* **Inputs**:\\n    * S/H  \\n      Describe connection: An unlabeled analog input from the corresponding Sample-and-Hold block feeds into the left side of A/D_3.\\n    * TIMING GEN  \\n      Describe connection: A 250 MHz clock line from the Timing Gen block drives the clock input (bottom) of A/D_3.\\n\\n* **Outputs**:\\n    * RESYNCHRONIZED BUFFER  \\n      Describe connection: A serialized digital data stream (labeled “…0001100…”) exits the right side of A/D_3 and enters the Resynchronized Buffer.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node A/D_4.',\n",
       "  'response': '## Connections of A/D_4\\n* **Inputs**:\\n    * S/H_4: analog sample‐and‐hold output → A/D_4 (arrow into A/D_4; no text label on this line)\\n    * Timing GEN: 250 MHz clock → A/D_4 (arrow into A/D_4; line labeled “250 MHz”)\\n* **Outputs**:\\n    * RESYNCHRONIZED BUFFER: digitized data → buffer (arrow away from A/D_4; line labeled “…0001100…”) \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'What are the connections for node A/D_6?',\n",
       "  'response': '## Connections of A/D_6\\n* **Inputs**:\\n    * S/H_6: analog sample-and-hold output feeding into A/D_6\\n    * TIMING GEN: 250 MHz clock input into A/D_6\\n* **Outputs**:\\n    * RESYNCHRONIZED BUFFER: digital bitstream (“…0001100…”) output from A/D_6 to the buffer\\n* **Bidirectional**: none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'What are the connections for node A/D_7?',\n",
       "  'response': '```markdown\\n##Connections of A/D_7\\n* **Inputs**:\\n    * S/H_7: analog sample input from the bottom S/H block into A/D_7\\n    * TIMING GEN: 250 MHz clock input into A/D_7\\n* **Outputs**:\\n    * RESYNCHRONIZED BUFFER: digital output stream “…0001100…” from A/D_7\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node A/D_8?',\n",
       "  'response': '## Connections of A/D_8\\n* **Inputs**:\\n    * S/H → A/D_8: analog sample input from the corresponding Sample-and-Hold block  \\n    * Timing Gen → A/D_8: 250 MHz clock input  \\n* **Outputs**:\\n    * A/D_8 → Resynchronized Buffer: digitized data stream (labeled “…0001100…”)  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Resynchronized Buffer; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of Resynchronized Buffer\\n* **Inputs**:\\n    * A/D: Eight digital data lines (unlabeled) from each A/D block, arrows pointing into Resynchronized Buffer  \\n* **Outputs**:\\n    * ADC_Out[0]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n    * ADC_Out[1]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n    * ADC_Out[2]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n    * ADC_Out[3]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n    * ADC_Out[4]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n    * ADC_Out[5]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n    * ADC_Out[6]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n    * ADC_Out[7]: Labeled digital output line, arrow pointing away from Resynchronized Buffer  \\n* **Bidirectional**:\\n    (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008408.jpg',\n",
       "  'query': 'Show me all connections for node TCXO 125MHz.',\n",
       "  'response': '##Connections of TCXO 125MHz\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * Timing Gen: Delivers the RefCLK signal to the Timing Gen block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000441.jpg',\n",
       "  'query': 'Show me all connections for node Signal generator.',\n",
       "  'response': '##Connections of Signal generator\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * BPF: Direct unlabeled line (no arrowheads) connecting Signal generator to the band-pass filter.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000441.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node BPF.',\n",
       "  'response': '##Connections of BPF\\n* **Inputs**:\\n    * Signal generator: a single coax line with an arrow pointing into BPF, feeding the generator’s output into the filter.\\n* **Outputs**:\\n    * 1:1 transformer (DUT INPUT side): a single coax line with an arrow pointing away from BPF, carrying the filtered signal into the transformer primary.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000441.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Transformer_4:1.',\n",
       "  'response': '```markdown\\n##Connections of Transformer_4:1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * DUT: Connected on the primary winding to the DUT OUTPUT port (line labeled “OUTPUT”).\\n    * Spectrum analyzer: Connected on the secondary winding to the spectrum analyzer input (no label on the line).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000441.jpg',\n",
       "  'query': 'Show me all connections for node Second T/H.',\n",
       "  'response': '##Connections of Second T/H\\n* **Inputs**:\\n    * First T/H: a single‐ended line from the output of First T/H into Second T/H, arrow pointing toward Second T/H, labeled “F_IN → F_A”\\n    * Clock buffer: two lines from the φ₂ clock buffer into Second T/H, arrow pointing toward Second T/H, labeled “φ₂” and “φ̅₂”\\n* **Outputs**:\\n    * Output buffer: a line from Second T/H to the input of the Output buffer, arrow pointing away from Second T/H (unlabeled)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008826.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node SE-DIFF conversion & buffering.',\n",
       "  'response': '## Connections of SE-DIFF conversion & buffering\\n* **Inputs**:\\n    * Active combiner: Two unlabeled lines from the output of the Active combiner, each entering the + and – inputs of SE-DIFF conversion & buffering through series resistors.\\n* **Outputs**:\\n    * DUT: One unlabeled buffered output line from SE-DIFF conversion & buffering into the DUT’s input.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012322.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Adder_1.',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n    * u(t): Arrow pointing towards Adder_1, connected at the “+” input  \\n    * n(t): Arrow pointing towards Adder_1, connected at the “–” input  \\n* **Outputs**:\\n    * Anti-Aliasing Filter: Arrow pointing away from Adder_1, feeding into the Anti-Aliasing Filter block  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012322.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Anti-Aliasing Filter.',\n",
       "  'response': '```markdown\\n##Connections of Anti-Aliasing Filter\\n* **Inputs**:\\n    * Σ (summing junction): Unlabeled arrow from the output of the summing block into Anti-Aliasing Filter\\n* **Outputs**:\\n    * Proposed Filter: Unlabeled arrow from Anti-Aliasing Filter to Proposed Filter\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012322.jpg',\n",
       "  'query': 'Show me all connections for node Proposed Filter.',\n",
       "  'response': '##Connections of Proposed Filter\\n* **Inputs**:\\n    * Anti-Aliasing Filter: Arrow from Anti-Aliasing Filter into Proposed Filter\\n* **Outputs**:\\n    * y(t): Arrow from Proposed Filter to y(t)\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012322.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Subsystem 1.',\n",
       "  'response': '## Connections of Subsystem 1\\n* **Inputs**:\\n    * u(t): arrow from the u(t) source into the positive input of the summation block inside Subsystem 1  \\n    * n(t): arrow from the n(t) source into the negative input of the summation block inside Subsystem 1  \\n* **Outputs**:\\n    * Proposed Filter: arrow from the output of the Anti-Aliasing Filter inside Subsystem 1 into the Proposed Filter block in Subsystem 2 (no label on the line)  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012322.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Subsystem 2.',\n",
       "  'response': '```markdown\\n##Connections of Subsystem 2\\n* **Inputs**:\\n    * Anti-Aliasing Filter: Arrow pointing into Subsystem 2 from the Anti-Aliasing Filter (no label)\\n* **Outputs**:\\n    * y(t): Arrow pointing away from Subsystem 2 labelled “y(t)”\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014640.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node L?',\n",
       "  'response': '```markdown\\n## Connections of L\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * S0: connects L’s left terminal to switch S₀ (line has no label)  \\n    * S1: connects L’s left terminal to switch S₁ (line has no label)  \\n    * S2: connects L’s right terminal to switch S₂ (line has no label)  \\n    * S3: connects L’s right terminal to switch S₃ (line has no label)  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003693.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node V_bias.',\n",
       "  'response': '```markdown\\n## Connections of V_bias\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * Resistor network: unlabeled connection to the top of the resistor symbol feeding the op-amp’s noninverting input  \\n    * Ground: unlabeled connection to the ground reference symbol beneath V_bias\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003693.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Resistor_1.',\n",
       "  'response': '##Connections of Resistor_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_bias: Direct unmarked connection between the voltage source block labeled “V_bias” and one terminal of Resistor_1.\\n    * Amplifier (+) input: Direct unmarked connection between the non‐inverting (“+”) input of the op-amp block (with C1 to ground) and the other terminal of Resistor_1.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000520.jpg',\n",
       "  'query': 'What are the connections for node DPWM?',\n",
       "  'response': '```markdown\\n## Connections of DPWM\\n* **Inputs**:\\n    * sₓ: Arrow from the sₓ line (branching at the summing junction) into DPWM\\n* **Outputs**:\\n    * Switched Mode Power Converter: Unlabeled arrow from DPWM to the converter\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000520.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Switched Mode Power Converter.',\n",
       "  'response': '## Connections of Switched Mode Power Converter\\n* **Inputs**:\\n    * DPWM: arrow from DPWM into Switched Mode Power Converter (unlabeled line)\\n* **Outputs**:\\n    * ADC: arrow from Switched Mode Power Converter into ADC (unlabeled line)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000520.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node ||s_y||/||s_x||=1 f~, PM.',\n",
       "  'response': '## Connections of ||s_y||/||s_x||=1 f~, PM\\n* **Inputs**:\\n    * ||s_x||: incoming from the sₓ signal line (blue sine‐wave icon) into the left side of the block  \\n    * ||s_y||: incoming from the s_y signal line (blue sine‐wave icon) into the right side of the block  \\n* **Outputs**:\\n    * f~, PM: outgoing from the top of the block to the Injection Generator  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014328.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node z^{-1}.',\n",
       "  'response': '## Connections of z⁻¹\\n* **Inputs**:\\n    * INT1: The line labeled V_INT1 carrying the output of the INT1 block enters the z⁻¹ delay block.\\n* **Outputs**:\\n    * 1/16 Amplifier: The delayed V_INT1 output leaves the z⁻¹ block and feeds into the 1/16 gain block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010422.jpg',\n",
       "  'query': 'Show me all connections for node Band-Pass Filter.',\n",
       "  'response': '##Connections of Band-Pass Filter\\n* **Inputs**:\\n    * In1: A V-mode signal enters the Band-Pass Filter from the input port.\\n* **Outputs**:\\n    * Peak Detector (peak_det): The filtered V-mode signal (channel n) exits the Band-Pass Filter and feeds into the Peak Detector.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010422.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node WTA.',\n",
       "  'response': '##Connections of WTA\\n* **Inputs**:\\n    * VMM: Receives I-mode m from VMM.  \\n* **Outputs**:\\n    * Encoder: Sends V-mode m to Encoder.  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010422.jpg',\n",
       "  'query': 'I need to investigate the network structure around node In1; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of In1\\n* **Inputs**:\\n* **Outputs**:\\n    * C4 Band Pass Filter (bpf_c4): A unidirectional line carries the signal from the output of In1 into the In port of the C4 Band Pass Filter block.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010422.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node C4 Band Pass Filter.',\n",
       "  'response': '##Connections of C4 Band Pass Filter\\n* **Inputs**:\\n    * In1: arrow from the “In1” source block’s output to the “In” port of C4 Band Pass Filter (no additional label on the line)  \\n* **Outputs**:\\n    * Peak Detector: arrow from the “Out” port of C4 Band Pass Filter to the “In” port of the Peak Detector block (line is unlabeled)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010422.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Peak Detector_2; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of Peak Detector_2\\n* **Inputs**:\\n    * Band-Pass Filter: The V-mode line enters Peak Detector_2 from the output of the Band-Pass Filter.\\n* **Outputs**:\\n    * Classifier Block: The V-mode line leaves Peak Detector_2 and goes into the Classifier Block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010422.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Out1?',\n",
       "  'response': '##Connections of Out1\\n* **Inputs**:\\n    * vmm_wta: The ‘Out’ port of the Classifier block (vmm_wta) connects via a signal line (arrow pointing towards Out1) to Out1  \\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008120.jpg',\n",
       "  'query': 'What are the connections for node HOST PC EMBEDDED CONTROL MONITOR?',\n",
       "  'response': '## Connections of HOST PC EMBEDDED CONTROL MONITOR\\n* **Inputs**:\\n    * CPU: A unidirectional line from the CPU block inside EV80C196 points into the HOST PC EMBEDDED CONTROL MONITOR.\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * External Memory: An un-arrowed line directly connects the External Memory block to the HOST PC EMBEDDED CONTROL MONITOR.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000864.jpg',\n",
       "  'query': 'Show me all connections for node ReferenceModulator_1.',\n",
       "  'response': '```markdown\\n## Connections of ReferenceModulator_1\\n* **Inputs**:\\n    * V_REF: Line labeled “V_REF” enters the left side of ReferenceModulator_1.\\n    * V_GP: Line labeled “V_GP” enters the left side of ReferenceModulator_1.\\n    * Q[7:0]: Arrow labeled “Q[7:0]” comes from the Up/Down Counter block into ReferenceModulator_1.\\n* **Outputs**:\\n    * V_REF,G: Arrow labeled “V_REF,G” leaves the right side of ReferenceModulator_1.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000510.jpg',\n",
       "  'query': 'What are the connections for node Capacitor_Series_1?',\n",
       "  'response': '```markdown\\n## Connections of Capacitor_Series_1\\n* **Inputs**:  \\n    *(none – no arrow pointing toward Capacitor_Series_1)*  \\n* **Outputs**:  \\n    *(none – no arrow pointing away from Capacitor_Series_1)*  \\n* **Bidirectional**:  \\n    * AC_LINE: Unlabeled conductor directly connecting the top terminal of Capacitor_Series_1 to the AC LINE.  \\n    * Coupling Inductor / Transformer Primary: Unlabeled conductor from the bottom terminal of Capacitor_Series_1 to the series inductor feeding into the Carrier Current IC.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000510.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Inductor_Coupling_1.',\n",
       "  'response': '```markdown\\n## Connections of Inductor_Coupling_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AC LINE: Undirected electrical connection (no arrowhead) between Inductor_Coupling_1 and the AC LINE bus.  \\n    * Carrier Current IC: Undirected electrical connection (no arrowhead) between Inductor_Coupling_1 and the primary winding input of the Carrier Current IC.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000510.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node KEYBOARD.',\n",
       "  'response': '```markdown\\n## Connections of KEYBOARD\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * MASTER CONTROLLER AT ADDRESS 1: connected via a bidirectional data/control link\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000510.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Capacitor_Series_2.',\n",
       "  'response': '```markdown\\n## Connections of Capacitor_Series_2\\n* **Inputs**:\\n    * _None_\\n* **Outputs**:\\n    * _None_\\n* **Bidirectional**:\\n    * AC LINE: one terminal of Capacitor_Series_2 connects directly to the bottom conductor of the AC LINE bus  \\n    * Coupling transformer primary: the other terminal of Capacitor_Series_2 feeds into the primary winding (the coil) of the coupling transformer that drives the Carrier Current IC (no label on this line)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000510.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Inductor_Series_2.',\n",
       "  'response': '```markdown\\n##Connections of Inductor_Series_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AC LINE: one end of Inductor_Series_2 ties into the AC LINE node (shared with the series capacitor).\\n    * Carrier Current IC: the other end of Inductor_Series_2 feeds the power/input pin of the Carrier Current IC.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000510.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Inductor_Coupling_2?',\n",
       "  'response': '##Connections of Inductor_Coupling_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AC LINE: Unlabeled two-wire connection to the AC mains through the capacitor-inductor network  \\n    * CARRIER CURRENT IC: Unlabeled single-wire connection from the coupling coil to the IC’s input winding',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000510.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node SWITCHED LOAD.',\n",
       "  'response': '```markdown\\n##Connections of SWITCHED LOAD\\n* **Inputs**:\\n    * Slave Controller at Address 2: Unlabeled control line (arrow pointing towards SWITCHED LOAD)\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013446.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node 2πK_VCO/s_1.',\n",
       "  'response': '```markdown\\n## Connections of 2πK_VCO/s_1\\n* **Inputs**:\\n    * VIN(t): Arrow pointing towards 2πK_VCO/s_1 from the VIN(t) source.\\n* **Outputs**:\\n    * Counter: Arrow pointing away from 2πK_VCO/s_1 into the Counter block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013446.jpg',\n",
       "  'query': 'Show me all connections for node 2πK_VCO/s_3.',\n",
       "  'response': '## Connections of 2πK_VCO/s_3\\n* **Inputs**:\\n    * VIN(t): A single arrowed line enters the left side of the 2πK_VCO/s_3 block carrying the analog input voltage.\\n* **Outputs**:\\n    * Counter: A single arrowed line departs the right side of the 2πK_VCO/s_3 block and feeds directly into the Counter block.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011068.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node ±ΔV_2.',\n",
       "  'response': '## Connections of ±ΔV_2\\n* **Inputs**:\\n    * v_IN: arrow pointing towards ±ΔV_2, labeled “CONVERSION”\\n    * ±Control: arrow pointing towards ±ΔV_2, no label\\n* **Outputs**:\\n    * ADC B: arrow pointing away from ±ΔV_2, no label\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011068.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node LUT B.',\n",
       "  'response': '## Connections of LUT B\\n* **Inputs**:\\n    * ADC B: The digital output n_B from ADC B feeds into LUT B.\\n    * Update LUTs: The update signal from the Update LUTs block (unlabeled line) feeds into LUT B.\\n* **Outputs**:\\n    * AVG: The output x_B from LUT B is sent to the AVG block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014832.jpg',\n",
       "  'query': 'Show me all connections for node HIGH BAND FILTER.',\n",
       "  'response': '##Connections of HIGH BAND FILTER\\n* **Inputs**:\\n  * *(none)*\\n* **Outputs**:\\n  * INPUT COMPARATOR: line labeled HIGH GROUP INPUT from HIGH BAND FILTER to INPUT COMPARATOR\\n* **Bidirectional**:\\n  * Telephone Line: line labeled FROM TELEPHONE LINE connecting the Telephone Line to HIGH BAND FILTER',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014832.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node LOW BAND FILTER.',\n",
       "  'response': '##Connections of LOW BAND FILTER\\n* **Inputs**:\\n    * Telephone Line: Unlabeled line from “FROM TELEPHONE LINE” enters LOW BAND FILTER.\\n* **Outputs**:\\n    * Input Comparator: Line labeled “LOW GROUP INPUT” carries LOW BAND FILTER output into the lower Input Comparator.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011445.jpg',\n",
       "  'query': 'Show me all connections for node Probe Feedthrough.',\n",
       "  'response': '```markdown\\n##Connections of Probe Feedthrough\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Power Supply: direct connection via a wire through the feedthrough (no arrowheads)\\n    * Temperature-Controlled Cantilever: direct connection from the feedthrough up into the cantilever assembly inside the vacuum station (no arrowheads)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011445.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Power Supply.',\n",
       "  'response': '## Connections of Power Supply\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Probe Feedthrough: Unlabeled line (no arrowheads) connecting Power Supply to the Probe Feedthrough port.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006265.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Ref.',\n",
       "  'response': '## Connections of Ref\\n* **Inputs**: None  \\n* **Outputs**:  \\n    * Frequency Aid: Unlabeled line with an arrow pointing from Ref into the Frequency Aid block  \\n    * BBPD: Unlabeled line with an arrow pointing from Ref into the BBPD block  \\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000679.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node VTE Circuit.',\n",
       "  'response': '## Connections of VTE Circuit\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * CTAT Current Generator: unlabeled line connecting VTE Circuit to CTAT Current Generator block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000679.jpg',\n",
       "  'query': 'What are the connections for node CTAT Current Generator_1?',\n",
       "  'response': '## Connections of CTAT Current Generator_1\\n* **Inputs**:\\n* **Outputs**:\\n    * R: Line labeled I_CTAT, arrow pointing away from CTAT Current Generator_1 toward the summing node feeding the resistor R (and V_ref).\\n* **Bidirectional**:\\n    * VTE Circuit: Unlabeled line with no arrowheads connecting VTE Circuit and CTAT Current Generator_1.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005875.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Minicircuits ADT16T?',\n",
       "  'response': '##Connections of Minicircuits ADT16T\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Agilent 33250A: unmarked coax line (no arrow, no label)\\n    * DUT: unmarked line to DUT IN+ pin (no arrow, no separate label)\\n    * Ground: direct connection to ground symbol (no arrow, no label)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000904.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Capacitor Array_1; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Capacitor Array_1\\n* **Inputs**:\\n    * Switch Bank: an unlabeled line with an arrow pointing into Capacitor Array_1 from the adjacent Switch Bank  \\n* **Outputs**:\\n    * Comp: an unlabeled line with an arrow pointing away from Capacitor Array_1 toward the comparator (Comp)  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000904.jpg',\n",
       "  'query': 'Show me all connections for node S/Hn.',\n",
       "  'response': '##Connections of S/Hn\\n* **Inputs**:\\n    * Clk S/H: line with arrow pointing towards S/Hn from the Clk S/H block  \\n    * vINn: analog input line with arrow pointing towards S/Hn  \\n* **Outputs**:\\n    * Switch Bank: line with arrow pointing away from S/Hn to the lower (negative) Switch Bank  \\n* **Bidirectional**:\\n    * S/Hp: vertical connection line between S/Hn and S/Hp without arrowheads',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000904.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Capacitor Array_2.',\n",
       "  'response': '## Connections of Capacitor Array_2\\n* **Inputs**:\\n    * Switch Bank: a line with an arrow pointing into Capacitor Array_2 from the downstream Switch Bank (fed by the DACn Driver).  \\n* **Outputs**:\\n    * Comp: a line with an arrow pointing away from Capacitor Array_2 into the comparator labeled “Comp.”  \\n* **Bidirectional**:\\n    * _(none)_',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007086.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node D1.',\n",
       "  'response': '## Connections of D1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Bootstrap winding (external coil): D1’s cathode is tied to the top terminal of the small external coil.\\n    * Cf (filter capacitor): D1’s anode is tied directly to one side of Cf.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007086.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Adder_1?',\n",
       "  'response': '## Connections of Adder_1\\n* **Inputs**:\\n    * SAMPLE & HOLD: line from the SAMPLE & HOLD block with an arrow pointing into Adder_1  \\n    * ON-OFF HOOK DETECTOR: line from the ON-OFF HOOK DETECTOR block with an arrow pointing into Adder_1  \\n* **Outputs**:\\n    * SUPV: line from Adder_1 with an arrow pointing away toward the SUPV bus  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014064.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Park_1?',\n",
       "  'response': '##Connections of Park_1\\n* **Inputs**:\\n    * iPark → Park_1: three lines carrying v̄_a, v̄_b and v̄_c from the iPark block into Park_1  \\n    * Integrator (∫) → Park_1: one line carrying θ⁺ from the Integrator block into Park_1  \\n* **Outputs**:\\n    * Park_1 → PI: one line carrying v̄_q⁺ from Park_1 to the PI block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014064.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node MAF_1.',\n",
       "  'response': '## Connections of MAF_1\\n* **Inputs**:\\n    * Park: Arrow from Park to MAF_1 carrying v_d\\n* **Outputs**:\\n    * iPark: Arrow from MAF_1 to iPark carrying \\\\bar{v}_d\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014064.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node MAF_2?',\n",
       "  'response': '## Connections of MAF_2\\n* **Inputs**:\\n    * Park: MAF_2 receives v_q from the Park block (arrow pointing towards MAF_2)\\n* **Outputs**:\\n    * iPark: MAF_2 sends \\\\bar v_q to the iPark block (arrow pointing away from MAF_2)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014064.jpg',\n",
       "  'query': 'I need to investigate the network structure around node iPark; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of iPark\\n* **Inputs**:\\n    * MAF (d-channel): the output labeled \\\\bar v_d from the upper MAF block feeds into iPark.\\n    * MAF (q-channel): the output labeled \\\\bar v_q from the lower MAF block feeds into iPark.\\n    * θ_f source: the signal labeled θ_f (entire bottom feedback line) feeds into iPark.  \\n* **Outputs**:\\n    * Park: the output labeled \\\\bar v_a from iPark goes into the a-phase input of the subsequent Park block.\\n    * Park: the output labeled \\\\bar v_b from iPark goes into the b-phase input of the subsequent Park block.\\n    * Park: the output labeled \\\\bar v_c from iPark goes into the c-phase input of the subsequent Park block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014064.jpg',\n",
       "  'query': 'I need to investigate the network structure around node PI; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of PI\\n* **Inputs**:\\n    * Park: Arrow into PI labeled \\\\(\\\\bar v_q^+\\\\)\\n* **Outputs**:\\n    * ∫ (Integrator): Arrow out of PI labeled \\\\(\\\\omega^+\\\\)\\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014064.jpg',\n",
       "  'query': 'What are the connections for node Integrator_1?',\n",
       "  'response': '##Connections of Integrator_1\\n* **Inputs**:\\n    * PI: Arrow pointing towards Integrator_1 labeled “ω⁺,” carrying the PI output into the integrator.  \\n* **Outputs**:\\n    * Park: Arrow pointing away from Integrator_1 labeled “θ⁺,” feeding the integrated angle into the Park block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012284.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Resistor Ladder_1; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of Resistor Ladder_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * VRT: The top of the resistor ladder is tied to the VRT reference node.  \\n    * VBB: The bottom of the resistor ladder is tied to the VBB reference node.  \\n    * Analog MUX: One (or more) taps from the ladder feed into the Analog MUX; no arrowheads are shown on this connection.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001749.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Linear Plant (θx)?',\n",
       "  'response': '##Connections of Linear Plant (θx)\\n* **Inputs**:\\n    * Σ (summing junction): the summed torque signal from the summing block enters the Linear Plant (θx)  \\n* **Outputs**:\\n    * kc (gain block): the plant’s output drives the input of the kc gain, which then produces the [mrad] θx signal  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007300.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node V_CM.',\n",
       "  'response': '## Connections of V_CM\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * proposed ADC in Est. mode: connected via an unlabeled line.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007300.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node proposed ADC in Est. mode.',\n",
       "  'response': '## Connections of proposed ADC in Est. mode\\n* **Inputs**:\\n    * Est. pattern generator: line labeled D_EST with arrow pointing towards proposed ADC in Est. mode\\n* **Outputs**:\\n    * weight solver: unlabeled line with arrow pointing away from proposed ADC in Est. mode\\n* **Bidirectional**:\\n    * VCM (voltage‐source block): unlabeled line (no arrowheads) connecting to proposed ADC in Est. mode',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007300.jpg',\n",
       "  'query': 'What are the connections for node weight solvment?',\n",
       "  'response': '```markdown\\n## Connections of weight solvment\\n* **Inputs**:\\n    * proposed ADC in Est. mode: A downward arrow from the “proposed ADC in Est. mode” block feeds into “weight solvment.”\\n    * Est. pattern generator: A rightward arrow from the “Est. pattern generator” block feeds into “weight solvment.”\\n* **Outputs**:\\n    * weight result: A rightward arrow from “weight solvment” goes to the “weight result” label.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014486.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Clarke Trans..',\n",
       "  'response': '## Connections of Clarke Trans.\\n* **Inputs**:\\n* **Outputs**:\\n    * Instantaneous P & Q: vₐᵦ line with arrow pointing from Clarke Trans. to Instantaneous P & Q  \\n    * Instantaneous P & Q: iₐᵦ line with arrow pointing from Clarke Trans. to Instantaneous P & Q  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014486.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Subtractor_1?',\n",
       "  'response': '```markdown\\n## Connections of Subtractor_1\\n* **Inputs**:\\n    * Instantaneous P & Q → Subtractor_1  \\n      • Line labeled “P₁₂” carries P_I2 from the Instantaneous P & Q block into Subtractor_1.  \\n    * Power Ratio → Subtractor_1  \\n      • Unlabeled line carries the scaled P_V signal from the Power Ratio block into Subtractor_1.  \\n* **Outputs**:\\n    * Subtractor_1 → PI  \\n      • Unlabeled line carries the difference output into the downstream PI block.  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014816.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Adder_2; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Adder_2\\n* **Inputs**:\\n    * b2: The output of amplifier block labeled b2 feeds into the top input of Adder_2 (arrow pointing into Adder_2).  \\n    * Second integrator (RST2): The output w of the integrator block with reset input RST2 feeds into the bottom input of Adder_2 (arrow pointing into Adder_2).  \\n* **Outputs**:\\n    * Quantizer block (bracket-shaped): The summed output of Adder_2 goes out (arrow pointing away) to the input of the following bracket-shaped quantizer block (whose output is labeled y).  \\n* **Bidirectional**:\\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012611.jpg',\n",
       "  'query': 'Show me all connections for node DCDL.',\n",
       "  'response': '##Connections of DCDL\\n* **Inputs**:\\n    * PRNG: The line labeled “RANDOM NUMBER” from PRNG’s RNUM output goes into DCDL’s DATA input.\\n    * Control Unit: The line labeled “PULS” from Control Unit goes into DCDL’s IN input.\\n* **Outputs**:\\n    * SAMP: The line labeled “SAMP” leaves DCDL’s OUT output.\\n* **Bidirectional**: None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013997.jpg',\n",
       "  'query': 'I need to investigate the network structure around node L_s; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of L_s\\n* **Inputs**:\\n  * (none)\\n\\n* **Outputs**:\\n  * ABS: The instantaneous primary current i_p through L_s is sensed (|i_p|) and fed into the ABS block.\\n\\n* **Bidirectional**:\\n  * S1\\u2005S2\\u2005S3\\u2005S4 (Switching Bridge): L_s’s left terminal ties to the midpoint of switches S3/S4, forming the series link between the H-bridge output and L_s.\\n  * Transformer (k∶1): L_s’s right terminal goes directly into the primary winding of the k∶1 transformer, carrying the primary current i_p.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013997.jpg',\n",
       "  'query': 'I need to investigate the network structure around node D1; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of D1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Transformer secondary (k:1) winding: connected by a plain wire (no arrowhead, no label)  \\n    * Capacitor Cₚ positive terminal: connected by a plain wire (no arrowhead, no label)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013997.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node PCM Controller.',\n",
       "  'response': '## Connections of PCM Controller\\n* **Inputs**:\\n    * I_ref → PCM Controller  \\n      (The reference‐current signal I_ref enters PCM Controller.)\\n    * ABS → PCM Controller  \\n      (The magnitude of the primary current, |i_p|, output from the ABS block enters PCM Controller.)\\n* **Outputs**:\\n    * PCM Controller → SSOC Modulator  \\n      (The modulation index ψ is sent from PCM Controller to the SSOC Modulator.)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013459.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node dq/abc.',\n",
       "  'response': '## Connections of dq/abc  \\n* **Inputs**:  \\n    * uₐ: phase-a voltage line feeding into the left side of dq/abc  \\n    * u_b: phase-b voltage line feeding into the left side of dq/abc  \\n    * u_c: phase-c voltage line feeding into the left side of dq/abc  \\n    * θ̂₁⁺: estimated angle feedback from the Integrator (∫) block into the bottom of dq/abc  \\n* **Outputs**:  \\n    * u_d: direct-axis component output from dq/abc to the upper MAF block  \\n    * u_q: quadrature-axis component output from dq/abc to the lower MAF block  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013459.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node MAF_1.',\n",
       "  'response': '## Connections of MAF_1\\n* **Inputs**:\\n    * dq/abc block: Line labeled u_d from the dq/abc transformation block into MAF_1.\\n* **Outputs**:\\n    * ū_q/ū_d block: Line labeled ū_d from MAF_1 into the division block labeled ū_q/ū_d.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013459.jpg',\n",
       "  'query': 'What are the connections for node MAF_2?',\n",
       "  'response': '## Connections of MAF_2\\n* **Inputs**:\\n    * dq/abc block → MAF_2: Arrow pointing toward MAF_2 carrying signal u_q  \\n* **Outputs**:\\n    * MAF_2 → ū_q/ū_d block: Arrow pointing away from MAF_2 carrying signal ū_q  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013459.jpg',\n",
       "  'query': 'I need to investigate the network structure around node ūq/ūd; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of ūq/ūd\\n* **Inputs**:\\n    * MAF (u_d path): arrow from the MAF block carrying ū_d into ūq/ūd  \\n    * MAF (u_q path): arrow from the MAF block carrying ū_q into ūq/ūd  \\n* **Outputs**:\\n    * Controller: arrow from ūq/ūd carrying ū_q^* into the Controller block  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013459.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Adder_1?',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n    * Controller: Δω̂_g signal enters Adder_1 (arrow pointing towards Adder_1 from the Controller block).\\n    * ω_ff: ω_ff signal enters Adder_1 (arrow pointing towards Adder_1).\\n* **Outputs**:\\n    * Integrator (∫): ω̂_g signal leaves Adder_1 (arrow pointing away from Adder_1 into the Integrator block).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010199.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node two integrator oscillator.',\n",
       "  'response': '```markdown\\n## Connections of two integrator oscillator\\n* **Inputs**:\\n    * P-I regulator: A feedback line (unlabeled) enters the left side of the two integrator oscillator from the P-I regulator.\\n* **Outputs**:\\n    * Schmitt trigger: A line labeled “cos” leaves the right side of the two integrator oscillator and goes into the Schmitt trigger.\\n    * Hold circuit: A line labeled “sin” leaves the bottom of the two integrator oscillator, runs beneath the upper blocks, and enters the hold circuit.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010199.jpg',\n",
       "  'query': 'Show me all connections for node schmitt trigger.',\n",
       "  'response': '##Connections of schmitt trigger\\n* **Inputs**:\\n    * two integrator oscillator: A line labeled “cos” with an arrowhead pointing into schmitt trigger  \\n* **Outputs**:\\n    * pulse shortener: An unlabeled line with an arrowhead pointing away from schmitt trigger  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010199.jpg',\n",
       "  'query': 'What are the connections for node pulse shortener?',\n",
       "  'response': '```markdown\\n## Connections of pulse shortener\\n* **Inputs**:\\n    * schmitt trigger: Arrow from the schmitt trigger block into pulse shortener, carrying the square-wave output of the schmitt trigger.\\n* **Outputs**:\\n    * hold circuit: Arrow from pulse shortener to the hold circuit, carrying the shortened trigger pulses.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008196.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node L.',\n",
       "  'response': '## Connections of L\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Power stage (Gvd): The output port of the Power stage (Gvd) connects via a plain (unlabeled) line to the left terminal of L.  \\n    * k: The right terminal of L connects via a plain line labeled “v̂out” to the input port of block k.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001979.jpg',\n",
       "  'query': 'Show me all connections for node λ^⊤ x̂.',\n",
       "  'response': '```markdown\\n##Connections of λ^⊤ x̂\\n* **Inputs**:\\n    * x̂: Arrow from the output of the x̂ block into λ^⊤ x̂  \\n* **Outputs**:\\n    * Multiplier (×) block combining with e_y: Arrow from λ^⊤ x̂ into the multiplier block (no label)  \\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001979.jpg',\n",
       "  'query': 'What are the connections for node 1/max(||x̂_1||^2,ε)?',\n",
       "  'response': '##Connections of 1/max(||x̂₁||²,ε)\\n* **Inputs**:\\n    * x̂ → 1/max(||x̂₁||²,ε): the state estimate x̂ line enters the left side of the 1/max block.\\n* **Outputs**:\\n    * 1/max(||x̂₁||²,ε) → lower × (multiplier): an unlabeled line leaves the right side of the 1/max block and feeds the bottom multiplication block (which also takes the output of Γ).  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007309.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Slice 0.',\n",
       "  'response': '```markdown\\n##Connections of Slice 0\\n* **Inputs**:\\n    * Clock generation: “START” line feeding the Start input of Slice 0.\\n    * Clock generation: “CLK” line feeding the clock input of Slice 0.\\n    * VIN (differential): “VIN” line feeding the analog input of Slice 0.\\n    * VREF: “VREF” line feeding the reference input of Slice 0.\\n* **Outputs**:\\n    * Slice 1: “Next” line carrying the Next signal from Slice 0 to the Start input of Slice 1.\\n    * y[0] (5-bit bus): 5-bit output bus carrying y[0] from Slice 0.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007309.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Slice 1.',\n",
       "  'response': '```markdown\\n##Connections of Slice 1\\n* **Inputs**:\\n    * CLK: Arrow from the Clock generation block labeled “CLK” enters the left side of Slice 1.\\n    * VIN (differential): Pair of wires labeled “VIN (differential)” enter the left side of Slice 1.\\n    * VREF: Wire labeled “VREF” enters the left side of Slice 1.\\n    * Start: Arrow from the Next port of Slice 0 feeds into the Start port of Slice 1.\\n* **Outputs**:\\n    * Next: Arrow from the Next port of Slice 1 goes downward to the Start port of the following slice.\\n    * y[1]: Five-bit digital output arrow labeled “5” and “y[1]” leaves the right side of Slice 1.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000351.jpg',\n",
       "  'query': 'Show me all connections for node Delay 5ms.',\n",
       "  'response': '##Connections of Delay 5ms\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * C (ReIm/dq): line labeled i₁β carrying the delayed i₁ signal into the second input port of block C  \\n* **Bidirectional**:\\n    * Node i₁: unlabeled connection between the i₁ bus/node and the input of Delay 5 ms',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000351.jpg',\n",
       "  'query': 'I need to investigate the network structure around node LPF_1; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of LPF_1\\n* **Inputs**:\\n    * C: The block C sends the signal labeled i_d into LPF_1.\\n* **Outputs**:\\n    * C⁻¹: LPF_1 sends the filtered signal labeled i_d1 into the C⁻¹ block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000351.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node LPF_2.',\n",
       "  'response': '##Connections of LPF_2\\n* **Inputs**:\\n    * C: A line with an arrow pointing towards LPF_2 labeled i_q connects from the output of block C (ReIm/dq).\\n* **Outputs**:\\n    * C⁻¹: A line with an arrow pointing away from LPF_2 labeled i_q1 connects to the input of block C⁻¹ (dq/ReIm).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000351.jpg',\n",
       "  'query': 'Show me all connections for node Limiter.',\n",
       "  'response': '## Connections of Limiter\\n* **Inputs**:\\n    * P Controller (P): A line labeled vʼ_comp with an arrow pointing into Limiter from the P block.\\n* **Outputs**:\\n    * SPWM: A line labeled v_comp with an arrow pointing away from Limiter to the SPWM block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004106.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node S/H.',\n",
       "  'response': '##Connections of S/H\\n* **Inputs**:\\n    * Vin: Arrow from Vin into the left side of S/H  \\n    * Clock: Arrow from the Clock label pointing into S/H  \\n* **Outputs**:\\n    * Summing Junction: Unlabeled arrow from S/H output into the “+\\u2009/–” adder block  \\n* **Bidirectional**:\\n    * Delay: Unlabeled line with arrows at both ends between S/H and Delay',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004106.jpg',\n",
       "  'query': 'Show me all connections for node Adder_1.',\n",
       "  'response': '## Connections of Adder_1\\n* **Inputs**:\\n    * S/H: The output of the S/H block connects (arrow pointing towards Adder_1) to the “+” input of Adder_1.  \\n    * DAC: The output of the DAC block connects (arrow pointing towards Adder_1) to the “−” input of Adder_1.  \\n* **Outputs**:\\n    * G1: The output of Adder_1 (arrow pointing away from Adder_1) feeds into the input of the G1 amplifier block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012128.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node V_dc.',\n",
       "  'response': '## Connections of V_dc\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Proposed Inverter: Two-wire (positive and negative) connection between V_dc terminals and the DC input of the Proposed Inverter.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009756.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node VTC.',\n",
       "  'response': '##Connections of VTC\\n* **Inputs**:\\n    * Clk: Arrow from the clock source into the top of VTC\\n    * V_ref: Reference‐voltage line entering the left side of VTC\\n    * V_fb: Feedback‐voltage line (from the power‐stage output) entering the lower–left of VTC\\n* **Outputs**:\\n    * TDC: Digital timing output arrow from the right side of VTC into the TDC block\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009756.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node PWAM Logic_1.',\n",
       "  'response': '##Connections of PWAM Logic_1\\n* **Inputs**:\\n    * TDC → PWAM Logic_1: “Polarity” (1 bit) signal from TDC into PWAM Logic_1  \\n    * TDC → PWAM Logic_1: 10-bit time‐count bus from TDC into PWAM Logic_1  \\n    * DLL & Timing & Counters → PWAM Logic_1: unlabelled timing/counter reference (grey arrow) into PWAM Logic_1  \\n* **Outputs**:\\n    * PWAM Logic_1 → CP_1[0:31]: “PA” signal to CP_1  \\n    * PWAM Logic_1 → CP_1[0:31]: “PW” signal to CP_1  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009756.jpg',\n",
       "  'query': 'I need to investigate the network structure around node K_adc; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of K_adc\\n* **Inputs**:\\n    * Summing junction (V_ref + / feedback –): Arrow into K_adc, unlabeled line  \\n* **Outputs**:\\n    * I_cp * Z1: Arrow from K_adc to the “I_cp * Z1” block, unlabeled line  \\n    * I_cp * Z2: Arrow from K_adc to the “I_cp * Z2” block, unlabeled line  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013332.jpg',\n",
       "  'query': 'What are the connections for node dq/αβ_1?',\n",
       "  'response': '##Connections of dq/αβ_1\\n* **Inputs**:\\n    * G_i(s): An arrow labeled u_c^dq from G_i(s) into dq/αβ_1  \\n    * Syn.: An arrow labeled θ from Syn. into dq/αβ_1  \\n* **Outputs**:\\n    * G_d(s): An arrow labeled u_αβ from dq/αβ_1 into G_d(s)  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013332.jpg',\n",
       "  'query': 'Show me all connections for node dq/αβ_2.',\n",
       "  'response': '##Connections of dq/αβ_2\\n* **Inputs**:\\n    * Gi(s): The arrowed line labeled uᶜ_dq connects the output of Gi(s) into dq/αβ_2.\\n    * dq/αβ (inverse, lower left): The arrowed line labeled θ connects the output of the inverse dq/αβ block into dq/αβ_2.\\n* **Outputs**:\\n    * G_d(s): The arrowed line labeled u_αβ carries the output of dq/αβ_2 into G_d(s).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012070.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Design magnetic core of open-loop current transducer.',\n",
       "  'response': '```markdown\\n## Connections of Design magnetic core of open-loop current transducer\\n* **Inputs**:\\n    * None\\n* **Outputs**:\\n    * FEM simulation for flux density: single arrow from Design magnetic core of open-loop current transducer to FEM simulation for flux density\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012070.jpg',\n",
       "  'query': 'I need to investigate the network structure around node FEM simulation for flux density; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of FEM simulation for flux density\\n* **Inputs**:\\n    * Design magnetic core of open-loop current transducer: Connected via a unidirectional arrow pointing into the FEM simulation for flux density block.\\n* **Outputs**:\\n    * Calculate kₑ: Connected via a unidirectional arrow pointing away from the FEM simulation for flux density block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012070.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Calculate ke.',\n",
       "  'response': '##Connections of Calculate ke\\n* **Inputs**:\\n    * FEM simulation for flux density: A unidirectional arrow leads from the output of the “FEM simulation for flux density” block into “Calculate ke.”\\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012070.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node V_dc.',\n",
       "  'response': '```markdown\\n##Connections of V_dc\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * (none)\\n* **Bidirectional**:\\n    * Inverter: connected via the DC-link bus (unlabeled line) from V_dc to the Inverter block.\\n    * SVPWM: connected via the DC-link bus (unlabeled line) from V_dc to the SVPWM block.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012070.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Resolver (Encoder)?',\n",
       "  'response': '## Connections of Resolver (Encoder)\\n\\n* **Inputs**:\\n    * PMSM: Unlabeled arrow from PMSM into Resolver (Encoder)  \\n* **Outputs**:\\n    * Proposed Method in (11): Arrow labeled “θ̂ₑ” from Resolver (Encoder) to Proposed Method in (11)  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000328.jpg',\n",
       "  'query': 'Show me all connections for node N-stages Charge Pump_1.',\n",
       "  'response': '```markdown\\n## Connections of N-stages Charge Pump_1\\n* **Inputs**:\\n    * V_IN: Line labelled “V_IN” with an arrow pointing into the left side of N-stages Charge Pump_1  \\n    * Aux. circuitry: Arrow from the “Aux. circuitry” block pointing into the bottom of N-stages Charge Pump_1  \\n* **Outputs**:\\n    * V_OUT: Line leaving the right side of N-stages Charge Pump_1 labelled “V_OUT” with an arrow pointing away toward the Voltage divider block  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_000328.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node N-stages Charge Pump_2.',\n",
       "  'response': '```markdown\\n##Connections of N-stages Charge Pump_2\\n* **Inputs**:\\n    * V_IN: Arrow pointing towards the left side of N-stages Charge Pump_2 from the V_IN source block.\\n    * Aux. circuitry: Arrow pointing towards the bottom of N-stages Charge Pump_2 from the Aux. circuitry block.\\n* **Outputs**:\\n    * Voltage divider: Arrow pointing away from the right side of N-stages Charge Pump_2 into the Voltage divider block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006183.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DDG.',\n",
       "  'response': '## Connections of DDG\\n* **Inputs**:\\n    * Pulse source (square-wave symbol): an unlabeled line delivering the pulse into DDG  \\n* **Outputs**:\\n    * TDC Array: “STOP” line carrying the STOP signal from DDG to TDC Array  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006183.jpg',\n",
       "  'query': 'What are the connections for node TDC Array?',\n",
       "  'response': '## Connections of TDC Array\\n* **Inputs**:\\n    * Pulse Generator: line labeled START with an arrow pointing into TDC Array from the square-wave (pulse) symbol  \\n    * DDG: line labeled STOP with an arrow pointing into TDC Array from the DDG block  \\n* **Outputs**:\\n    * Matlab: arrow pointing away from TDC Array to the Matlab block (no label)  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006183.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Matlab.',\n",
       "  'response': '## Connections of Matlab\\n* **Inputs**:\\n    * TDC Array: arrow pointing towards Matlab carrying TDC codes  \\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006538.jpg',\n",
       "  'query': 'What are the connections for node Latch and Switch driver?',\n",
       "  'response': '## Connections of Latch and Switch driver\\n* **Inputs**:\\n    * RDQS generator: Four timing lines (Out1, Out3, Out2, Out4) feed into the Latch and Switch driver.\\n    * 3G amplifier: A 3 GHz clock line enters the Latch and Switch driver.\\n* **Outputs**:\\n    * DAC core: Four switch control lines (SW1, SW1N, SW2, SW2N) are driven out to the DAC core.\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006538.jpg',\n",
       "  'query': 'I need to investigate the network structure around node 2.5V_supply; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of 2.5V_supply\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * DAC core: Two un-labeled lines (top and bottom terminals) connecting the 2.5V_supply block to the DAC core block\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012679.jpg',\n",
       "  'query': 'What are the connections for node abc/αβ?',\n",
       "  'response': '##Connections of abc/αβ\\n* **Inputs**:\\n    * s_abc(t): Arrow pointing towards abc/αβ carrying the three‐phase signal s_abc(t) into the block.\\n* **Outputs**:\\n    * s_αβ(t): Arrow pointing away from abc/αβ carrying the two‐axis signal s_αβ(t) to the αβ/dq block.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001150.jpg',\n",
       "  'query': 'What are the connections for node VCO?',\n",
       "  'response': '##Connections of VCO\\n* **Inputs**:\\n    * x(t): A continuous‐time input waveform entering the VCO block from the left, labeled x(t).\\n* **Outputs**:\\n    * w(t): A pulse‐train signal leaving the VCO block to the edge detector, labeled w(t).\\n* **Bidirectional**:\\n    * 无',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001150.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Pulse shaping filter; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Pulse shaping filter\\n* **Inputs**:\\n    * PFM: The pulse-train output d(t) from the PFM block enters the Pulse shaping filter; the connecting line is labeled d(t) with the filter’s impulse response h(t) noted above it.  \\n* **Outputs**:\\n    * Sampling block: The shaped waveform p(t) leaves the Pulse shaping filter toward the unlabeled sampling block; the line is labeled p(t), and the block is driven by the sampling frequency fₛ.  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011294.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Gain_1.',\n",
       "  'response': '##Connections of Gain_1\\n* **Inputs**:\\n    * First summing junction in CCL (the circle with +/– subtracting I^Δ_z): arrow from its output into Gain_1’s input  \\n* **Outputs**:\\n    * Second summing junction in CCL (the circle with +/– receiving P*/3E): arrow from Gain_1’s output into its ‘+’ input  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011294.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node 1/(sC).',\n",
       "  'response': '## Connections of 1/(sC)\\n* **Inputs**:\\n    * E/ Vᵢᶜˡᵉᵍ: arrow pointing into 1/(sC); no label on the connecting line\\n* **Outputs**:\\n    * Voltage sensor (gain 1): arrow pointing away from 1/(sC); line labeled “\\\\bar Vᵢᶜˡᵉᵍ”\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011294.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Voltage sensor?',\n",
       "  'response': '## Connections of Voltage sensor\\n* **Inputs**:\\n    * 1/sC: The output line labeled “V̄ᵢ_cleg” from the 1/sC block enters the Voltage sensor (arrow pointing towards Voltage sensor).\\n* **Outputs**:\\n    * Summing junction (before Compensator): The Voltage sensor’s output line (unlabeled) leaves the sensor and enters the summing junction that compares against V*ₐ (arrow pointing away from Voltage sensor).\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007721.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node 3.3V Reg?',\n",
       "  'response': '## Connections of 3.3V Reg\\n* **Inputs**:\\n    * 5V: Unregulated 5V rail feeding into the 3.3V Reg block.\\n* **Outputs**:\\n    *(none)*\\n* **Bidirectional**:\\n    * IC: Two-way power line labeled V_dig between 3.3V Reg and the IC.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007721.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node 2.5V Reg.',\n",
       "  'response': '```markdown\\n##Connections of 2.5V Reg\\n* **Inputs**:\\n    * 5V: Supply rail entering the 2.5 V regulator.\\n* **Outputs**:\\n    * IC: Vdd rail (labelled “Vdd”) leaving the regulator to power the IC block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007721.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Prog. I -> V Ramp ADC.',\n",
       "  'response': '```markdown\\n## Connections of Prog. I -> V Ramp ADC\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Memory Mapped Registers: 14 bit digital bus from the register bank into the Prog. I→V Ramp ADC  \\n    * FPAA Fabric Array: analog node line (through a programmable switch) connecting the FPAA fabric to the Prog. I→V Ramp ADC  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012466.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Clk_ext (Optional).',\n",
       "  'response': '## Connections of Clk_ext (Optional)\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Divider (x64): Connected via a plain line labeled “Clk”',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001882.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Adder_1.',\n",
       "  'response': '```markdown\\n## Connections of Adder_1\\n* **Inputs**:\\n    * v_i: Arrow pointing towards Adder_1, label “v_i”, from the v_i source into the top (+) input of Adder_1.\\n    * r_e: Arrow pointing towards Adder_1, from the output of the r_e block into the bottom (–) input of Adder_1 (no explicit label on this line).\\n* **Outputs**:\\n    * SOGI (upper): Arrow pointing away from Adder_1, label “v_i1”, from the output of Adder_1 into the input of the upper SOGI block.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001882.jpg',\n",
       "  'query': 'Show me all connections for node SOGI_2.',\n",
       "  'response': '## Connections of SOGI_2\\n* **Inputs**:\\n    * i_L source: Line labeled “i_L” enters the left side of SOGI_2.  \\n    * ω_gest source: Line labeled “ω_gest” enters the bottom of SOGI_2.  \\n* **Outputs**:\\n    * i¹_Lα: Line labeled “i¹_Lα” exits the right side of SOGI_2.  \\n    * i¹_Lβ: Line labeled “i¹_Lβ” exits the right side of SOGI_2.  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014416.jpg',\n",
       "  'query': 'What are the connections for node Adder_2?',\n",
       "  'response': '##Connections of Adder_2\\n* **Inputs**:\\n    * Integrator 1: Unlabeled arrow from the output of Integrator 1 into the “+” input of Adder_2  \\n    * k₂: Arrow from the output of the gain block k₂ into the “–” input of Adder_2  \\n* **Outputs**:\\n    * Integrator 2: Unlabeled arrow from the output of Adder_2 to the input of Integrator 2  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014416.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node RTD Quantizer.',\n",
       "  'response': '##Connections of RTD Quantizer\\n* **Inputs**:\\n    * Integrator 2: Unlabeled line from Integrator 2, arrow pointing into RTD Quantizer  \\n* **Outputs**:\\n    * Output: Arrow from RTD Quantizer to the “Output” label  \\n    * DAC: Branch from RTD Quantizer output to the DAC block, unlabeled line  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011161.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node LF.',\n",
       "  'response': '```markdown\\n##Connections of LF\\n* **Inputs**:\\n    * VIC: direct (unlabeled) line from VIC into LF\\n* **Outputs**:\\n    * VCO: line labeled “VCTRL” from LF to VCO\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011161.jpg',\n",
       "  'query': 'I need to investigate the network structure around node PFD; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of PFD\\n* **Inputs**:\\n    * F_REF: Line labeled “F_REF” with arrow pointing into PFD from the F_REF source.\\n    * Divider: Line labeled “F_DIV” with arrow pointing into PFD from the Divider block.\\n* **Outputs**:\\n    * DZ: Unlabeled line with arrow pointing away from PFD to the DZ block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011161.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node DZ.',\n",
       "  'response': '##Connections of DZ\\n* **Inputs**:\\n    * PFD: Line from PFD output into DZ (no label)\\n* **Outputs**:\\n    * CP: Line from DZ output into CP (no label)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011967.jpg',\n",
       "  'query': 'Show me all connections for node DTC Gain Calibration.',\n",
       "  'response': '## Connections of DTC Gain Calibration\\n* **Inputs**:  \\n  *(none)*  \\n* **Outputs**:  \\n  * 8bit Truncated CS-DTC: Unlabeled line from DTC Gain Calibration into 8bit Truncated CS-DTC  \\n* **Bidirectional**:  \\n  *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015239.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Digital PWM Modulator.',\n",
       "  'response': '## Connections of Digital PWM Modulator\\n* **Inputs**:\\n    * Digital input: 22-bit line from the “Digital input” block into the Digital PWM Modulator  \\n* **Outputs**:\\n    * Switching Driver: 1-bit line from the Digital PWM Modulator into the Switching Driver block  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013360.jpg',\n",
       "  'query': 'I need to investigate the network structure around node CRYSTAL; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of CRYSTAL\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * OSCILLATOR + BUFFER: direct connection line with no arrowhead or label\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013360.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node FREQUENCY DIVIDER.',\n",
       "  'response': '```markdown\\n## Connections of FREQUENCY DIVIDER\\n* **Inputs**:\\n    * OSCILLATOR + BUFFER: Unlabeled signal line with an arrow pointing towards FREQUENCY DIVIDER.\\n* **Outputs**:\\n    * MOTOR DRIVER: Unlabeled signal line with an arrow pointing away from FREQUENCY DIVIDER.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013360.jpg',\n",
       "  'query': 'Show me all connections for node MOTOR DRIVER.',\n",
       "  'response': '## Connections of MOTOR DRIVER\\n* **Inputs**:\\n    * FREQUENCY DIVIDER: Connected by a single line with an arrowhead pointing into MOTOR DRIVER, carrying the divided‐frequency signal from FREQUENCY DIVIDER.\\n* **Outputs**:\\n    * STEPPING MOTOR + MECHANICAL DISPLAY: Connected by a single line with an arrowhead pointing away from MOTOR DRIVER, driving the STEPPING MOTOR + MECHANICAL DISPLAY.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013360.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node STEPPING MOTOR + MECHANICAL DISPLAY.',\n",
       "  'response': '```markdown\\n## Connections of STEPPING MOTOR + MECHANICAL DISPLAY\\n* **Inputs**:\\n    * MOTOR DRIVER: Arrow from MOTOR DRIVER into STEPPING MOTOR + MECHANICAL DISPLAY (no label)\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006985.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Load.',\n",
       "  'response': '```markdown\\n##Connections of Load\\n* **Inputs**:\\n    * us: Connected via smoothing inductor Lₛₘₒₒₜₕ; the branch current i₁ (arrow pointing into Load) flows from the common AC bus (which ties to the voltage source us on the left and the filter/converter branch on the right) up into the Load.\\n* **Outputs**:\\n    *(none)*\\n* **Bidirectional**:\\n    *(none)*\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_006985.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node L_dc.',\n",
       "  'response': '```markdown\\n##Connections of L_dc\\n* **Inputs**:\\n    * Converter: The inductor L_dc receives the DC current i_dc from the converter block (arrow pointing toward L_dc).\\n* **Outputs**:\\n* **Bidirectional**:\\n    * DC link current controller: The bottom node of L_dc connects to the summing block in the DC link current controller via the i_dc line (no arrowheads).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015008.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Power Splitter.',\n",
       "  'response': '##Connections of Power Splitter\\n* **Inputs**:\\n    * RF input: Arrow pointing towards Power Splitter carrying the RF input signal.\\n* **Outputs**:\\n    * Linearizer: Arrow pointing away from Power Splitter towards Linearizer labeled Sₙ.\\n    * Time Delay/Power Alignment: Arrow pointing away from Power Splitter towards Time Delay/Power Alignment labeled Sᵢ.\\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015008.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Time Delay/Power Alignment.',\n",
       "  'response': '```markdown\\n## Connections of Time Delay/Power Alignment\\n* **Inputs**:\\n    * Power Splitter: Line labelled “S₁” carrying the split RF signal from Power Splitter into Time Delay/Power Alignment.\\n* **Outputs**:\\n    * Substractor: Line labelled “Sₒ” carrying the adjusted signal from Time Delay/Power Alignment into the Substractor.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007585.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node αβ_abc.',\n",
       "  'response': '##Connections of αβ_abc\\n* **Inputs**:\\n    * v_a: phase-a voltage signal v_a feeding into αβ_abc  \\n    * v_b: phase-b voltage signal v_b feeding into αβ_abc  \\n    * v_c: phase-c voltage signal v_c feeding into αβ_abc  \\n* **Outputs**:\\n    * v_α: transformed α-axis voltage output from αβ_abc to the upper GDSC₂,₄,₈,₁₆,₃₂ block and the lower GDSC₂,₄,₈,₁₆,₃₂ block  \\n    * v_β: transformed β-axis voltage output from αβ_abc to the upper GDSC₂,₄,₈,₁₆,₃₂ block and the lower GDSC₂,₄,₈,₁₆,₃₂ block  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007585.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node GDSC2,4,8,16,32_1.',\n",
       "  'response': '## Connections of GDSC2,4,8,16,32_1\\n* **Inputs**:\\n    * αβ/abc converter → GDSC2,4,8,16,32_1: vₐ line (arrow pointing into GDSC)\\n    * αβ/abc converter → GDSC2,4,8,16,32_1: vᵦ line (arrow pointing into GDSC)\\n* **Outputs**:\\n    * GDSC2,4,8,16,32_1 → Conventional SRF-PLL: v̂⁺ₐ,₁ line (arrow pointing away from GDSC)\\n    * GDSC2,4,8,16,32_1 → Conventional SRF-PLL: v̂⁺ᵦ,₁ line (arrow pointing away from GDSC)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_007585.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node GDSC2,4,8,16,32_2.',\n",
       "  'response': '## Connections of GDSC2,4,8,16,32_2\\n* **Inputs**:\\n    * αβ/abc transform block: Line labeled vₐ carries v_α into GDSC2,4,8,16,32_2  \\n    * αβ/abc transform block: Line labeled v_b carries v_β into GDSC2,4,8,16,32_2  \\n* **Outputs**:\\n    * Conventional SRF-PLL: Line labeled v̂⁺_{α,1} leaves GDSC2,4,8,16,32_2 toward the SRF-PLL block  \\n    * Conventional SRF-PLL: Line labeled v̂⁺_{β,1} leaves GDSC2,4,8,16,32_2 toward the SRF-PLL block  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011145.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Coarse compar..',\n",
       "  'response': '```markdown\\n##Connections of Coarse compar.\\n* **Inputs**:\\n    * Coarse preprocessing: A single arrowed line from the output of the Coarse preprocessing block enters Coarse compar., carrying the pre-treated analog sample for coarse comparison.\\n* **Outputs**:\\n    * Coarse Encod.: A single arrowed line leaves Coarse compar. and goes into the Coarse Encod. block, conveying the comparator’s coarse decision signals (MSB).\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009895.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Dual Nand Delay Line?',\n",
       "  'response': '##Connections of Dual Nand Delay Line\\n* **Inputs**:\\n    * MUX: Unlabeled single line from MUX output into the left side of Dual Nand Delay Line\\n    * Shift Register: Unlabeled single line from Shift Register output into the bottom side of Dual Nand Delay Line\\n* **Outputs**:\\n    * Phase Mixer: Two parallel unlabeled lines from the right side of Dual Nand Delay Line into the Phase Mixer\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011963.jpg',\n",
       "  'query': 'What are the connections for node Ring Oscillator?',\n",
       "  'response': '```markdown\\n##Connections of Ring Oscillator\\n* **Inputs**:\\n    * Logic Control: Line with an arrow pointing towards Ring Oscillator.\\n* **Outputs**:\\n    * Nonoverlapping Clock Generator: Line with an arrow pointing away from Ring Oscillator.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011963.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Nonoverlapping Clock Generator.',\n",
       "  'response': '##Connections of Nonoverlapping Clock Generator\\n* **Inputs**:\\n    * Ring Oscillator: A single arrowed line from Ring Oscillator into the Nonoverlapping Clock Generator, carrying the raw oscillation signal.  \\n* **Outputs**:\\n    * Charge Pump (CK): An arrowed line labeled “CK” leaving the Nonoverlapping Clock Generator and entering the Charge Pump.  \\n    * Charge Pump (CKN): An arrowed line labeled “CKN” leaving the Nonoverlapping Clock Generator and entering the Charge Pump.  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011963.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Logic Control.',\n",
       "  'response': '```markdown\\n## Connections of Logic Control\\n* **Inputs**:\\n    * Comparator: output of Comparator feeds into Logic Control.\\n* **Outputs**:\\n    * Ring Oscillator: control signal from Logic Control to Ring Oscillator.\\n* **Bidirectional**:\\n    * \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011376.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node R1V_1.',\n",
       "  'response': '## Connections of R1V_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AMP_d (first stage): one end of R1V_1 ties to the output node of the left‐hand AMP_d inside the Oscillator.\\n    * AMP_d (second stage): the other end of R1V_1 ties to the input node of the right‐hand AMP_d inside the Oscillator.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011376.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node R1V_2.',\n",
       "  'response': '##Connections of R1V_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * AMP_d (first amplifier): connected to the output node of the first AMP_d inside the Oscillator block  \\n    * AMP_d (second amplifier): connected to the non‐inverting (+) input of the second AMP_d inside the Oscillator block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001618.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node MUX.',\n",
       "  'response': '##Connections of MUX\\n* **Inputs**:\\n    * Sensor_1: arrow pointing into MUX\\n    * Sensor_2: arrow pointing into MUX\\n    * …: arrow pointing into MUX\\n    * Sensor_n: arrow pointing into MUX\\n    * SEL: arrow pointing into MUX (control select)\\n* **Outputs**:\\n    * VIN: arrow pointing away from MUX toward ADC\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010871.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Resistor_Rs?',\n",
       "  'response': '```markdown\\n## Connections of Resistor_Rs\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * vs: The line from the AC voltage source (vs) connects to the left terminal of Resistor_Rs with no arrowhead.\\n    * Ls: The line from the right terminal of Resistor_Rs connects to the inductor Ls with no arrowhead.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010871.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Inductor_Ldc.',\n",
       "  'response': '```markdown\\n## Connections of Inductor_Ldc\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * CSR: Connected via a simple line (no arrowhead) to the left terminal of Inductor_Ldc from the CSR block.  \\n    * Load: Connected via a simple line (no arrowhead) from the right terminal of Inductor_Ldc to the Load block.  \\n    * LPF: Connected via a simple line (no arrowhead) tapping the same right-terminal node of Inductor_Ldc into the LPF block.  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010871.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Load.',\n",
       "  'response': '```markdown\\n## Connections of Load\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * CSR: The line labeled L_dc connects CSR to Load with no arrowheads.\\n    * LPF: The line from Load down to the LPF block has no arrowheads.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010871.jpg',\n",
       "  'query': 'Show me all connections for node Summer_3.',\n",
       "  'response': '```markdown\\n## Connections of Summer_3\\n* **Inputs**:\\n    * PI: the ΔI_dc signal (output of the PI block, after switch S_f) enters Summer_3.\\n    * Eq.\\u2009(18): the α,P_F* signal (output of Eq.\\u2009(18)) enters Summer_3.\\n* **Outputs**:\\n    * SHE-PWM Modulator: the β₀–β₃ signals from Summer_3 feed into the SHE-PWM Modulator.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010871.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Summer_2.',\n",
       "  'response': '##Connections of Summer_2\\n* **Inputs**:\\n    * PI: The line labeled S_f with an arrow pointing towards Summer_2  \\n    * Eq. (18): The line labeled α_PF* with an arrow pointing towards Summer_2  \\n* **Outputs**:\\n    * SHE-PWM Modulator: The line labeled β₀ – β₃ with an arrow pointing away from Summer_2  \\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009398.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Space Vector PWM.',\n",
       "  'response': '## Connections of Space Vector PWM\\n* **Inputs**:\\n    * Current Regulator (Vᵍᵉˢ*_q): line carrying the Vˢ*_q reference from the Current Regulator into Space Vector PWM  \\n    * Current Regulator (Vᵍᵉˢ*_d): line carrying the Vˢ*_d reference from the Current Regulator into Space Vector PWM  \\n* **Outputs**:\\n    * System (Vˢ_q): line carrying the modulated Vˢ_q voltage from Space Vector PWM to the System  \\n    * System (Vˢ_d): line carrying the modulated Vˢ_d voltage from Space Vector PWM to the System  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009398.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node System.',\n",
       "  'response': '##Connections of System\\n* **Inputs**:\\n    * Space Vector PWM: Two lines carrying Vs_q^s and Vs_d^s from Space Vector PWM into System  \\n* **Outputs**:\\n    * Current Regulator: Three lines carrying i_a, i_b, i_c from System into Current Regulator  \\n    * Voltage Regulator: One line carrying V_dc from System back into the summing junction at the input of the Voltage Regulator  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011973.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node S.C. Integrator?',\n",
       "  'response': '##Connections of S.C. Integrator\\n* **Inputs**:\\n    * +VREF: arrow pointing into S.C. Integrator from +VREF\\n    * -VREF: arrow pointing into S.C. Integrator from -VREF\\n* **Outputs**:\\n    * Sample and Hold Reference Bank: unlabeled arrow from S.C. Integrator output into the Sample and Hold Reference Bank\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011973.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Encoder.',\n",
       "  'response': '## Connections of Encoder\\n* **Inputs**:\\n    * Comparator Array: 65 comparator outputs labeled Comp(64) … Comp(1), Comp(0) with arrows pointing into Encoder  \\n* **Outputs**:\\n    * MSB Latches: 6-bit bus labeled “6” with arrow pointing away from Encoder, feeding MSB Latches (outputs D6–D11)  \\n    * LSB Latches: 6-bit bus labeled “6” with arrow pointing away from Encoder, feeding LSB Latches (outputs D0–D5)  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011973.jpg',\n",
       "  'query': 'Show me all connections for node MSB Latches.',\n",
       "  'response': '## Connections of MSB Latches\\n* **Inputs**:\\n    * Encoder: 6-bit bus from Encoder into MSB Latches (labeled “6”)\\n* **Outputs**:\\n    * D6–D11: 6-bit bus from MSB Latches outwards (labeled “6”)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011973.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node LSB Latches.',\n",
       "  'response': '```markdown\\n##Connections of LSB Latches\\n* **Inputs**:\\n    * Encoder: 6-bit bus from the Encoder block into LSB Latches\\n* **Outputs**:\\n    * D0–D5: 6-bit bus from LSB Latches out to the D0–D5 pins\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010047.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node VCO_REF.',\n",
       "  'response': '## Connections of VCO_REF\\n* **Inputs**:\\n    * V_REF: Line labelled “V_REF” enters VCO_REF from the left.\\n* **Outputs**:\\n    * Counter: Line labelled “CK_REF” leaves VCO_REF on the right and connects to the Counter block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010047.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Counter reset; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Counter reset\\n* **Inputs**:\\n    * VCO_REF: CK_REF line from VCO_REF to Counter reset\\n    * DFF: DFF_OUT (Q output) line from DFF to Counter reset\\n* **Outputs**:\\n    * PI control circuit: N_OUT line from Counter reset to PI control circuit\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014592.jpg',\n",
       "  'query': 'Show me all connections for node H.',\n",
       "  'response': '##Connections of H\\n* **Inputs**:\\n    * Channel: arrow from Channel into H  \\n* **Outputs**:\\n    * V_TX: arrow from H to Tx LPF labeled “V_TX”  \\n    * V_RX: arrow from H to Rx LPF labeled “V_RX”  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014592.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Rx LPF.',\n",
       "  'response': '```markdown\\n##Connections of Rx LPF\\n* **Inputs**:\\n    * H: Line labeled “V_RX” from H into Rx LPF.\\n* **Outputs**:\\n    * PGA: Unlabeled line from Rx LPF to PGA.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014592.jpg',\n",
       "  'query': 'What are the connections for node PGA?',\n",
       "  'response': '##Connections of PGA\\n* **Inputs**:\\n    * Rx LPF: The filtered receive signal from Rx LPF is fed into PGA (arrow pointing towards PGA; no label on this line)\\n* **Outputs**:\\n    * ADC: The amplified signal from PGA is sent to ADC (arrow pointing away from PGA; no label on this line)\\n* **Bidirectional**:\\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014592.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node ADC.',\n",
       "  'response': '##Connections of ADC\\n* **Inputs**:\\n    * PGA: The output of the PGA block feeds into ADC.\\n* **Outputs**:\\n    * EQ: The output of ADC feeds into the EQ block.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013246.jpg',\n",
       "  'query': 'What are the connections for node Comparator_1?',\n",
       "  'response': '## Connections of Comparator_1\\n* **Inputs**:\\n    * 2-1 MUX: Provides V_in,comp – V_dac,comp via the coupling capacitor into the comparator’s positive input.\\n    * Ground: The comparator’s negative input is tied directly to ground.\\n* **Outputs**:\\n    * Decision block (step symbol): The comparator’s output line drives the adjacent decision block, which in turn feeds the SAR.\\n* **Bidirectional**: None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010201.jpg',\n",
       "  'query': 'Show me all connections for node ΣΔ.',\n",
       "  'response': '```markdown\\n##Connections of ΣΔ\\n* **Inputs**:\\n    * FCW: The line labeled \"FCW\" enters ΣΔ.\\n* **Outputs**:\\n    * MMD: The unlabeled arrow goes from ΣΔ to MMD.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003203.jpg',\n",
       "  'query': 'I need to investigate the network structure around node S9_2; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of S9_2\\n* **Inputs**:\\n    * Level Shifters Buffers: gate control input via line labeled “12”\\n* **Outputs**:\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010131.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Adder_1?',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n    * ZOH (Tₛ − τ): arrow into Adder_1; connecting line labeled “vₒff(t)”\\n    * ZOH (τ): arrow into Adder_1; connecting line labeled “a”\\n* **Outputs**:\\n    * vₒ(t): arrow away from Adder_1 carrying the summed output\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010131.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Multiplier_1.',\n",
       "  'response': '## Connections of Multiplier_1\\n* **Inputs**:\\n    * h_eq(t): the output of the h_eq(t) block feeds into the left input of the multiplier (arrow pointing towards Multiplier_1).  \\n    * ∑\\u2009δ(t – kT_s): the pulse‐train source (Σ\\u2009δ(t – kT_s)) feeds into the lower input of the multiplier (arrow pointing towards Multiplier_1).  \\n* **Outputs**:\\n    * ZOH: the output of Multiplier_1 feeds into the input of the ZOH block (arrow pointing away from Multiplier_1).  \\n* **Bidirectional**:\\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012788.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node CP.',\n",
       "  'response': '##Connections of CP\\n* **Inputs**:\\n    * PFD: UP line feeding into CP  \\n    * PFD: DN line feeding into CP  \\n* **Outputs**:\\n    * D/VCO: CP’s pump currents exit through the resistor-and-capacitor loop-filter network into the D/VCO control node  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012788.jpg',\n",
       "  'query': 'What are the connections for node LPF?',\n",
       "  'response': '```markdown\\n## Connections of LPF\\n* **Inputs**:\\n    * FF-PD: A line with an arrow pointing towards LPF from the FF-PD block, unlabeled.\\n* **Outputs**:\\n    * Notch Filter: A line with an arrow pointing away from LPF to the Notch Filter block, unlabeled.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012788.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node VCO.',\n",
       "  'response': '##Connections of VCO\\n* **Inputs**:\\n    * Notch Filter: arrow from Notch Filter into VCO (no label)\\n    * AFC: arrow from AFC into VCO (no label)\\n* **Outputs**:\\n    * /N: arrow from VCO to /N labeled f_out\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011685.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Front-end ADC.',\n",
       "  'response': '```markdown\\n##Connections of Front-end ADC\\n* **Inputs**:\\n    * Vin: Arrow from the Vin source into the Front-end ADC.\\n* **Outputs**:\\n    * Stage i: Arrow labeled Vi from Front-end ADC to the Stage i block.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005522.jpg',\n",
       "  'query': 'Show me all connections for node Capacitor_Cf_3.',\n",
       "  'response': '## Connections of Capacitor_Cf_3\\n* **Inputs**:  \\n    *(none)*  \\n* **Outputs**:  \\n    * LPAF (the left LPF block): three un-labeled measurement lines (arrowheads point away from Capacitor_Cf_3 toward LPAF)  \\n* **Bidirectional**:  \\n    * L_transf: three‐phase connection via un-labeled wires (no arrowheads)  \\n    * L_conv: three‐phase connection via un-labeled wires (no arrowheads)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005522.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Switch_4.',\n",
       "  'response': '##Connections of Switch_4\\n* **Inputs**:  \\n  – No block labeled “Switch_4” is present; no incoming connections can be identified.\\n* **Outputs**:  \\n  – No block labeled “Switch_4” is present; no outgoing connections can be identified.\\n* **Bidirectional**:  \\n  – No block labeled “Switch_4” is present; no bidirectional connections can be identified.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005522.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Capacitor_1.',\n",
       "  'response': '## Connections of Capacitor_1\\n* **Inputs**:\\n  * (none)  \\n* **Outputs**:\\n  * LPAF: The bottom (neutral) node of Cₙ provides the three‐phase capacitor voltages labeled v₍C₎^{abc} into the LPAF block (arrow points away from Capacitor_1).  \\n* **Bidirectional**:\\n  * Junction of L_transf and L_conv: Each of the three filter capacitors connects to the corresponding phase conductor at the node between the transformer inductance L_transf and the converter inductance L_conv (no arrowheads).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005370.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Latch.',\n",
       "  'response': '##Connections of Latch\\n* **Inputs**:\\n    * Comp: A line labeled “Vco” from the Comp block enters the left side of Latch.\\n    * CLK=2.56 GHz: The clock line labeled “CLK=2.56 GHz” passes through an inverter (and open‐circle buffer) into the “clk” pin of Latch.\\n* **Outputs**:\\n    * Data-Out: Two dashed lines leave the right side of Latch and go to the Data-Out outputs.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009089.jpg',\n",
       "  'query': 'What are the connections for node V_g?',\n",
       "  'response': '## Connections of V_g\\n* **Inputs**:  \\n  * _None_\\n\\n* **Outputs**:  \\n  * C.T. 1/60:  \\n    – V_g’s positive terminal feeds the primary of the current transformer (ratio 1/60), with measured current i_g flowing into the CT toward the DC/DC converter.  \\n  * DC/DC Converter:  \\n    – Through the CT secondary, V_g’s positive terminal is connected to the DC/DC converter’s input (buck/boost/buck-boost), delivering the source voltage v_gs to the converter.\\n\\n* **Bidirectional**:  \\n  * Ground (system negative):  \\n    – V_g’s negative terminal is tied to the common ground of the DC/DC converter and load (R_L) with no arrowheads on the ground reference line.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009089.jpg',\n",
       "  'query': 'Show me all connections for node Resistor_1.',\n",
       "  'response': '##Connections of Resistor_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Measured Current (is): connects to the top terminal of Resistor_1 at the current-sensing node shared with the IA amplifier’s input  \\n    * Ground: connects to the bottom terminal of Resistor_1 at the reference ground',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009089.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node M1.',\n",
       "  'response': '##Connections of M1\\n* **Inputs**:\\n    * Driver: line labeled Vgs connecting the Driver block output to the gate of M1  \\n* **Outputs**:\\n    *(none — no single-headed arrows away from M1 are present)*  \\n* **Bidirectional**:\\n    * C.T. 1/60: conduction line connecting the C.T. 1/60 block (measuring ig) to the left terminal of M1  \\n    * L = 102 μH: conduction line connecting the right terminal of M1 to the inductor block  \\n    * D₁: conduction line connecting the right terminal of M1 to the diode D₁ block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001358.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Multi-channel Selector.',\n",
       "  'response': '```markdown\\n##Connections of Multi-channel Selector\\n* **Inputs**:\\n    * ADC: single arrowed line from the ADC block into the Multi-channel Selector\\n* **Outputs**:\\n    * Multi-stream out: two arrowed lines from the Multi-channel Selector carrying the selected streams\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005632.jpg',\n",
       "  'query': 'Show me all connections for node Phase Detector.',\n",
       "  'response': '##Connections of Phase Detector\\n* **Inputs**:\\n    * L1(f) source: arrow labeled “L1(f)” enters Phase Detector.\\n    * Summing junction (combines Frequency Divider output and L4(f)): arrow from the Σ-block enters Phase Detector.\\n* **Outputs**:\\n    * Charge Pump: arrow leaves Phase Detector and enters the Charge Pump block.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005632.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Charge Pump.',\n",
       "  'response': '```markdown\\n##Connections of Charge Pump\\n* **Inputs**:\\n    * Phase Detector: direct arrow from Phase Detector to Charge Pump\\n* **Outputs**:\\n    * Loop Filter: direct arrow from Charge Pump to Loop Filter\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010914.jpg',\n",
       "  'query': 'What are the connections for node Converter_1?',\n",
       "  'response': '##Connections of Converter_1\\n* **Inputs**:\\n    * L (inductor): Main power‐input line carries current i_s into Converter_1; arrow on the line labeled “i_s” points toward Converter_1.  \\n    * Gate driver: Control‐signal line feeding Converter_1; arrowhead on this line points into the Converter_1 block.  \\n* **Outputs**:\\n    * C (capacitor): Output line carries voltage v_o away from Converter_1; arrow on the line labeled “v_o” points upward from Converter_1 to C.  \\n* **Bidirectional**:\\n    * Vs (AC source): Connected to Converter_1 positive and negative terminals via supply lines without arrowheads.  \\n    * R (resistive load): Tied to the same output node as C, no arrowheads on the connecting line.  \\n    * L (current‐sensing block): Shares the Converter_1 negative terminal node; no arrowheads on the line.  \\n    * T_s (sampling‐time block): Also taps the Converter_1 negative terminal node; no arrowheads on the line.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010914.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node PI.',\n",
       "  'response': '```markdown\\n## Connections of PI\\n* **Inputs**:\\n    * Summing junction of V_o-ref and LPF output: error signal arrow pointing into PI  \\n* **Outputs**:\\n    * Gain control block: α signal arrow pointing away from PI  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001839.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Digital Pattern Generator.',\n",
       "  'response': '```markdown\\n##Connections of Digital Pattern Generator\\n* **Inputs**:\\n    * RF signal gen.: “trig” line from the lower RF signal generator into the Digital Pattern Generator  \\n* **Outputs**:\\n    * DUT (digital section): “23” digital lines from the Digital Pattern Generator to the digital input of the DUT  \\n    * Logic Analyzer: “14” digital lines from the Digital Pattern Generator to the Logic Analyzer  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001839.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node DUT.',\n",
       "  'response': '```markdown\\n## Connections of DUT\\n* **Inputs**:\\n    * Pulse Generator: f_CLK 200 MHz clock line with arrow pointing towards DUT\\n    * Digital Pattern Generator: 23-bit digital bus with arrow pointing towards DUT\\n* **Outputs**:\\n    * Logic Analyzer: 14-bit digital bus with arrow pointing away from DUT\\n* **Bidirectional**:\\n    * LNA: analog RF port via coupling coils (no arrowhead on the connecting line)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001839.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Spectrum Analyzer.',\n",
       "  'response': '## Connections of Spectrum Analyzer\\n* **Inputs**:\\n    * LNA: receives amplified RF signal from LNA (no label on connecting line)  \\n* **Outputs**:  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_001839.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Logic Analyzer.',\n",
       "  'response': '##Connections of Logic Analyzer\\n* **Inputs**:\\n    * DUT (digital): 14 signal lines labeled “14”\\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004304.jpg',\n",
       "  'query': 'Show me all connections for node PFD.',\n",
       "  'response': '```markdown\\n## Connections of PFD\\n* **Inputs**:\\n    * Input Buffer (clkin): line labeled \"clkin\" with arrow pointing towards PFD.\\n    * Input Buffer (feedback): line labeled \"feedback\" with arrow pointing towards PFD.\\n* **Outputs**:\\n    * Charge Pump: line labeled \"up\" with arrow pointing away from PFD.\\n    * Charge Pump: line labeled \"dwn\" with arrow pointing away from PFD.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004304.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node CHARGE PUMP.',\n",
       "  'response': '```markdown\\n## Connections of CHARGE PUMP\\n* **Inputs**:\\n    * PFD (“up”): arrow from the PFD “up” output into CHARGE PUMP  \\n    * PFD (“dwn”): arrow from the PFD “dwn” output into CHARGE PUMP  \\n* **Outputs**:\\n    * FILTER: unlabeled line with arrow from CHARGE PUMP into the FILTER block  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004304.jpg',\n",
       "  'query': 'Show me all connections for node VCO.',\n",
       "  'response': '##Connections of VCO\\n* **Inputs**:\\n    * FILTER: The filtered control‐voltage output from the R–C filter block connects into the VCO’s input (arrow pointing towards VCO).\\n* **Outputs**:\\n    * DIVIDER: The VCO’s oscillated signal is driven out to the DIVIDER block (arrow pointing away from VCO).\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004304.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node DIVIDER?',\n",
       "  'response': '```markdown\\n##Connections of DIVIDER\\n* **Inputs**:\\n    * VCO: The VCO’s output arrow feeds into the DIVIDER block (no additional label on the line).\\n* **Outputs**:\\n    * CLOCK TREE: The DIVIDER’s “div. by 2” output arrow connects to the CLOCK TREE input via a line labeled (d1), supplying the core logic clock.\\n    * DELAY LINE: The DIVIDER’s “div. by N” output arrow connects to the DELAY LINE input via a line labeled (d1).\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012935.jpg',\n",
       "  'query': 'I need to investigate the network structure around node D/A; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of D/A\\n* **Inputs**:\\n    * DIGITAL SIGNAL PROCESSOR: Unlabeled arrow from DSP output into the D/A block  \\n* **Outputs**:\\n    * FILTER: Unlabeled arrow from the D/A block into the FILTER block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'Show me all connections for node VCO_1.',\n",
       "  'response': '## Connections of VCO_1\\n* **Inputs**:\\n    * S/H: Unlabeled signal line from the output of the first S/H block (driven by x(t) and CLK1) into VCO_1  \\n* **Outputs**:\\n    * Counter: Unlabeled signal line from VCO_1 output into the input of the first Counter block (with Reset = CLK1)  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node VCO_2.',\n",
       "  'response': '```markdown\\n##Connections of VCO_2\\n* **Inputs**:\\n    * S/H: Output of the S/H block (triggered by CLK2) feeds into VCO_2  \\n* **Outputs**:\\n    * Counter: VCO_2 output arrow leads into the Counter block (which has its Reset labeled CLK2)  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'Show me all connections for node Counter_2.',\n",
       "  'response': '## Connections of Counter_2\\n* **Inputs**:\\n    * VCO: A single arrow from the VCO block on the left feeds into Counter_2.\\n    * Reset (CLK2): A reset line labeled “Reset (CLK2)” enters Counter_2 from above.\\n* **Outputs**:\\n    * MUX: A single arrow leaves Counter_2 and enters the MUX block on the right.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node S/H_3.',\n",
       "  'response': '## Connections of S/H_3\\n* **Inputs**:\\n    * Analog Input x(t): a branch from the vertical analog-input bus feeds into the left side of S/H_3 (arrow pointing into the block).\\n* **Outputs**:\\n    * VCO: the right side of S/H_3 drives the input of the VCO block (arrow pointing away from S/H_3).\\n* **Bidirectional**:\\n    * CLK3: a clock/control line labeled “CLK3” connects to the bottom of S/H_3 (no arrowheads).',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node VCO_3.',\n",
       "  'response': '## Connections of VCO_3\\n* **Inputs**:\\n    * S/H (CLK3): arrow from the output of the third S/H block into VCO_3 (no label on line)\\n* **Outputs**:\\n    * Counter (Reset (CLK3)): arrow from VCO_3 into the input of the third Counter block (no label on line)\\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Counter_3.',\n",
       "  'response': '## Connections of Counter_3\\n* **Inputs**:\\n    * VCO: The output of the third VCO block feeds into Counter_3 via a unidirectional arrow.\\n    * Reset (CLK3): The reset line labeled “(CLK3)” connects into the top of Counter_3 via a unidirectional arrow.\\n* **Outputs**:\\n    * MUX: The output of Counter_3 feeds into the MUX block via a unidirectional arrow.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'What are the connections for node S/H_N?',\n",
       "  'response': '## Connections of S/H_N\\n* **Inputs**:\\n    * Analog Input x(t): line with an arrow pointing towards S/H_N from the left, labeled “Analog Input x(t)”\\n    * CLK_N: line with an arrow pointing towards S/H_N, labeled “CLK_N”\\n* **Outputs**:\\n    * VCO: line with an arrow pointing away from S/H_N to the VCO block\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node VCO_N.',\n",
       "  'response': '## Connections of VCO_N\\n* **Inputs**:\\n    * S/H (CLKN): the output of the Nth Sample-and-Hold block feeds into VCO_N via an unlabeled arrow.\\n* **Outputs**:\\n    * Counter (Reset CLKN): VCO_N’s output connects to the input of the Nth Counter block via an unlabeled arrow.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Counter_N.',\n",
       "  'response': '```markdown\\n##Connections of Counter_N\\n* **Inputs**:\\n    * VCO: Arrow from the VCO output into the Counter_N input.\\n    * Reset (CLKN): Labeled reset line “Reset (CLKN)” into the Counter_N reset pin.\\n* **Outputs**:\\n    * MUX: Arrow from the Counter_N output into the MUX input.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012158.jpg',\n",
       "  'query': 'What are the connections for node MUX?',\n",
       "  'response': '##Connections of MUX\\n* **Inputs**:\\n    * Counter (Reset (CLK1)): its digital output line, arrow pointing into MUX  \\n    * Counter (Reset (CLK2)): its digital output line, arrow pointing into MUX  \\n    * Counter (Reset (CLK3)): its digital output line, arrow pointing into MUX  \\n    * …  \\n    * Counter (Reset (CLKN)): its digital output line, arrow pointing into MUX  \\n* **Outputs**:\\n    * Digital Output y[n]: arrow pointing away from MUX, carrying the selected counter output  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010121.jpg',\n",
       "  'query': 'What are the connections for node Nonlinear load?',\n",
       "  'response': '```markdown\\n## Connections of Nonlinear load\\n* **Inputs**:\\n    * AC mains bus: Connected by the line labeled “il” (Load current) with an arrow pointing towards the Nonlinear load.\\n\\n* **Outputs**:\\n    * None\\n\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_002741.jpg',\n",
       "  'query': 'Show me all connections for node Dynamic ROM.',\n",
       "  'response': '##Connections of Dynamic ROM\\n* **Inputs**:\\n    * ROM Sequencer: 16-bit bus from ROM Sequencer into Dynamic ROM\\n* **Outputs**:\\n    * ROM Interface: 16-bit bus from Dynamic ROM to ROM Interface\\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010004.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Σ_{i=N-M+1}^N 2^i b_i.',\n",
       "  'response': '##Connections of Σ_{i=N-M+1}^N 2^i b_i\\n* **Inputs**:\\n    * MSB path: line labeled b〈N:N–M+1〉 connects from the MSB path block into Σ_{i=N–M+1}^N 2^i b_i.\\n* **Outputs**:\\n    * Summation node (“+”): unlabeled line connects from Σ_{i=N–M+1}^N 2^i b_i to the adder block (circle with “+”) that produces D_out,cal.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010004.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Σ_{i=0}^{N-M} 2^i b_i.',\n",
       "  'response': '## Connections of Σ_{i=0}^{N-M} 2^i b_i\\n* **Inputs**:\\n    * Flawed inputs: line labeled b< N-M:0> from the “Flawed inputs” block via the LSB path, arrow pointing into Σ_{i=0}^{N-M} 2^i b_i  \\n* **Outputs**:\\n    * 1/var(·): unlabelled line from Σ_{i=0}^{N-M} 2^i b_i to the input of the “1/var(·)” block, arrow pointing away  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010004.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Adder_1.',\n",
       "  'response': '##Connections of Adder_1\\n* **Inputs**:\\n    * MSB‐sum block (∑ᵢ₌N₋M₊₁ⁿ 2ⁱ·bᵢ): an unlabeled line from the MSB path sum connects into the left input of Adder_1.  \\n    * Final multiplier block (×): a line labeled “γ” from the multiplier’s output connects into the lower input of Adder_1.  \\n* **Outputs**:\\n    * D_out,cal: an arrow labeled “D_out,cal” leaves the right output of Adder_1.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004491.jpg',\n",
       "  'query': 'Show me all connections for node L2(R2).',\n",
       "  'response': '## Connections of L2(R2)\\n* **Inputs**:\\n    * dq/abc: The dashed line labeled “i₂” carries the three-phase current i₂ from the dq/abc block into the L2(R2) terminal.\\n* **Outputs**:\\n    * Phase Locked Loop: The dashed line labeled “u_g” carries the grid voltage u_g from the L2(R2) terminal to the Phase Locked Loop.\\n* **Bidirectional**:\\n    * L1(R1): The solid series connection between L1(R1) (and C_f) and L2(R2) has no arrowheads.\\n    * Grid model Lg(Rg): The solid series connection from L2(R2) to the Grid model Lg(Rg) has no arrowheads.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004491.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Lg(Rg)?',\n",
       "  'response': '```markdown\\n## Connections of Lg(Rg)\\n* **Inputs**:\\n    * _(none)_\\n* **Outputs**:\\n    * Phase Locked Loop: dashed line carrying u_g from the Lg(Rg) node into the Phase Locked Loop block  \\n* **Bidirectional**:\\n    * L2(R2): solid line (no arrowhead) connecting Lg(Rg) to the L2(R2)/C_f node  \\n    * Grid voltage source (u′_g): solid line (no arrowhead) labeled u′_g between Lg(Rg) and the sinusoidal grid symbol  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011509.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Digital Loop Filter.',\n",
       "  'response': '```markdown\\n## Connections of Digital Loop Filter\\n* **Inputs**:\\n    * TDC: Unlabeled arrow from TDC into Digital Loop Filter\\n* **Outputs**:\\n    * DCO: Unlabeled arrow from Digital Loop Filter into DCO\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011509.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Divider?',\n",
       "  'response': '```markdown\\n##Connections of Divider\\n* **Inputs**:\\n    * DCO: Unlabeled vertical line from DCO output to Divider\\n    * ΔΣ: Unlabeled horizontal line from ΔΣ output (via summing junction) to Divider\\n* **Outputs**:\\n    * TDC: Unlabeled horizontal line from Divider to TDC bottom input node\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003290.jpg',\n",
       "  'query': 'Show me all connections for node SRAM_2.',\n",
       "  'response': '```markdown\\n##Connections of SRAM_2\\n* **Inputs**:\\n    * Sinc² Filter: connection labeled “Dout[n+1] 14 b”, arrow pointing into SRAM_2 carrying a 14-bit word from the filter  \\n* **Outputs**:\\n    * Sense Amp: connection labeled “14 b”, arrow pointing away from SRAM_2 carrying a 14-bit word down to the sense amplifier  \\n* **Bidirectional**:\\n    * [none]\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_003290.jpg',\n",
       "  'query': 'Show me all connections for node SenseAmp_1.',\n",
       "  'response': '##Connections of SenseAmp_1\\n* **Inputs**:\\n    * SRAM: A 14-bit wide bus driven from the downstream SRAM block into SenseAmp_1 (arrow pointing towards SenseAmp_1).  \\n* **Outputs**:\\n    * Digital Out: The digital output bus driven away from SenseAmp_1 to the external Digital Out interface (arrow pointing away from SenseAmp_1).  \\n* **Bidirectional**:  \\n    * None.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013696.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node ADC.',\n",
       "  'response': '##Connections of ADC\\n* **Inputs**:\\n    * Preamplifier: Two differential analog signals (＋ and － outputs) from the Preamplifier feed into the ADC inputs.\\n    * Digital Signal Processor: Control signals line from the Digital Signal Processor into the ADC.\\n* **Outputs**:\\n    * Digital Signal Processor: Digitized data output from the ADC to the Digital Signal Processor.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009389.jpg',\n",
       "  'query': 'Show me all connections for node 5-bit TDC.',\n",
       "  'response': '```markdown\\n##Connections of 5-bit TDC\\n* **Inputs**:\\n    * PFD: An unlabeled signal line with an arrow pointing into the 5-bit TDC connects from the PFD output.\\n* **Outputs**:\\n    * LDO Regulator with Tail-Current-Control: A signal line labeled “d0~d4” carries the 5-bit TDC output to the LDO Regulator with Tail-Current-Control.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009389.jpg',\n",
       "  'query': 'I need to investigate the network structure around node LDO Regulator with Tail-Current-Control; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of LDO Regulator with Tail-Current-Control\\n* **Inputs**:\\n    * 5-bit TDC: Line labeled “d₀–d₄” with arrow pointing into LDO Regulator with Tail-Current-Control.\\n* **Outputs**:\\n    * DPWM: Line labeled “Vout = 1\\u2009V–1.2\\u2009V” with arrow pointing away from LDO Regulator with Tail-Current-Control.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012099.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ADC1.',\n",
       "  'response': '```markdown\\n## Connections of ADC1\\n* **Inputs**:\\n    * Analog Input: Line from the \"Analog Input\" source on the left entering ADC1.\\n    * Clk: Clock signal labeled \"Clk\" from above entering ADC1.\\n* **Outputs**:\\n    * Mem. Cal.: Signal output from ADC1 to the \"Mem. Cal.\" block on the right.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012099.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Mem. Cal._1.',\n",
       "  'response': '## Connections of Mem. Cal._1\\n* **Inputs**:\\n    * ADC1: The output of ADC1 feeds into Mem. Cal._1.\\n* **Outputs**:\\n    * OS Mis. Cal.: The calibrated data labeled q₁ exits Mem. Cal._1 and enters the OS Mis. Cal. block.\\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012099.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Mem. Cal._2.',\n",
       "  'response': '## Connections of Mem. Cal._2\\n* **Inputs**:\\n    * ADC2: line from the output of ADC2 into Mem. Cal._2 carrying the digitized samples  \\n* **Outputs**:\\n    * OS Mis. Cal.: line from Mem. Cal._2 to the OS Mis. Cal. block carrying the memory‐calibrated data  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012099.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node ADC3?',\n",
       "  'response': '##Connections of ADC3\\n* **Inputs**:\\n    * Analog Input: Arrow from the left into ADC3  \\n    * Clk+180°: Arrow from above into ADC3  \\n* **Outputs**:\\n    * Mem. Cal.: Arrow from ADC3 to the “Mem. Cal.” block on the right  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012099.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node OS Mis. Cal..',\n",
       "  'response': '## Connections of OS Mis. Cal.\\n* **Inputs**:\\n    * Mem. Cal. (from ADC1): unlabeled arrow pointing into OS Mis. Cal.\\n    * Mem. Cal. (from ADC2): unlabeled arrow pointing into OS Mis. Cal.\\n    * Mem. Cal. (from ADC3): unlabeled arrow pointing into OS Mis. Cal.\\n    * Mem. Cal. (from ADC4): unlabeled arrow pointing into OS Mis. Cal.\\n* **Outputs**:\\n    * Gain Mis. Cal.: arrow labeled “q1” pointing away from OS Mis. Cal.\\n    * Gain Mis. Cal.: arrow labeled “q2” pointing away from OS Mis. Cal.\\n    * Gain Mis. Cal.: arrow labeled “q3” pointing away from OS Mis. Cal.\\n    * Gain Mis. Cal.: arrow labeled “q4” pointing away from OS Mis. Cal.\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012099.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Gain Mis. Cal.?',\n",
       "  'response': '```markdown\\n##Connections of Gain Mis. Cal.\\n* **Inputs**:\\n    * OS Mis. Cal.: Receives four signals labeled q1, q2, q3, q4 from OS Mis. Cal.\\n* **Outputs**:\\n    * Sample-Time Error Cal.: Sends four signals labeled y1, y2, y3, y4 to Sample-Time Error Cal.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009561.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node PWM.',\n",
       "  'response': '##Connections of PWM\\n* **Inputs**:\\n    * v_am: Arrow pointing towards PWM carrying the signal v_am  \\n* **Outputs**:\\n    * N-1 / N+1 Waveform Selection: Arrow pointing away from PWM labeled “Level” into the N-1 / N+1 Waveform Selection block  \\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009561.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Sorting Algorithm_1?',\n",
       "  'response': '## Connections of Sorting Algorithm_1\\n* **Inputs**:\\n    * N-1 / N+1 Waveform Selection: line labeled “nₙ” → Sorting Algorithm_1  \\n* **Outputs**:\\n    * sₙⱼ: line labeled “sₙⱼ” ← from Sorting Algorithm_1  \\n* **Bidirectional**:  \\n    * _(none)_',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009561.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Sorting Algorithm_2; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Sorting Algorithm_2\\n* **Inputs**:\\n    * n_l: Arrow from the “N-1 / N+1 Waveform Selection” block labeled n_l pointing into Sorting Algorithm_2  \\n* **Outputs**:\\n    * s_{l,j}: Arrow from Sorting Algorithm_2 labeled s_{l,j} pointing outward  \\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005187.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Filter_2.',\n",
       "  'response': '##Connections of Filter_2\\n* **Inputs**:\\n    * Power Splitter: connection from its output into Filter_2 (unlabeled line, arrow pointing towards Filter_2)\\n* **Outputs**:\\n    * RX Input: connection from Filter_2 out to the RX Input block (unlabeled line, arrow pointing away from Filter_2)\\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005187.jpg',\n",
       "  'query': 'Show me all connections for node Filter_4.',\n",
       "  'response': '##Connections of Filter_4\\n* **Inputs**:\\n    * Power Splitter: Arrow from Power Splitter output into Filter_4.\\n* **Outputs**:\\n    * RX Input: Arrow from Filter_4 output into RX Input.\\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005187.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Attenuator_1.',\n",
       "  'response': '## Connections of Attenuator_1\\n* **Inputs**:\\n    * Power Splitter: RF line from the Power Splitter into Attenuator_1 (no label on the line)\\n    * Power Control IN: control line labeled “Power Control IN” into Attenuator_1\\n* **Outputs**:\\n    * LNA: RF line from Attenuator_1 output into the following LNA (no label on the line)\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012428.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node ACSource_3-phase_2.',\n",
       "  'response': '##Connections of ACSource_3-phase_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Injected-side 12-pulse converter: Connected via the upper three-phase line from the source.\\n    * Uninjected-side 12-pulse converter: Connected via the lower three-phase line from the source.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012428.jpg',\n",
       "  'query': 'Show me all connections for node Load1_1.',\n",
       "  'response': '##Connections of Load1_1\\n* **Inputs**:\\n    * Injected-side 12-pulse converter: carries DC current i_du into Load1_1  \\n* **Outputs**:\\n    * (none)  \\n* **Bidirectional**:\\n    * Common negative DC bus: unlabeled return line (no arrowheads) connecting Load1_1’s negative terminal to the shared DC return bus',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012428.jpg',\n",
       "  'query': 'Show me all connections for node Load3.',\n",
       "  'response': '##Connections of Load3\\n* **Inputs**:\\n    * 6-pulse converter: A single line labeled “i_d4” with its arrowhead pointing toward Load3, connecting the converter’s output to Load3.  \\n* **Outputs**:\\n    * None  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012174.jpg',\n",
       "  'query': 'Show me all connections for node Bow-tie Antenna.',\n",
       "  'response': '```markdown\\n## Connections of Bow-tie Antenna\\n* **Inputs**:\\n  \\n* **Outputs**:\\n    * Input interface: Two lines carry RF signals from the Bow-tie Antenna into the Input interface (arrows pointing away from Bow-tie Antenna).\\n  \\n* **Bidirectional**:\\n  \\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012174.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node SiGe LNA?',\n",
       "  'response': '```markdown\\n##Connections of SiGe LNA\\n* **Inputs**:\\n    * Input interface: Arrowed line from Input interface into SiGe LNA\\n* **Outputs**:\\n    * Output interface: Arrowed line from SiGe LNA into Output interface\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012174.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Output interface.',\n",
       "  'response': '##Connections of Output interface\\n* **Inputs**:\\n    * SiGe LNA: Unlabeled unidirectional arrow pointing into Output interface  \\n* **Outputs**:\\n    * Connector: Unlabeled unidirectional arrow pointing away from Output interface toward Connector  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012174.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Connector.',\n",
       "  'response': '```markdown\\n## Connections of Connector\\n* **Inputs**:\\n    * Output interface: Arrowed line from the Output interface block into Connector (carries the amplified RF output).\\n* **Outputs**:\\n    * None\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015429.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node 1/Vdc?',\n",
       "  'response': '```markdown\\n## Connections of 1/Vdc\\n* **Inputs**:\\n    * V_dc(k): Arrow pointing toward the 1/Vdc block, carrying the measured DC-link voltage into the 1/Vdc block.  \\n* **Outputs**:\\n    * Summation node (before PWM modulation): Arrow pointing away from 1/Vdc, labeled V_ref(k), feeding into the adder that combines V_ref(k) with the E*/n signal.  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012614.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node I_load.',\n",
       "  'response': '##Connections of I_load\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * V_OUT node: A line labeled “V_OUT” connects the V_OUT node to the top of the I_load current source.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009394.jpg',\n",
       "  'query': 'I need to investigate the network structure around node DLF; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of DLF  \\n* **Inputs**:  \\n    * BBPD: Unlabeled arrow from the output of the BBPD summing node (which sums K_BPD output and φ₍Q,BPD₎) into the DLF block  \\n* **Outputs**:  \\n    * DCO: Unlabeled arrow from the DLF block output into the input of the DCO block  \\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012121.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Battery (Vin).',\n",
       "  'response': '## Connections of Battery (Vin)\\n* **Inputs**:\\n* **Outputs**:\\n    * Clock Generator: direct connection from Battery (Vin) to Clock Generator (arrowhead at Clock Generator; no label)\\n    * Triple-Mode SC Power Stage: direct connection from Battery (Vin) to Triple-Mode SC Power Stage (arrowhead at Triple-Mode SC Power Stage; no label)\\n    * Bandgap Reference Circuit: direct connection from Battery (Vin) to Bandgap Reference Circuit (arrowhead at Bandgap Reference Circuit; no label)\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012121.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Mode Selector.',\n",
       "  'response': '##Connections of Mode Selector\\n* **Inputs**:\\n    * Clock Generator: Unlabeled arrow from Clock Generator into Mode Selector  \\n* **Outputs**:\\n    * Triple-Mode SC Power Stage: Unlabeled arrow from Mode Selector into Triple-Mode SC Power Stage  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012121.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Load (Vout).',\n",
       "  'response': '##Connections of Load (Vout)\\n* **Inputs**:\\n    * Triple-Mode SC Power Stage: Unlabeled line with arrow pointing into Load (Vout)\\n* **Outputs**:\\n    * Feedback Circuit: Unlabeled line with arrow pointing away from Load (Vout)\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012121.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Bandgap Reference Circuit.',\n",
       "  'response': '##Connections of Bandgap Reference Circuit\\n* **Inputs**:\\n    * Battery (Vin): unlabeled arrow from Battery (Vin) into Bandgap Reference Circuit  \\n* **Outputs**:\\n    * Feedback Circuit: unlabeled arrow from Bandgap Reference Circuit into Feedback Circuit  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004419.jpg',\n",
       "  'query': 'What are the connections for node Comp?',\n",
       "  'response': '```markdown\\n##Connections of Comp\\n* **Inputs**:\\n    * C: The line labeled Vx from the junction of switches S1/S2 and the top of capacitor C goes into Comp.  \\n    * Vc: The control‐voltage line labeled Vc feeds directly into Comp.  \\n* **Outputs**:\\n    * counter: The line labeled clk_vco carries the comparator’s output from Comp to the counter block.  \\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004419.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node counter.',\n",
       "  'response': '##Connections of counter\\n* **Inputs**:\\n    * Comp: A line labelled “clk_vco” with an arrow pointing into the counter from the comparator block.\\n    * Polarity: A line labelled “polarity” with an arrow pointing into the counter from the polarity source.\\n* **Outputs**:\\n    * TD[9:0]: A line labelled “TD[9:0]” with an arrow pointing away from the counter.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010323.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Battery_1; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of Battery_1\\n* **Inputs**:  \\n    * _None_\\n\\n* **Outputs**:  \\n    * R_S: The positive terminal of Battery_1 provides V_B to the series resistor R_S, driving the module’s input current I_B.\\n\\n* **Bidirectional**:  \\n    * φ (switch)/Module Ground: The negative terminal of Battery_1 connects to the module’s ground reference via the φ switch (no arrowhead).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010323.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node R_S.',\n",
       "  'response': '```markdown\\n## Connections of R_S\\n* **Inputs**:\\n    * (none)\\n* **Outputs**:\\n    * Adaptive Current Stabilizer (ACS): the resistor’s current output I_B flows from R_S into the IB Modulator; the same node is labeled V_B_S and feeds the rest of the system.\\n* **Bidirectional**:\\n    * Battery: the node V_B links R_S to the battery’s positive terminal (no arrowhead on this line).\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008867.jpg',\n",
       "  'query': 'What are the connections for node 4b Flash FADC1?',\n",
       "  'response': '##Connections of 4b Flash FADC1\\n* **Inputs**:\\n    * MDAC1: two analog residue outputs from MDAC1 feed into 4b Flash FADC1 (no label)\\n* **Outputs**:\\n    * Encoder and Digital Correction Logic: 4-bit digital output bus labeled “15” from 4b Flash FADC1\\n* **Bidirectional**:\\n    * none',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008867.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node 4b Flash FADC2.',\n",
       "  'response': '```markdown\\n##Connections of 4b Flash FADC2\\n* **Inputs**:\\n    * MDAC2: Two unlabeled signal lines with arrows pointing into 4b Flash FADC2\\n* **Outputs**:\\n    * Encoder and Digital Correction Logic: 15-bit output bus labeled “15” from 4b Flash FADC2\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010242.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Opamp Noise.',\n",
       "  'response': '## Connections of Opamp Noise\\n* **Inputs**:\\n    * Circuit Noise: Unlabeled line with an arrow pointing into Opamp Noise  \\n* **Outputs**:\\n    * Compensation C: Unlabeled line with an arrow pointing out of Opamp Noise  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010242.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node KT/C Noise.',\n",
       "  'response': '##Connections of KT/C Noise\\n* **Inputs**:\\n    * Circuit Noise: Unlabeled arrow from the Circuit Noise block into KT/C Noise  \\n* **Outputs**:\\n    * Sampling C: Unlabeled arrow from KT/C Noise into the Sampling C block  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010242.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Sampling C.',\n",
       "  'response': '## Connections of Sampling C\\n* **Inputs**:\\n    * KT/C Noise: An arrow from the KT/C Noise block points into Sampling C.\\n* **Outputs**:\\n    * Capacitance Values: An arrow from Sampling C points to the Capacitance Values block.\\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_010242.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Switch Sizing.',\n",
       "  'response': '##Connections of Switch Sizing\\n* **Inputs**:\\n    * Amplifier Sizing: An arrow from Amplifier Sizing feeds into Switch Sizing.  \\n    * Layout Template: An arrow from Layout Template feeds into Switch Sizing.  \\n* **Outputs**:\\n    * Layout Generation: An arrow from Switch Sizing feeds into Layout Generation.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012334.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node AND.',\n",
       "  'response': '```markdown\\n##Connections of AND\\n* **Inputs**:\\n    * DCDL2: Line labeled “CLKD” with an arrow pointing into AND.\\n    * DCDL2: Line labeled “CLKDB” with an arrow pointing into AND.\\n* **Outputs**:\\n    * S2D: Unlabeled line with an arrow pointing away from AND.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014778.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node LNA.',\n",
       "  'response': '```markdown\\n## Connections of LNA\\n* **Inputs**:\\n    * Filter: The output of the preceding filter block connects via an arrow into the input of the LNA.\\n* **Outputs**:\\n    * Mixer: The output of the LNA connects via an arrow into the RF mixer block immediately to its right.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005031.jpg',\n",
       "  'query': 'What are the connections for node Capacitor_1?',\n",
       "  'response': '## Connections of Capacitor_1\\n* **Inputs**:  \\n  *(none)*\\n* **Outputs**:  \\n  *(none)*\\n* **Bidirectional**:\\n  * V_IN: plain connection (no arrowheads) labeled “V_IN” to the input source block  \\n  * CDS circuit (inverting input of the op-amp): plain connection (no arrowheads, no label) to the CDS circuit block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_005031.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Counter.',\n",
       "  'response': '## Connections of Counter\\n* **Inputs**:\\n    * SS ADC: The digital bitstream output from the SS ADC block feeds into the Counter.  \\n    * φ_CLK: The clock signal φ_CLK drives the Counter’s internal counting cycles.  \\n* **Outputs**:\\n    * D_CH: The 4-bit digital word D_CH is produced by the Counter and sent outward.  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013637.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Modulation signal calculations Eq. (7).',\n",
       "  'response': '##Connections of Modulation signal calculations Eq. (7)\\n* **Inputs**:\\n    * Vₐ (from Supply voltages): arrow pointing into Modulation signal calculations Eq. (7) labeled Vₐ  \\n    * Vᵦ (from Supply voltages): arrow pointing into Modulation signal calculations Eq. (7) labeled Vᵦ  \\n    * V꜀ (from Supply voltages): arrow pointing into Modulation signal calculations Eq. (7) labeled V꜀  \\n* **Outputs**:\\n    * Top multiplier (“×” with m̄c input): arrow pointing away labeled M₍cₐ₎  \\n    * Middle multiplier (“×” with m̄c input): arrow pointing away labeled M₍cᵦ₎  \\n    * Bottom multiplier (“×” with m̄c input): arrow pointing away labeled M₍c꜀₎  \\n    * Calculation of M*ₘₐₓ and M*ₘᵢd (Eq. 13, Eq. 17): three arrows pointing away (unlabeled) into that block  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013637.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Pattern generator [28].',\n",
       "  'response': '```markdown\\n##Connections of Pattern generator [28]\\n* **Inputs**:\\n    * Comparator output (M*₍ca₎ vs Carrier): unlabeled arrow pointing into Pattern generator [28] from the comparator comparing M*₍ca₎ and the carrier waveform  \\n    * Comparator output (M*₍cb₎ vs Carrier): unlabeled arrow pointing into Pattern generator [28] from the comparator comparing M*₍cb₎ and the carrier waveform  \\n    * Comparator output (M*₍cc₎ vs Carrier): unlabeled arrow pointing into Pattern generator [28] from the comparator comparing M*₍cc₎ and the carrier waveform  \\n* **Outputs**:\\n    * Sₐ: arrow labeled “Sₐ” pointing away from Pattern generator [28], one of the rectifier stage gate-pulse signals  \\n    * S_b: arrow labeled “S_b” pointing away from Pattern generator [28], one of the rectifier stage gate-pulse signals  \\n    * S_c: arrow labeled “S_c” pointing away from Pattern generator [28], one of the rectifier stage gate-pulse signals  \\n    * S′ₐ: arrow labeled “S′ₐ” pointing away from Pattern generator [28], one of the rectifier stage gate-pulse signals  \\n    * S′_b: arrow labeled “S′_b” pointing away from Pattern generator [28], one of the rectifier stage gate-pulse signals  \\n    * S′_c: arrow labeled “S′_c” pointing away from Pattern generator [28], one of the rectifier stage gate-pulse signals  \\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013618.jpg',\n",
       "  'query': 'Show me all connections for node High Frequency Signal Generator_2.',\n",
       "  'response': '```markdown\\n## Connections of High Frequency Signal Generator_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * BPF: Unlabeled line from High Frequency Signal Generator_2 into the band-pass filter for the clock path (via SMA connector and series resistor to the ADC Clk pin)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013618.jpg',\n",
       "  'query': 'I need to investigate the network structure around node BPF_1; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n##Connections of BPF_1\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * High Frequency Signal Generator: direct coax-style line between the generator block and BPF_1 (no arrowheads)\\n    * SMA connector: direct line from BPF_1 to the SMA jack symbol leading into the PCB transformer (no arrowheads)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013618.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node BPF_2.',\n",
       "  'response': '## Connections of BPF_2\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * High Frequency Signal Generator: Connected to the left side of BPF_2 via a line labeled “Clock Signal.”  \\n    * SMA connector: Connected to the right side of BPF_2 via an unlabeled SMA link.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013618.jpg',\n",
       "  'query': 'Show me all connections for node Button.',\n",
       "  'response': '```markdown\\n##Connections of Button\\n* **Inputs**:\\n* **Outputs**:\\n    * ADC: connection from Button block to the Cal_Start pin of the ADC (arrow from Button toward ADC)\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013618.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Power Supply?',\n",
       "  'response': '##Connections of Power Supply  \\n* **Inputs**:  \\n* **Outputs**:  \\n    * Supply & Reference Decoupling Network: Four supply rails (0.5 V, 1.0 V, 2.5 V, GND) feed into the Supply & Reference Decoupling Network.  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013618.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Logic Analyzer.',\n",
       "  'response': '```markdown\\n##Connections of Logic Analyzer\\n* **Inputs**:\\n    * Connector: Ten-bit parallel data bus (lines D1–D10) labeled \"10\", arrow pointing into Logic Analyzer\\n    * Connector: Clock line labeled \"Output Clk\", arrow pointing into Logic Analyzer\\n* **Outputs**:\\n    * PC: Digital data link, arrow pointing away from Logic Analyzer toward PC\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014192.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Auto-off BB-PFD.',\n",
       "  'response': '```markdown\\n##Connections of Auto-off BB-PFD\\n* **Inputs**:\\n    * clk_ref: Line labeled “clk_ref” with arrow pointing into Auto-off BB-PFD.\\n    * clk_div: Line labeled “clk_div” from the Glitch-free Fractional divider with arrow pointing into Auto-off BB-PFD.\\n* **Outputs**:\\n    * Digital Loop Filter: Unlabeled line with arrow pointing away from Auto-off BB-PFD into the Digital Loop Filter.\\n* **Bidirectional**:\\n    * none\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014192.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Digital Loop Filter.',\n",
       "  'response': '## Connections of Digital Loop Filter\\n* **Inputs**:\\n    * Auto-off BB-PFD: Unlabeled arrow from the output of the Auto-off BB-PFD into the Digital Loop Filter  \\n* **Outputs**:\\n    * None  \\n* **Bidirectional**:\\n    * DCO w/i tapped inductor: Unlabeled interconnect (marked by a slash) between the Digital Loop Filter and the DCO block',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004669.jpg',\n",
       "  'query': 'What are the connections for node Pre Filter?',\n",
       "  'response': '```markdown\\n##Connections of Pre Filter\\n* **Inputs**:\\n    * Input: A line with an arrow pointing towards Pre Filter carries the external input signal into Pre Filter.\\n* **Outputs**:\\n    * Decimation SCF: A line with an arrow pointing away from Pre Filter carries the filtered signal from Pre Filter into Decimation SCF.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004669.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Post Filter.',\n",
       "  'response': '## Connections of Post Filter\\n* **Inputs**:\\n    * Interpolation SCF: The output of the Interpolation SCF block feeds into the Post Filter.\\n* **Outputs**:\\n    * Output: The Post Filter’s output line goes to the system Output.\\n* **Bidirectional**:  \\n    (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004669.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node MOSFET-C Pre Filter?',\n",
       "  'response': \"##Connections of MOSFET-C Pre Filter\\n* **Inputs**:\\n    * Input: Arrow from the Input block into MOSFET-C Pre Filter (unlabeled line)  \\n    * fs'': Clock signal fs'' feeding into MOSFET-C Pre Filter  \\n* **Outputs**:\\n    * SCF Main Filter: Arrow from MOSFET-C Pre Filter to SCF Main Filter (unlabeled line)  \\n* **Bidirectional**:\\n    * None\",\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011382.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node ÷1000.',\n",
       "  'response': '##Connections of ÷1000\\n* **Inputs**:\\n    * MEMS Resonator: The output of the MEMS Resonator block feeds into the left side of ÷1000 via an unlabeled line with an arrow pointing toward ÷1000.\\n* **Outputs**:\\n    * PFD: The right side of ÷1000 connects to the PFD block via an unlabeled line with an arrow pointing away from ÷1000.\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011382.jpg',\n",
       "  'query': 'I need to investigate the network structure around node PFD; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of PFD\\n* **Inputs**:\\n    * ÷1000: a single‐headed arrow from the output of the ÷1000 block into the PFD input.  \\n    * Digital Divider: a single‐headed arrow from the Digital Divider output into the PFD input.  \\n* **Outputs**:\\n    * CP: a single‐headed arrow from the PFD output into the CP input.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011382.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node CP.',\n",
       "  'response': '##Connections of CP\\n* **Inputs**:\\n    * PFD: Arrow from the PFD block into the CP block\\n* **Outputs**:\\n    * Loop Filter: Arrow from the CP block into the Loop Filter network\\n* **Bidirectional**:  \\n    *(none)*',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011382.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node Digital Divider.',\n",
       "  'response': '```markdown\\n##Connections of Digital Divider\\n* **Inputs**:\\n    * Sinusoidal to Square Wave Conversion: unlabeled line with arrow pointing toward Digital Divider\\n* **Outputs**:\\n    * PFD: unlabeled line with arrow pointing away from Digital Divider\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004441.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node Current limited wall adapter?',\n",
       "  'response': '## Connections of Current limited wall adapter\\n* **Inputs**:\\n* **Outputs**:\\n    * Pulse charger: line labelled V_in,PS carries output from Current limited wall adapter to the Pulse charger block  \\n* **Bidirectional**:\\n',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013745.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Transducer.',\n",
       "  'response': '##Connections of Transducer\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * HV T/R Switch: connected via a line bearing arrowheads at both ends, indicating a bidirectional link between the Transducer and the HV T/R Switch.',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013745.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node TGC?',\n",
       "  'response': '```markdown\\n## Connections of TGC\\n* **Inputs**:\\n    * LNA: Unidirectional connection from LNA into TGC\\n* **Outputs**:\\n    * Beamformer: Unidirectional connection from TGC into Beamformer\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009130.jpg',\n",
       "  'query': 'For the purpose of my analysis, please provide all incoming and outgoing edges for node 5-bit flash ADC.',\n",
       "  'response': '## Connections of 5-bit flash ADC\\n* **Inputs**:\\n    * Preceding conversion stage (represented by “…”): unlabeled single arrow into 5-bit flash ADC  \\n* **Outputs**:\\n    * shift/latch elements & digital correction: single arrow out of 5-bit flash ADC, labeled “5”  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009704.jpg',\n",
       "  'query': 'Show me all connections for node H1(z).',\n",
       "  'response': '## Connections of H1(z)\\n* **Inputs**:\\n    * Quantizer (stair-step block): its output node (the same node that feeds ECL₁(z) and the “+1+γ” summing path) connects into H1(z).\\n* **Outputs**:\\n    * Initial summation block (leftmost adder): H1(z) output feeds the “–” input of the adder that subtracts it from the +16 input.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009704.jpg',\n",
       "  'query': 'I need to investigate the network structure around node SC-LPF 1st-order DCT; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of SC-LPF 1st-order DCT\\n* **Inputs**:\\n    * SC-LPF 3rd-order IFLF: receives its input via an unlabeled signal line with an arrow pointing into the SC-LPF 1st-order DCT block.\\n* **Outputs**:\\n    * Output: drives an unlabeled signal line with an arrow pointing away from the SC-LPF 1st-order DCT block toward the next stage/external output.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015289.jpg',\n",
       "  'query': 'Show me all connections for node Load.',\n",
       "  'response': '```markdown\\n##Connections of Load\\n* **Inputs**:\\n    * Voltage Regulating DC–DC Converter: A direct line with an arrow pointing towards Load, indicating the Load receives its regulated DC power from this converter.\\n* **Outputs**:\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012579.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Optical mirrors.',\n",
       "  'response': '## Connections of Optical mirrors\\n* **Inputs**:\\n    * Incoming fiber：Solid arrow from the “Incoming fiber” block into the left side of the Optical mirrors block.  \\n    * Control Loop：Solid arrow from the Control Loop block up into the bottom-left of the Optical mirrors block.  \\n* **Outputs**:\\n    * Outgoing fiber：Solid arrow from the right side of the Optical mirrors block into the “Outgoing fiber” block.  \\n    * Control Loop：Two solid arrows from the bottom of the Optical mirrors block down into the Control Loop block (one entering its left side, one entering its right side).  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_012579.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Control Loop.',\n",
       "  'response': '```markdown\\n## Connections of Control Loop\\n* **Inputs**:\\n    * Optical Mirrors: two solid lines from the lower-left and lower-right ports of the Optical Mirrors block, each bearing an arrowhead pointing into the Control Loop.\\n* **Outputs**:\\n    * Optical Mirrors: two solid lines from the Control Loop to the lower-left and lower-right ports of the Optical Mirrors block, each bearing an arrowhead pointing into the Optical Mirrors.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_009575.jpg',\n",
       "  'query': 'Fetch the full connection data, including types and weights, for the specified node Hysteresis current control scheme for multilevel converter.',\n",
       "  'response': '##Connections of Hysteresis current control scheme for multilevel converter\\n* **Inputs**:\\n    * i_CSC: arrow from the “Current calculation” block output into this block, carrying the calculated converter current i_CSC  \\n    * i_o: arrow from the “Current calculation” block output into this block, carrying the load current i_o  \\n* **Outputs**:\\n    * S_m: arrow from this block to the SW_m control input of the multilevel converter  \\n    * S_3: arrow from this block to the SW_3 control input of the multilevel converter  \\n    * S_2: arrow from this block to the SW_2 control input of the multilevel converter  \\n    * S2, S3, …, S_m: multi-wire bus arrow from this block back into the “Current calculation” block carrying the selected switch signals  \\n* **Bidirectional**:  \\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013169.jpg',\n",
       "  'query': 'What are the connections for node ΔΣ ADC_1?',\n",
       "  'response': '##Connections of ΔΣ ADC_1\\n* **Inputs**:\\n    * IF VGA: Arrow from the IF VGA block into ΔΣ ADC_1 carrying the filtered IF analog signal  \\n* **Outputs**:\\n    * Digital Filter: Arrow from ΔΣ ADC_1 into the Digital Filter block carrying the digitized bitstream  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013169.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node ΔΣ ADC_2.',\n",
       "  'response': '## Connections of ΔΣ ADC_2\\n* **Inputs**:\\n    * IF VGA: The output of the lower IF VGA block in the RF IC connects into ΔΣ ADC_2 via an unlabeled arrowed line (arrow pointing toward ΔΣ ADC_2).  \\n* **Outputs**:\\n    * Digital Filter: ΔΣ ADC_2 drives the input of the lower Digital Filter block in the OFDM IC via an unlabeled arrowed line (arrow pointing away from ΔΣ ADC_2).  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013169.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Digital Filter_1; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Digital Filter_1\\n* **Inputs**:\\n    * ΔΣ ADC: The output arrow from the ΔΣ ADC block feeds into the input of Digital Filter_1.\\n* **Outputs**:\\n    * OFDM Demodulator: The output of Digital Filter_1 feeds via a single arrow into the OFDM Demodulator.\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013169.jpg',\n",
       "  'query': 'Show me all connections for node Digital Filter_2.',\n",
       "  'response': '```markdown\\n##Connections of Digital Filter_2\\n* **Inputs**:\\n    * ΔΣ ADC (bottom channel): An unlabeled data line carries the digitized IF samples from the lower ΣΔ ADC block into Digital Filter_2.\\n* **Outputs**:\\n    * OFDM Demodulator: An unlabeled data line carries the filtered digital output from Digital Filter_2 into the OFDM Demodulator.\\n* **Bidirectional**:\\n    * None\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_013169.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node OFDM Demodulator?',\n",
       "  'response': '```markdown\\n##Connections of OFDM Demodulator\\n* **Inputs**:\\n    * Digital Filter (upper path): An arrowed line carries the output of the upper Digital Filter block into the OFDM Demodulator.\\n    * Digital Filter (lower path): An arrowed line carries the output of the lower Digital Filter block into the OFDM Demodulator.\\n* **Outputs**:\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015448.jpg',\n",
       "  'query': 'What are the connections for node Splitter_1?',\n",
       "  'response': '```markdown\\n## Connections of Splitter_1\\n* **Inputs**:\\n    * Summing Junction: clk line entering Splitter_1 from the adder that combines sn(t) and ss(t)\\n* **Outputs**:\\n    * ADC: clk0 line carrying the 0° phase clock signal to the ADC\\n    * ADC: clk90 line carrying the 90° phase–shifted clock signal to the ADC\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015448.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Logic analyzer; please pull all of its first-degree connections.',\n",
       "  'response': '## Connections of Logic analyzer\\n* **Inputs**:\\n    * ADC: Unlabeled digital output line from ADC into Logic analyzer (arrow pointing towards Logic analyzer)\\n* **Outputs**:\\n    * PC with MATLAB: Unlabeled line from Logic analyzer to PC with MATLAB (arrow pointing away from Logic analyzer)\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_014307.jpg',\n",
       "  'query': 'What are the connections for node Adder_2?',\n",
       "  'response': '##Connections of Adder_2\\n* **Inputs**:\\n    * Filter block (the small block with the slanted‐line icon) → Adder_2 via line labeled “i_cxm” (arrow pointing toward Adder_2)\\n    * Current injection block (source of i_lxm) → Adder_2 via line labeled “i_lxm” (arrow pointing toward Adder_2)\\n* **Outputs**:\\n    * Adder_2 → Z_oxm via unlabeled line (arrow pointing away from Adder_2)\\n* **Bidirectional**:  \\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004596.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Qcmm.',\n",
       "  'response': '##Connections of Qcmm\\n* **Inputs**:\\n    * Qdiff: Two unidirectional lines from Qdiff’s “+” and “–” outputs feed the corresponding “+” and “–” inputs of Qcmm.  \\n    * Bandgap: A unidirectional Vbg supply line from the bandgap block into Qcmm.  \\n* **Outputs**:\\n    * RZ + bitstream conversion: A unidirectional “1b common mode output” line from Qcmm to the RZ + bitstream conversion block.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_004919.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node H3E.',\n",
       "  'response': '```markdown\\n## Connections of H3E\\n* **Inputs**:\\n    * Oscillator (sine‐wave block): The ~30 GHz signal from the VCO enters H3E.\\n* **Outputs**:\\n    * f_out: H3E outputs the amplified ~30 GHz signal to the f_out port.\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011255.jpg',\n",
       "  'query': 'Could you return a complete list of all adjacent nodes for node SH?',\n",
       "  'response': '##Connections of SH\\n* Inputs:\\n* Outputs:\\n* Bidirectional:\\n    * ain: plain connection line between the ain input node and SH  \\n    * A1: plain connection line from SH to the “+” input of the adder block A1 in stage i',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011255.jpg',\n",
       "  'query': 'What are the connections for node A1?',\n",
       "  'response': '## Connections of A1\\n* **Inputs**:\\n    * SH: The output of the SH block feeds the ‘+’ input of A1.\\n    * DASC1: The output of the DASC1 (DAC) block feeds the ‘–’ input of A1.\\n* **Outputs**:\\n    * gain_a: The output of A1 drives the input of the amplifier block labeled “gain_a.”\\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011255.jpg',\n",
       "  'query': 'I need to investigate the network structure around node ADSC2; please pull all of its first-degree connections.',\n",
       "  'response': '```markdown\\n## Connections of ADSC2\\n* **Inputs**:\\n    * gain_a: Arrow from the output of the amplifier block labeled “gain_a” into ADSC2\\n* **Outputs**:\\n    * SUM: Arrow from ADSC2 into the SUM block\\n* **Bidirectional**:\\n    * (none)\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008155.jpg',\n",
       "  'query': 'Show me all connections for node Analog Input.',\n",
       "  'response': '```markdown\\n##Connections of Analog Input\\n* **Inputs**:\\n* **Outputs**:\\n* **Bidirectional**:\\n    * Σ (adder before Ref. ADC): Unlabeled line from Analog Input into the summing junction that adds PN×Δₐ.\\n    * ADC (fs/4): Unlabeled line from Analog Input into the ADC (fs/4) block.\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008155.jpg',\n",
       "  'query': 'I need to find all the relationships associated with node Adaptive Digital Filter.',\n",
       "  'response': '##Connections of Adaptive Digital Filter\\n* **Inputs**:\\n    * Ref. ADC (fs/M): line labeled B_r with an arrow pointing into the Adaptive Digital Filter, feeding the top multiplier.  \\n    * ADC (fs/4) under calibration: line labeled B_m with an arrow pointing into the Adaptive Digital Filter, feeding the bottom multiplier.  \\n* **Outputs**:\\n    * D_out: line labeled D_out with an arrow pointing away from the Adaptive Digital Filter, taken from the output of the final subtraction adder.  \\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008155.jpg',\n",
       "  'query': 'I need to investigate the network structure around node Multiplier_Br; please pull all of its first-degree connections.',\n",
       "  'response': '##Connections of Multiplier_Br\\n* **Inputs**:\\n    * Ref. ADC: line labeled “B_r” connecting from the Ref. ADC output into Multiplier_Br\\n    * Lower multiplier (the bottom × block): line labeled “W_r” connecting from the lower multiplier into Multiplier_Br\\n* **Outputs**:\\n    * Summing block (the adder on the right): line labeled “D_r” carrying the output from Multiplier_Br into the adder\\n* **Bidirectional**:\\n    * (none)',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_008155.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node Multiplier_Bm.',\n",
       "  'response': '##Connections of Multiplier_Bm\\n* **Inputs**:\\n    * ADC (fs/4): the digital output of the under-calibration ADC feeds into the left input of the Bm multiplier.  \\n    * LMS: the adaptive LMS block outputs the coefficient Wₘ into the second input of the Bm multiplier.  \\n* **Outputs**:\\n    * Summing Junction (‘+’ adder in the Adaptive Digital Filter): the product Bₘ·Wₘ is sent into the adder’s positive input.  \\n* **Bidirectional**:\\n    * None',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011049.jpg',\n",
       "  'query': 'Show me all connections for node Input.',\n",
       "  'response': '##Connections of Input\\n* **Inputs**:\\n* **Outputs**:\\n    * Analog Integrator: Unlabeled arrow from Input block carrying the input signal into the Analog Integrator  \\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_011049.jpg',\n",
       "  'query': 'Please retrieve the list of nodes connected to node 8 Ohm Speaker.',\n",
       "  'response': '##Connections of 8 Ohm Speaker\\n* **Inputs**:\\n    * Drivers: 3-dimensional HBRIDGs: Unlabeled line with an arrow pointing into the speaker, carrying the amplified differential PWM output  \\n* **Outputs**:\\n* **Bidirectional**:',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " {'images': 'block_circuit_train_15k_0321_015149.jpg',\n",
       "  'query': 'Query the graph database and display all entities that have a direct relationship with node Pulses Generation.',\n",
       "  'response': '```markdown\\n## Connections of Pulses Generation\\n* **Inputs**:\\n    * Zero-Crossing Detection: A line with an arrow pointing towards Pulses Generation labeled “SYN”.\\n* **Outputs**:\\n    * Pulses Sequencing: A line with an arrow pointing away from Pulses Generation labeled “2k+1”.\\n* **Bidirectional**:\\n```',\n",
       "  'objects': {},\n",
       "  'data_cls': 'node_connection'},\n",
       " ...]"
      ]
     },
     "execution_count": 37,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "swall",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
