Classic Timing Analyzer report for CAP
Mon Jul 20 03:51:58 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'address[1]'
  7. Clock Setup: 'address[0]'
  8. Clock Setup: 'clk'
  9. Clock Setup: 'W/NB'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.994 ns                                       ; address[4]                                                                                                       ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; --         ; address[1] ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.932 ns                                      ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[30]                                                                                                    ; W/NB       ; --         ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.000 ns                                      ; W/NB                                                                                                             ; data_out[5]                                                                                                     ; --         ; --         ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.433 ns                                      ; data_in[7]                                                                                                       ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; --         ; W/NB       ; 0            ;
; Clock Setup: 'W/NB'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; W/NB       ; W/NB       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk        ; 0            ;
; Clock Setup: 'address[0]'    ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; address[0] ; address[0] ; 0            ;
; Clock Setup: 'address[1]'    ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; address[1] ; address[1] ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                  ;                                                                                                                 ;            ;            ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; address[1]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address[0]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; W/NB            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address[1]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; address[1] ; address[1] ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; address[0] ; address[0] ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'W/NB'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0 ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a1~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a2~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a3~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a4~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a5~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a6~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a7~porta_memory_reg0  ; W/NB       ; W/NB     ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                                                                               ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 1.994 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2  ; address[1] ;
; N/A                                     ; None                                                ; 1.982 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2  ; address[1] ;
; N/A                                     ; None                                                ; 1.903 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2  ; address[0] ;
; N/A                                     ; None                                                ; 1.891 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2  ; address[0] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; address[1] ;
; N/A                                     ; None                                                ; 1.853 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; address[1] ;
; N/A                                     ; None                                                ; 1.838 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7  ; address[1] ;
; N/A                                     ; None                                                ; 1.829 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2  ; clk        ;
; N/A                                     ; None                                                ; 1.826 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7  ; address[1] ;
; N/A                                     ; None                                                ; 1.820 ns   ; address[2]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0  ; address[1] ;
; N/A                                     ; None                                                ; 1.817 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2  ; clk        ;
; N/A                                     ; None                                                ; 1.810 ns   ; address[2]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0  ; address[1] ;
; N/A                                     ; None                                                ; 1.786 ns   ; address[2]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; address[1] ;
; N/A                                     ; None                                                ; 1.779 ns   ; address[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5  ; address[1] ;
; N/A                                     ; None                                                ; 1.777 ns   ; address[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3  ; address[1] ;
; N/A                                     ; None                                                ; 1.775 ns   ; address[9]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; address[1] ;
; N/A                                     ; None                                                ; 1.767 ns   ; address[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5  ; address[1] ;
; N/A                                     ; None                                                ; 1.767 ns   ; address[2]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[1] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; address[0] ;
; N/A                                     ; None                                                ; 1.766 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; address[0] ;
; N/A                                     ; None                                                ; 1.765 ns   ; address[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3  ; address[1] ;
; N/A                                     ; None                                                ; 1.763 ns   ; address[9]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[1] ;
; N/A                                     ; None                                                ; 1.747 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7  ; address[0] ;
; N/A                                     ; None                                                ; 1.735 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7  ; address[0] ;
; N/A                                     ; None                                                ; 1.730 ns   ; address[7]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; address[1] ;
; N/A                                     ; None                                                ; 1.729 ns   ; address[2]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0  ; address[0] ;
; N/A                                     ; None                                                ; 1.727 ns   ; address[5]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; address[1] ;
; N/A                                     ; None                                                ; 1.719 ns   ; address[2]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0  ; address[0] ;
; N/A                                     ; None                                                ; 1.718 ns   ; address[7]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[1] ;
; N/A                                     ; None                                                ; 1.715 ns   ; address[5]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[1] ;
; N/A                                     ; None                                                ; 1.708 ns   ; address[7]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; address[1] ;
; N/A                                     ; None                                                ; 1.705 ns   ; address[5]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; address[1] ;
; N/A                                     ; None                                                ; 1.701 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2  ; W/NB       ;
; N/A                                     ; None                                                ; 1.699 ns   ; address[2]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; address[0] ;
; N/A                                     ; None                                                ; 1.696 ns   ; address[7]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[1] ;
; N/A                                     ; None                                                ; 1.693 ns   ; address[5]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[1] ;
; N/A                                     ; None                                                ; 1.691 ns   ; address[9]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; address[0] ;
; N/A                                     ; None                                                ; 1.689 ns   ; address[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2  ; W/NB       ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ;
; N/A                                     ; None                                                ; 1.689 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ;
; N/A                                     ; None                                                ; 1.688 ns   ; address[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5  ; address[0] ;
; N/A                                     ; None                                                ; 1.686 ns   ; address[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3  ; address[0] ;
; N/A                                     ; None                                                ; 1.681 ns   ; address[4]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; address[1] ;
; N/A                                     ; None                                                ; 1.680 ns   ; address[2]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[0] ;
; N/A                                     ; None                                                ; 1.679 ns   ; address[9]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[0] ;
; N/A                                     ; None                                                ; 1.676 ns   ; address[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5  ; address[0] ;
; N/A                                     ; None                                                ; 1.674 ns   ; address[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3  ; address[0] ;
; N/A                                     ; None                                                ; 1.673 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7  ; clk        ;
; N/A                                     ; None                                                ; 1.669 ns   ; address[4]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[1] ;
; N/A                                     ; None                                                ; 1.661 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ;
; N/A                                     ; None                                                ; 1.657 ns   ; address[4]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; address[1] ;
; N/A                                     ; None                                                ; 1.655 ns   ; address[2]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0  ; clk        ;
; N/A                                     ; None                                                ; 1.645 ns   ; address[4]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[1] ;
; N/A                                     ; None                                                ; 1.645 ns   ; address[2]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0  ; clk        ;
; N/A                                     ; None                                                ; 1.643 ns   ; address[7]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; address[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; address[1] ;
; N/A                                     ; None                                                ; 1.640 ns   ; address[5]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; address[0] ;
; N/A                                     ; None                                                ; 1.631 ns   ; address[7]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; 1.628 ns   ; address[5]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[0] ;
; N/A                                     ; None                                                ; 1.624 ns   ; address[7]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; 1.622 ns   ; address[2]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; 1.621 ns   ; address[5]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; address[0] ;
; N/A                                     ; None                                                ; 1.614 ns   ; address[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5  ; clk        ;
; N/A                                     ; None                                                ; 1.612 ns   ; address[9]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; clk        ;
; N/A                                     ; None                                                ; 1.612 ns   ; address[7]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; 1.612 ns   ; address[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3  ; clk        ;
; N/A                                     ; None                                                ; 1.609 ns   ; address[5]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[0] ;
; N/A                                     ; None                                                ; 1.603 ns   ; data_in[22] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; address[1] ;
; N/A                                     ; None                                                ; 1.603 ns   ; address[2]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; 1.602 ns   ; address[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5  ; clk        ;
; N/A                                     ; None                                                ; 1.600 ns   ; address[9]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ;
; N/A                                     ; None                                                ; 1.600 ns   ; address[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3  ; clk        ;
; N/A                                     ; None                                                ; 1.594 ns   ; address[4]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; address[0] ;
; N/A                                     ; None                                                ; 1.582 ns   ; address[4]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[0] ;
; N/A                                     ; None                                                ; 1.579 ns   ; data_in[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; address[1] ;
; N/A                                     ; None                                                ; 1.573 ns   ; address[4]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; address[0] ;
; N/A                                     ; None                                                ; 1.566 ns   ; address[7]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; 1.563 ns   ; address[9]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; address[1] ;
; N/A                                     ; None                                                ; 1.563 ns   ; address[5]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ;
; N/A                                     ; None                                                ; 1.561 ns   ; address[4]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[0] ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; W/NB       ;
; N/A                                     ; None                                                ; 1.560 ns   ; R/WN        ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; W/NB       ;
; N/A                                     ; None                                                ; 1.554 ns   ; address[7]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; 1.551 ns   ; address[9]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[1] ;
; N/A                                     ; None                                                ; 1.551 ns   ; address[5]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; address[1] ;
; N/A                                     ; None                                                ; 1.547 ns   ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; address[1] ;
; N/A                                     ; None                                                ; 1.545 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7  ; W/NB       ;
; N/A                                     ; None                                                ; 1.545 ns   ; address[7]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; 1.542 ns   ; address[5]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ;
; N/A                                     ; None                                                ; 1.533 ns   ; address[9]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7  ; W/NB       ;
; N/A                                     ; None                                                ; 1.533 ns   ; address[7]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; address[0] ;
; N/A                                     ; None                                                ; 1.531 ns   ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; address[0] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                                                                                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                             ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.932 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[30] ; W/NB       ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[30] ; clk        ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.722 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[30] ; address[0] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.638 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[30] ; address[1] ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.549 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.530 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.343 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.324 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[7]  ; address[0] ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.306 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[1]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.295 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.263 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[5]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.256 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.237 ns  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[7]  ; address[1] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.216 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; address[0] ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.208 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.174 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[4]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.141 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.132 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[6]  ; address[1] ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.124 ns  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; data_out[1]  ; address[0] ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0  ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1  ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2  ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3  ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4  ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5  ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6  ; data_out[7]  ; W/NB       ;
; N/A                                     ; None                                                ; 11.123 ns  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7  ; data_out[7]  ; W/NB       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                  ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+------------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To           ;
+-------+-------------------+-----------------+------------+--------------+
; N/A   ; None              ; 11.000 ns       ; W/NB       ; data_out[5]  ;
; N/A   ; None              ; 10.937 ns       ; W/NB       ; data_out[1]  ;
; N/A   ; None              ; 10.757 ns       ; W/NB       ; data_out[2]  ;
; N/A   ; None              ; 10.734 ns       ; W/NB       ; data_out[4]  ;
; N/A   ; None              ; 10.654 ns       ; W/NB       ; data_out[0]  ;
; N/A   ; None              ; 10.570 ns       ; W/NB       ; data_out[3]  ;
; N/A   ; None              ; 10.562 ns       ; address[1] ; data_out[5]  ;
; N/A   ; None              ; 10.499 ns       ; address[1] ; data_out[1]  ;
; N/A   ; None              ; 10.490 ns       ; address[0] ; data_out[5]  ;
; N/A   ; None              ; 10.430 ns       ; address[0] ; data_out[1]  ;
; N/A   ; None              ; 10.319 ns       ; address[1] ; data_out[2]  ;
; N/A   ; None              ; 10.296 ns       ; address[1] ; data_out[4]  ;
; N/A   ; None              ; 10.247 ns       ; address[0] ; data_out[2]  ;
; N/A   ; None              ; 10.216 ns       ; address[1] ; data_out[0]  ;
; N/A   ; None              ; 10.216 ns       ; address[0] ; data_out[4]  ;
; N/A   ; None              ; 10.132 ns       ; address[1] ; data_out[3]  ;
; N/A   ; None              ; 10.120 ns       ; address[0] ; data_out[0]  ;
; N/A   ; None              ; 10.056 ns       ; address[0] ; data_out[3]  ;
; N/A   ; None              ; 9.599 ns        ; W/NB       ; data_out[19] ;
; N/A   ; None              ; 9.592 ns        ; W/NB       ; data_out[27] ;
; N/A   ; None              ; 9.442 ns        ; W/NB       ; data_out[30] ;
; N/A   ; None              ; 9.399 ns        ; W/NB       ; data_out[10] ;
; N/A   ; None              ; 9.387 ns        ; W/NB       ; data_out[11] ;
; N/A   ; None              ; 9.352 ns        ; W/NB       ; data_out[6]  ;
; N/A   ; None              ; 9.290 ns        ; W/NB       ; data_out[7]  ;
; N/A   ; None              ; 9.281 ns        ; W/NB       ; data_out[20] ;
; N/A   ; None              ; 9.225 ns        ; W/NB       ; data_out[18] ;
; N/A   ; None              ; 9.216 ns        ; W/NB       ; data_out[9]  ;
; N/A   ; None              ; 9.202 ns        ; W/NB       ; data_out[13] ;
; N/A   ; None              ; 9.184 ns        ; W/NB       ; data_out[25] ;
; N/A   ; None              ; 9.148 ns        ; W/NB       ; data_out[17] ;
; N/A   ; None              ; 9.085 ns        ; W/NB       ; data_out[21] ;
; N/A   ; None              ; 9.007 ns        ; W/NB       ; data_out[29] ;
; N/A   ; None              ; 8.964 ns        ; W/NB       ; data_out[26] ;
; N/A   ; None              ; 8.915 ns        ; W/NB       ; data_out[12] ;
; N/A   ; None              ; 8.900 ns        ; address[0] ; data_out[6]  ;
; N/A   ; None              ; 8.894 ns        ; W/NB       ; data_out[24] ;
; N/A   ; None              ; 8.890 ns        ; W/NB       ; data_out[8]  ;
; N/A   ; None              ; 8.878 ns        ; W/NB       ; data_out[16] ;
; N/A   ; None              ; 8.838 ns        ; address[0] ; data_out[7]  ;
; N/A   ; None              ; 8.757 ns        ; address[1] ; data_out[7]  ;
; N/A   ; None              ; 8.668 ns        ; address[1] ; data_out[6]  ;
; N/A   ; None              ; 8.639 ns        ; W/NB       ; data_out[28] ;
; N/A   ; None              ; 8.356 ns        ; W/NB       ; data_out[23] ;
; N/A   ; None              ; 8.197 ns        ; W/NB       ; data_out[31] ;
; N/A   ; None              ; 8.098 ns        ; W/NB       ; data_out[14] ;
; N/A   ; None              ; 8.071 ns        ; W/NB       ; data_out[15] ;
; N/A   ; None              ; 8.063 ns        ; W/NB       ; data_out[22] ;
+-------+-------------------+-----------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From        ; To                                                                                                               ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+------------+
; N/A                                     ; None                                                ; -0.433 ns ; data_in[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; W/NB       ;
; N/A                                     ; None                                                ; -0.438 ns ; data_in[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5   ; W/NB       ;
; N/A                                     ; None                                                ; -0.461 ns ; data_in[28] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; W/NB       ;
; N/A                                     ; None                                                ; -0.468 ns ; data_in[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3   ; W/NB       ;
; N/A                                     ; None                                                ; -0.478 ns ; data_in[26] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; W/NB       ;
; N/A                                     ; None                                                ; -0.499 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; W/NB       ;
; N/A                                     ; None                                                ; -0.511 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; W/NB       ;
; N/A                                     ; None                                                ; -0.525 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; W/NB       ;
; N/A                                     ; None                                                ; -0.537 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; W/NB       ;
; N/A                                     ; None                                                ; -0.542 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4  ; W/NB       ;
; N/A                                     ; None                                                ; -0.548 ns ; data_in[31] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; W/NB       ;
; N/A                                     ; None                                                ; -0.554 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4  ; W/NB       ;
; N/A                                     ; None                                                ; -0.561 ns ; data_in[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk        ;
; N/A                                     ; None                                                ; -0.564 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; W/NB       ;
; N/A                                     ; None                                                ; -0.565 ns ; data_in[29] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; W/NB       ;
; N/A                                     ; None                                                ; -0.565 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; W/NB       ;
; N/A                                     ; None                                                ; -0.566 ns ; data_in[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk        ;
; N/A                                     ; None                                                ; -0.576 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; W/NB       ;
; N/A                                     ; None                                                ; -0.577 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; W/NB       ;
; N/A                                     ; None                                                ; -0.583 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6  ; W/NB       ;
; N/A                                     ; None                                                ; -0.592 ns ; data_in[28] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ;
; N/A                                     ; None                                                ; -0.595 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6  ; W/NB       ;
; N/A                                     ; None                                                ; -0.596 ns ; data_in[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk        ;
; N/A                                     ; None                                                ; -0.598 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; W/NB       ;
; N/A                                     ; None                                                ; -0.609 ns ; data_in[26] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ;
; N/A                                     ; None                                                ; -0.610 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; W/NB       ;
; N/A                                     ; None                                                ; -0.610 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; W/NB       ;
; N/A                                     ; None                                                ; -0.622 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; W/NB       ;
; N/A                                     ; None                                                ; -0.630 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; -0.631 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; W/NB       ;
; N/A                                     ; None                                                ; -0.635 ns ; data_in[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; address[0] ;
; N/A                                     ; None                                                ; -0.640 ns ; data_in[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5   ; address[0] ;
; N/A                                     ; None                                                ; -0.642 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; -0.643 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; W/NB       ;
; N/A                                     ; None                                                ; -0.647 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; W/NB       ;
; N/A                                     ; None                                                ; -0.656 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; -0.659 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; W/NB       ;
; N/A                                     ; None                                                ; -0.665 ns ; address[7]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; W/NB       ;
; N/A                                     ; None                                                ; -0.668 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; -0.670 ns ; data_in[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3   ; address[0] ;
; N/A                                     ; None                                                ; -0.670 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4  ; clk        ;
; N/A                                     ; None                                                ; -0.671 ns ; data_in[28] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; address[0] ;
; N/A                                     ; None                                                ; -0.677 ns ; address[7]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; W/NB       ;
; N/A                                     ; None                                                ; -0.679 ns ; data_in[0]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0   ; W/NB       ;
; N/A                                     ; None                                                ; -0.679 ns ; data_in[31] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ;
; N/A                                     ; None                                                ; -0.682 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4  ; clk        ;
; N/A                                     ; None                                                ; -0.683 ns ; data_in[24] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; W/NB       ;
; N/A                                     ; None                                                ; -0.688 ns ; data_in[26] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; address[0] ;
; N/A                                     ; None                                                ; -0.695 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; -0.696 ns ; data_in[29] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ;
; N/A                                     ; None                                                ; -0.700 ns ; data_in[30] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; W/NB       ;
; N/A                                     ; None                                                ; -0.700 ns ; address[2]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; W/NB       ;
; N/A                                     ; None                                                ; -0.707 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; -0.709 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[0] ;
; N/A                                     ; None                                                ; -0.711 ns ; data_in[27] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; W/NB       ;
; N/A                                     ; None                                                ; -0.711 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6  ; clk        ;
; N/A                                     ; None                                                ; -0.715 ns ; address[2]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; W/NB       ;
; N/A                                     ; None                                                ; -0.721 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; address[0] ;
; N/A                                     ; None                                                ; -0.723 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6  ; clk        ;
; N/A                                     ; None                                                ; -0.726 ns ; data_in[7]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; address[1] ;
; N/A                                     ; None                                                ; -0.727 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; -0.727 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg        ; W/NB       ;
; N/A                                     ; None                                                ; -0.730 ns ; data_in[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4   ; W/NB       ;
; N/A                                     ; None                                                ; -0.730 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; -0.731 ns ; data_in[5]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5   ; address[1] ;
; N/A                                     ; None                                                ; -0.735 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; -0.739 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; -0.742 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; -0.744 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4  ; address[0] ;
; N/A                                     ; None                                                ; -0.747 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; -0.748 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[0] ;
; N/A                                     ; None                                                ; -0.751 ns ; address[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1  ; W/NB       ;
; N/A                                     ; None                                                ; -0.755 ns ; data_in[28] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; address[1] ;
; N/A                                     ; None                                                ; -0.756 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4  ; address[0] ;
; N/A                                     ; None                                                ; -0.758 ns ; data_in[31] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; address[0] ;
; N/A                                     ; None                                                ; -0.760 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; -0.760 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; address[0] ;
; N/A                                     ; None                                                ; -0.761 ns ; data_in[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3   ; address[1] ;
; N/A                                     ; None                                                ; -0.763 ns ; address[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1  ; W/NB       ;
; N/A                                     ; None                                                ; -0.765 ns ; address[9]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; W/NB       ;
; N/A                                     ; None                                                ; -0.768 ns ; data_in[11] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; W/NB       ;
; N/A                                     ; None                                                ; -0.772 ns ; data_in[26] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; address[1] ;
; N/A                                     ; None                                                ; -0.772 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; -0.774 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; -0.775 ns ; data_in[29] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; address[0] ;
; N/A                                     ; None                                                ; -0.775 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; -0.777 ns ; data_in[19] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; W/NB       ;
; N/A                                     ; None                                                ; -0.777 ns ; address[9]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; W/NB       ;
; N/A                                     ; None                                                ; -0.779 ns ; address[2]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; W/NB       ;
; N/A                                     ; None                                                ; -0.782 ns ; address[3]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; W/NB       ;
; N/A                                     ; None                                                ; -0.785 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6  ; address[0] ;
; N/A                                     ; None                                                ; -0.786 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; -0.787 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; -0.789 ns ; address[2]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; W/NB       ;
; N/A                                     ; None                                                ; -0.790 ns ; data_in[13] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; W/NB       ;
; N/A                                     ; None                                                ; -0.793 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; -0.793 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[1] ;
; N/A                                     ; None                                                ; -0.794 ns ; address[3]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; W/NB       ;
; N/A                                     ; None                                                ; -0.797 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6  ; address[0] ;
; N/A                                     ; None                                                ; -0.804 ns ; data_in[15] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; W/NB       ;
; N/A                                     ; None                                                ; -0.804 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; -0.805 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; -0.805 ns ; address[3]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; address[1] ;
; N/A                                     ; None                                                ; -0.805 ns ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; W/NB       ;
; N/A                                     ; None                                                ; -0.806 ns ; data_in[16] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; W/NB       ;
; N/A                                     ; None                                                ; -0.807 ns ; data_in[0]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk        ;
; N/A                                     ; None                                                ; -0.810 ns ; data_in[18] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; W/NB       ;
; N/A                                     ; None                                                ; -0.812 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; -0.814 ns ; data_in[24] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ;
; N/A                                     ; None                                                ; -0.816 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; address[0] ;
; N/A                                     ; None                                                ; -0.818 ns ; data_in[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6   ; W/NB       ;
; N/A                                     ; None                                                ; -0.819 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; -0.824 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; -0.827 ns ; data_in[9]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; W/NB       ;
; N/A                                     ; None                                                ; -0.830 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; -0.830 ns ; address[7]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; -0.831 ns ; data_in[30] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ;
; N/A                                     ; None                                                ; -0.831 ns ; address[6]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; -0.831 ns ; address[2]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; -0.835 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4  ; address[1] ;
; N/A                                     ; None                                                ; -0.837 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; -0.842 ns ; data_in[31] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; address[1] ;
; N/A                                     ; None                                                ; -0.842 ns ; data_in[27] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ;
; N/A                                     ; None                                                ; -0.842 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; -0.842 ns ; address[7]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; -0.846 ns ; address[2]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; -0.847 ns ; address[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4  ; address[1] ;
; N/A                                     ; None                                                ; -0.848 ns ; address[7]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; -0.849 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; address[0] ;
; N/A                                     ; None                                                ; -0.855 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg        ; clk        ;
; N/A                                     ; None                                                ; -0.858 ns ; data_in[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk        ;
; N/A                                     ; None                                                ; -0.858 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; -0.859 ns ; data_in[29] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; address[1] ;
; N/A                                     ; None                                                ; -0.859 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; address[1] ;
; N/A                                     ; None                                                ; -0.860 ns ; address[7]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg5 ; address[0] ;
; N/A                                     ; None                                                ; -0.864 ns ; data_in[12] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; W/NB       ;
; N/A                                     ; None                                                ; -0.870 ns ; address[8]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; -0.871 ns ; address[3]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; address[1] ;
; N/A                                     ; None                                                ; -0.876 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6  ; address[1] ;
; N/A                                     ; None                                                ; -0.879 ns ; address[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1  ; clk        ;
; N/A                                     ; None                                                ; -0.881 ns ; data_in[0]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0   ; address[0] ;
; N/A                                     ; None                                                ; -0.888 ns ; address[8]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6  ; address[1] ;
; N/A                                     ; None                                                ; -0.891 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; -0.891 ns ; address[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1  ; clk        ;
; N/A                                     ; None                                                ; -0.893 ns ; data_in[24] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0  ; address[0] ;
; N/A                                     ; None                                                ; -0.894 ns ; data_in[20] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4  ; W/NB       ;
; N/A                                     ; None                                                ; -0.897 ns ; data_in[11] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ;
; N/A                                     ; None                                                ; -0.900 ns ; R/WN        ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; W/NB       ;
; N/A                                     ; None                                                ; -0.903 ns ; address[6]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; -0.904 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; -0.910 ns ; data_in[30] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6  ; address[0] ;
; N/A                                     ; None                                                ; -0.910 ns ; address[4]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2 ; W/NB       ;
; N/A                                     ; None                                                ; -0.910 ns ; address[2]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; address[0] ;
; N/A                                     ; None                                                ; -0.911 ns ; address[3]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; -0.916 ns ; address[6]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg4 ; address[1] ;
; N/A                                     ; None                                                ; -0.919 ns ; data_in[13] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ;
; N/A                                     ; None                                                ; -0.921 ns ; data_in[17] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; W/NB       ;
; N/A                                     ; None                                                ; -0.921 ns ; data_in[27] ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; address[0] ;
; N/A                                     ; None                                                ; -0.922 ns ; data_in[23] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; W/NB       ;
; N/A                                     ; None                                                ; -0.922 ns ; address[4]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2 ; W/NB       ;
; N/A                                     ; None                                                ; -0.923 ns ; address[3]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; -0.924 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; -0.925 ns ; address[2]  ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; address[0] ;
; N/A                                     ; None                                                ; -0.929 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg        ; address[0] ;
; N/A                                     ; None                                                ; -0.930 ns ; data_in[1]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1   ; W/NB       ;
; N/A                                     ; None                                                ; -0.930 ns ; address[9]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ;
; N/A                                     ; None                                                ; -0.932 ns ; data_in[4]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4   ; address[0] ;
; N/A                                     ; None                                                ; -0.932 ns ; data_in[10] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2  ; W/NB       ;
; N/A                                     ; None                                                ; -0.933 ns ; data_in[15] ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ;
; N/A                                     ; None                                                ; -0.936 ns ; address[8]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; -0.936 ns ; R/WN        ; lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ;
; N/A                                     ; None                                                ; -0.939 ns ; address[5]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3 ; W/NB       ;
; N/A                                     ; None                                                ; -0.941 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; -0.942 ns ; data_in[19] ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ;
; N/A                                     ; None                                                ; -0.942 ns ; address[9]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg7 ; clk        ;
; N/A                                     ; None                                                ; -0.944 ns ; address[2]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; -0.946 ns ; data_in[6]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk        ;
; N/A                                     ; None                                                ; -0.948 ns ; address[9]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7 ; address[0] ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0   ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg0  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg2  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg3  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg4  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg5  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg6  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg7  ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1   ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2   ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg3   ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg4   ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg5   ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg6   ; W/NB       ;
; N/A                                     ; None                                                ; -0.950 ns ; R/WN        ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7   ; W/NB       ;
; N/A                                     ; None                                                ; -0.951 ns ; address[5]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg3 ; W/NB       ;
; N/A                                     ; None                                                ; -0.953 ns ; address[8]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg6 ; address[1] ;
; N/A                                     ; None                                                ; -0.953 ns ; address[3]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_address_reg1  ; address[0] ;
; N/A                                     ; None                                                ; -0.954 ns ; address[2]  ; lpm_ram_dp2:inst3|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; -0.956 ns ; data_in[2]  ; lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg2   ; W/NB       ;
; N/A                                     ; None                                                ; -0.956 ns ; data_in[9]  ; lpm_ram_dp2:inst2|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;             ;                                                                                                                  ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Jul 20 03:51:56 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "address[1]" is an undefined clock
    Info: Assuming node "address[0]" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "W/NB" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst15" as buffer
    Info: Detected gated clock "inst16" as buffer
    Info: Detected gated clock "inst17" as buffer
    Info: Detected gated clock "inst18" as buffer
Info: Clock "address[1]" Internal fmax is restricted to 500.0 MHz between source memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "address[1]" to destination memory is 4.005 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 5; CLK Node = 'address[1]'
                Info: 2: + IC(0.945 ns) + CELL(0.053 ns) = 1.852 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 2.880 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.472 ns) = 4.005 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.379 ns ( 34.43 % )
                Info: Total interconnect delay = 2.626 ns ( 65.57 % )
            Info: - Longest clock path from clock "address[1]" to source memory is 4.014 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 5; CLK Node = 'address[1]'
                Info: 2: + IC(0.945 ns) + CELL(0.053 ns) = 1.852 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 2.880 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.481 ns) = 4.014 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.388 ns ( 34.58 % )
                Info: Total interconnect delay = 2.626 ns ( 65.42 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "address[0]" Internal fmax is restricted to 500.0 MHz between source memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "address[0]" to destination memory is 4.089 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 5; CLK Node = 'address[0]'
                Info: 2: + IC(0.847 ns) + CELL(0.225 ns) = 1.936 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 2.964 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.472 ns) = 4.089 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.561 ns ( 38.18 % )
                Info: Total interconnect delay = 2.528 ns ( 61.82 % )
            Info: - Longest clock path from clock "address[0]" to source memory is 4.098 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 5; CLK Node = 'address[0]'
                Info: 2: + IC(0.847 ns) + CELL(0.225 ns) = 1.936 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 2.964 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.481 ns) = 4.098 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.570 ns ( 38.31 % )
                Info: Total interconnect delay = 2.528 ns ( 61.69 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 4.168 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.923 ns) + CELL(0.228 ns) = 2.015 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 3.043 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.472 ns) = 4.168 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.564 ns ( 37.52 % )
                Info: Total interconnect delay = 2.604 ns ( 62.48 % )
            Info: - Longest clock path from clock "clk" to source memory is 4.177 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.923 ns) + CELL(0.228 ns) = 2.015 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 3.043 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.481 ns) = 4.177 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.573 ns ( 37.66 % )
                Info: Total interconnect delay = 2.604 ns ( 62.34 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "W/NB" Internal fmax is restricted to 500.0 MHz between source memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "W/NB" to destination memory is 4.299 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 30; CLK Node = 'W/NB'
                Info: 2: + IC(0.936 ns) + CELL(0.346 ns) = 2.146 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 3.174 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.472 ns) = 4.299 ns; Loc. = M4K_X20_Y16; Fanout = 0; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.682 ns ( 39.13 % )
                Info: Total interconnect delay = 2.617 ns ( 60.87 % )
            Info: - Longest clock path from clock "W/NB" to source memory is 4.308 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 30; CLK Node = 'W/NB'
                Info: 2: + IC(0.936 ns) + CELL(0.346 ns) = 2.146 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
                Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 3.174 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
                Info: 4: + IC(0.653 ns) + CELL(0.481 ns) = 4.308 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.691 ns ( 39.25 % )
                Info: Total interconnect delay = 2.617 ns ( 60.75 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2" (data pin = "address[4]", clock pin = "address[1]") is 1.994 ns
    Info: + Longest pin to memory delay is 5.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 8; PIN Node = 'address[4]'
        Info: 2: + IC(5.022 ns) + CELL(0.101 ns) = 5.922 ns; Loc. = M4K_X20_Y17; Fanout = 8; MEM Node = 'lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2'
        Info: Total cell delay = 0.900 ns ( 15.20 % )
        Info: Total interconnect delay = 5.022 ns ( 84.80 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "address[1]" to destination memory is 3.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 5; CLK Node = 'address[1]'
        Info: 2: + IC(0.940 ns) + CELL(0.053 ns) = 1.847 ns; Loc. = LCCOMB_X1_Y14_N8; Fanout = 1; COMB Node = 'inst15'
        Info: 3: + IC(0.987 ns) + CELL(0.000 ns) = 2.834 ns; Loc. = CLKCTRL_G1; Fanout = 33; COMB Node = 'inst15~clkctrl'
        Info: 4: + IC(0.649 ns) + CELL(0.467 ns) = 3.950 ns; Loc. = M4K_X20_Y17; Fanout = 8; MEM Node = 'lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg2'
        Info: Total cell delay = 1.374 ns ( 34.78 % )
        Info: Total interconnect delay = 2.576 ns ( 65.22 % )
Info: tco from clock "W/NB" to destination pin "data_out[30]" through memory "lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0" is 11.932 ns
    Info: + Longest clock path from clock "W/NB" to source memory is 4.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 30; CLK Node = 'W/NB'
        Info: 2: + IC(0.936 ns) + CELL(0.346 ns) = 2.146 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'inst18'
        Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 3.174 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'inst18~clkctrl'
        Info: 4: + IC(0.653 ns) + CELL(0.467 ns) = 4.294 ns; Loc. = M4K_X20_Y16; Fanout = 8; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.677 ns ( 39.05 % )
        Info: Total interconnect delay = 2.617 ns ( 60.95 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 7.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y16; Fanout = 8; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y16; Fanout = 2; MEM Node = 'lpm_ram_dp2:inst4|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|q_b[6]'
        Info: 3: + IC(1.312 ns) + CELL(0.225 ns) = 3.387 ns; Loc. = LCCOMB_X1_Y14_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst19|lpm_mux:lpm_mux_component|mux_cpc:auto_generated|l1_w22_n0_mux_dataout~0'
        Info: 4: + IC(1.971 ns) + CELL(2.144 ns) = 7.502 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'data_out[30]'
        Info: Total cell delay = 4.219 ns ( 56.24 % )
        Info: Total interconnect delay = 3.283 ns ( 43.76 % )
Info: Longest tpd from source pin "W/NB" to destination pin "data_out[5]" is 11.000 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 30; CLK Node = 'W/NB'
    Info: 2: + IC(4.098 ns) + CELL(0.366 ns) = 5.328 ns; Loc. = LCCOMB_X1_Y14_N6; Fanout = 8; COMB Node = 'lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2'
    Info: 3: + IC(1.732 ns) + CELL(0.154 ns) = 7.214 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 1; COMB Node = 'lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2'
    Info: 4: + IC(1.798 ns) + CELL(1.988 ns) = 11.000 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'data_out[5]'
    Info: Total cell delay = 3.372 ns ( 30.65 % )
    Info: Total interconnect delay = 7.628 ns ( 69.35 % )
Info: th for memory "lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7" (data pin = "data_in[7]", clock pin = "W/NB") is -0.433 ns
    Info: + Longest clock path from clock "W/NB" to destination memory is 4.257 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 30; CLK Node = 'W/NB'
        Info: 2: + IC(0.930 ns) + CELL(0.346 ns) = 2.140 ns; Loc. = LCCOMB_X1_Y14_N8; Fanout = 1; COMB Node = 'inst15'
        Info: 3: + IC(0.987 ns) + CELL(0.000 ns) = 3.127 ns; Loc. = CLKCTRL_G1; Fanout = 33; COMB Node = 'inst15~clkctrl'
        Info: 4: + IC(0.649 ns) + CELL(0.481 ns) = 4.257 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.691 ns ( 39.72 % )
        Info: Total interconnect delay = 2.566 ns ( 60.28 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 1; PIN Node = 'data_in[7]'
        Info: 2: + IC(4.017 ns) + CELL(0.096 ns) = 4.893 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'lpm_ram_dp2:inst|altsyncram:altsyncram_component|altsyncram_v1p1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 0.876 ns ( 17.90 % )
        Info: Total interconnect delay = 4.017 ns ( 82.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Mon Jul 20 03:51:58 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


