#include "trans.h"

// CC1120 SPI chip select settings
#define CS_PIN PB2
#define CS_PORT PORTB
#define CS_DDR_PORT DDRB

#define DEVICE_ADDRESS 0xAA

void init_cs_cc1120() {
    init_cs(CS_PIN, &CS_DDR_PORT);
}

void set_cs_low_cc1120() {
    set_cs_low(CS_PIN, &CS_PORT);
}

void set_cs_high_cc1120() {
    set_cs_high(CS_PIN, &CS_PORT);
}

uint8_t cmd(uint8_t data) {
    set_cs_low_cc1120();
    uint8_t ret = send_spi(data);
    set_cs_high_cc1120();
    return ret;
}

void write(uint8_t addr, uint8_t data) {
    set_cs_low_cc1120();
    send_spi(addr);
    send_spi(data);
    set_cs_high_cc1120();
}

void write_extended(uint8_t addr, uint8_t data) {
    set_cs_low_cc1120();
    send_spi(0x2F); // required before writing to extended registers
    send_spi(addr);
    send_spi(data);
    set_cs_high_cc1120();
}

void init_cc1120(void) {
    init_spi();
    init_cs_cc1120();

    cmd(SRES); // reset
    _delay_ms(200); // TODO: figure out why these delays are necessary

    cmd(SIDLE); // enter IDLE state
    cmd(SFRX); // flush RX
    cmd(SFTX); // flush TX

	//high performance settings
	write_extended(FS_DIG1, 0x00);    //FS_DIG1: 0x00         Frequency Synthesizer Digital Reg. 1
	write_extended(FS_DIG0, 0x5F);    //FS_DIG0: 0x5F         Frequency Synthesizer Digital Reg. 0
	write_extended(FS_CAL1, 0x40);    //FS_CAL1: 0x40         Frequency Synthesizer Calibration Reg. 1
	write_extended(FS_CAL0, 0x0E);    //FS_CAL0: 0x0E         Frequency Synthesizer Calibration Reg. 0
	write_extended(FS_DIVTWO, 0x03);   //FS_DIVTWO: 0x03       Frequency Synthesizer Divide by 2
	write_extended(FS_DSM0, 0x33);    //FS_DSM0: 0x33         FS Digital Synthesizer Module Configuration Reg. 0
	write_extended(FS_DVC0, 0x17);    //FS_DVCO: 0x17         Frequency Synthesizer Divider Chain Configuration ..
	write_extended(FS_PFD, 0x50);    //FS_PFD: 0x50          Frequency Synthesizer Phase Frequency Detector Con..
	write_extended(FS_PRE, 0x6E);    //FS_PRE: 0x6E          Frequency Synthesizer Prescaler Configuration
	write_extended(FS_REG_DIV_CML, 0x14);      //FS_REG_DIV_CML: 0x14  Frequency Synthesizer Divider Regulator Configurat..
	write_extended(FS_SPARE, 0xAC);   //FS_SPARE: 0xAC        Set up Frequency Synthesizer Spare
	write_extended(FS_VCO0, 0xB4);    //FS_VCO0: 0xB4         FS Voltage Controlled Oscillator Configuration Reg..
	write_extended(XOSC5, 0x0E);    //XOSC5: 0x0E           Crystal Oscillator Configuration Reg. 5
	write_extended(XOSC1, 0x03);    //XOSC1: 0x03           Crystal Oscillator Configuration Reg. 0
    /************************************/
    //For test purposes only, (2nd block, deleted first one) use values from SmartRF for some bits
    //High performance RX
    write(SYNC_CFG1, 0x0B);    //
    write(DCFILT_CFG, 0x1C);            //
    write(IQIC, 0x00);     //
    write(CHAN_BW, 0x04);    //
    write(MDMCFG0, 0x05);    //
    write(AGC_CFG1, 0xA9);    //
    write(AGC_CFG0, 0xCF);    //
    write(FIFO_CFG, 0xFF);    //
    write(SETTLING_CFG, 0x03);          //
    write_extended(IF_MIX_CFG, 0x00);          //

    write(SYNC3, 0x93);	//SYNC3: 0x93            Set SYNC word bits 31:24
    write(SYNC2, 0x0B);	//SYNC2: 0x0B            Set SYNC word bits 23:16
    write(SYNC1, 0x51);	//SYNC1: 0x51            Set SYNC word bits 15:8
    write(SYNC0, 0xDE);	//SYNC0: 0xDE            Set SYNC word bits 7:0
	// should tune SYNC_THR (default 0x0A = 10; allows for 5 errors in sync (bad!))
    // otherwise, SYNC_CFG defaults are good

    // set TOC_LIMIT to 0
    // set normal mode/FIFO mode of operation
    // look into RX filter BW settings? not larger than ~40 kHz?

    write(DEVIATION_M, 0x48);
    // set DEV_M to 72; along with DEV_E = 5; TODO: figure this out based
    // on desired modulation index
    write(MODCFG_DEV_E, 0b00001101);
    // use 2-GFSK modulation scheme
    write(PREAMBLE_CFG1, 0x14);
    // use 3 byte preamble, with preamble word 0xAA
    write(PREAMBLE_CFG0, 0x25);
	// enable preamble detection, set PQT timeout to 16 symbols and
	// set PQT threshold to 5 errors

    write(SYMBOL_RATE2, 0x73);
    write(SYMBOL_RATE1, 0x00);
    write(SYMBOL_RATE0, 0x00);

    //write(SYMBOL_RATE2, 0x01);
    //write(SYMBOL_RATE1, 0x42);
    //write(SYMBOL_RATE0, 0x1F);

	// set the symbol rate and exponent such that we transmit at 9600 bps
    write(FS_CFG, 0b00000100);
    // set freq. band to 410 - 480 MHz

    write(PKT_CFG2, 0b00000000);
    //PKT_CFG2: 0x00; set FIFO mode, set CCA to not discriminate
    write(PKT_CFG1, 0b00110000);
    //PKT_CFG1: 0x30; do no whiten data; check addr in RX and broadcast 0x00
    // and 0xFF; do not CRC, do not byte swap, do not append status (might be useful)
    write(PKT_CFG0, 0b00100000);
    // set var length packet mode

    write(RFEND_CFG1, 0b00101111);
    // disable RX timer; go to TX after receiving a good packet
    write(RFEND_CFG0, 0b00000000);
    // enter IDLE after sending a good packet; ignore bad packets;
    // no antenna diversity

    write(PA_CFG2, 0x3F);
    // set power ramp to 63; results in 14 dB output power
    // this is the max value

    write(PKT_LEN, 0xFF);
    // set max packet length to 255; perhaps should set to 128?

    // review TOC_CFG values; defaults seem good

    //frequency offset setting; i.e. none
    write_extended(FREQOFF1, 0x00);
    write_extended(FREQOFF0, 0x00);

    //Frequency setting
    //set freq. to 434 MHz.
    write_extended(FREQ2, 0x21);
    write_extended(FREQ1, 0x80);
    write_extended(FREQ0, 0x00);

    // new settings?
    //write_extended(FREQ2, 0x6C);
    //write_extended(FREQ1, 0x90);
    //write_extended(FREQ0, 0x02);

    write(DEV_ADDR, DEVICE_ADDRESS);
    // set the device address for RX addr checking

    // perform calibration
    cmd(SCAL); // freq synth
    _delay_ms(200);

    cmd(SAFC); // automatic freq control
    _delay_ms(200);

    cmd(SIDLE);
}

void fifo_write(uint8_t addr, uint8_t data) {
	set_cs_low_cc1120();
	send_spi(0x3E);
	send_spi(addr);
	send_spi(data);
	set_cs_high_cc1120();
}

void send(uint8_t* msg, uint8_t addr, uint8_t length)
{
    cmd(SIDLE);
    cmd(SFTX); // flux TX FIFO

    fifo_write(0x00, length + 1); // + 2? changed to + 1
    fifo_write(0x01, addr);

    for (int i = 0; i < length; i++) {
        fifo_write(i + 2, msg[i]);
    }

    write_extended(TXFIRST, 0x00);
    write_extended(TXLAST, length + 3);

    cmd(STX); // begin transmission
    // check to make sure there are no errors
}

enum CC1120_STATES {
    IDLE,
    RX,
    TX,
    FSTXON,
    CALIBRATE,
    SETTLING,
    RX_FIFO_ERR,
    TX_FIFO_ERR,
};

void print_status(uint8_t sb) {
    int CHIP_RDY = sb & _BV(7) ? 1 : 0;
    int STATE = (sb & 0b01110000) >> 4;

    print("CHP_RDY: %i\n", CHIP_RDY);

    switch(STATE) {
        case IDLE:
            print("STATE  : IDLE\n");
            break;
        case RX:
            print("STATE  : RX\n");
            break;
        case TX:
            print("STATE  : TX\n");
            break;
        case FSTXON:
            print("STATE  : FSTXON\n");
            break;
        case CALIBRATE:
            print("STATE  : CALIBRATE\n");
            break;
        case SETTLING:
            print("STATE  : SETTLING\n");
            break;
        case RX_FIFO_ERR:
            print("STATE  : RX FIFO ERR\n");
            break;
        case TX_FIFO_ERR:
            print("STATE  : TX FIFO ERR\n");
            break;
    }
}

uint8_t get_status() {
    uint8_t sb = cmd(SNOP);
    return sb;
}
