<!doctype html><html lang=en><head><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="ie=edge"><meta http-equiv=Accept-CH content="DPR, Viewport-Width, Width"><link rel=icon href=/images/favicon.png type=image/gif><link rel=preconnect href=https://fonts.googleapis.com><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=preload as=style href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap"><link rel=stylesheet href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" media=print onload='this.media="all"'><noscript><link href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" rel=stylesheet></noscript><link rel=stylesheet href=/css/font.css media=all><meta property="og:url" content="https://will-l10.github.io/blogs/mips-processor/"><meta property="og:site_name" content="William Lazcano | Computer & Electrical Engineering"><meta property="og:title" content="MIPS Processor with Extended ISA"><meta property="og:description" content="5-stage pipelined MIPS processor with hazard detection and forwarding"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="blogs"><meta property="article:published_time" content="2024-09-20T00:00:00+00:00"><meta property="article:modified_time" content="2024-09-20T00:00:00+00:00"><meta property="article:tag" content="MIPS"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="SystemVerilog"><meta property="article:tag" content="Pipelining"><meta name=twitter:card content="summary"><meta name=twitter:title content="MIPS Processor with Extended ISA"><meta name=twitter:description content="5-stage pipelined MIPS processor with hazard detection and forwarding"><link rel=stylesheet href=/bootstrap-5/css/bootstrap.min.css media=all><link rel=stylesheet href=/css/header.css media=all><link rel=stylesheet href=/css/footer.css media=all><link rel=stylesheet href=/css/theme.css media=all><style>:root{--text-color:#343a40;--text-secondary-color:#6c757d;--text-link-color:#007bff;--background-color:#eaedf0;--secondary-background-color:#64ffda1a;--primary-color:#007bff;--secondary-color:#f8f9fa;--text-color-dark:#e4e6eb;--text-secondary-color-dark:#b0b3b8;--text-link-color-dark:#ffffff;--background-color-dark:#18191a;--secondary-background-color-dark:#212529;--primary-color-dark:#ffffff;--secondary-color-dark:#212529}body{font-size:1rem;font-weight:400;line-height:1.5;text-align:left}html{background-color:var(--background-color)!important}body::-webkit-scrollbar{height:0;width:8px;background-color:var(--background-color)}::-webkit-scrollbar-track{border-radius:1rem}::-webkit-scrollbar-thumb{border-radius:1rem;background:#b0b0b0;outline:1px solid var(--background-color)}#search-content::-webkit-scrollbar{width:.5em;height:.1em;background-color:var(--background-color)}</style><meta name=description content="5-stage pipelined MIPS processor with hazard detection and forwarding"><link rel=stylesheet href=/css/single.css><script defer src=/fontawesome-6/all-6.4.2.js></script><title>MIPS Processor with Extended ISA | William Lazcano | Computer & Electrical Engineering</title></head><body class=light><script>let localStorageValue=localStorage.getItem("pref-theme"),mediaQuery=window.matchMedia("(prefers-color-scheme: dark)").matches;switch(localStorageValue){case"dark":document.documentElement.classList.add("dark"),document.body.classList.add("dark");break;case"light":document.body.classList.remove("dark"),document.documentElement.classList.remove("dark");break;default:mediaQuery&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"));break}</script><header id=profileHeader><nav class="pt-3 navbar navbar-expand-lg"><div class="container-fluid mx-xs-2 mx-sm-5 mx-md-5 mx-lg-5"><a class="navbar-brand primary-font text-wrap" href=/><img src=/images/favicon.png width=30 height=30 class="d-inline-block align-top">
William Lazcano</a><div><input id=search autocomplete=off class="form-control mr-sm-2 d-none d-md-block" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div><button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarContent aria-controls=navbarContent aria-expanded=false aria-label="Toggle navigation">
<svg aria-hidden="true" height="24" viewBox="0 0 16 16" width="24" data-view-component="true"><path fill-rule="evenodd" d="M1 2.75A.75.75.0 011.75 2h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 2.75zm0 5A.75.75.0 011.75 7h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 7.75zM1.75 12a.75.75.0 100 1.5h12.5a.75.75.0 100-1.5H1.75z"/></svg></button><div class="collapse navbar-collapse text-wrap primary-font" id=navbarContent><ul class="navbar-nav ms-auto text-center"><li class="nav-item navbar-text d-block d-md-none"><div class=nav-link><input id=search autocomplete=off class="form-control mr-sm-2" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div></li><li class="nav-item navbar-text"><a class=nav-link href=/#about aria-label=about>About Me</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#experience aria-label=experience>Experience</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#education aria-label=education>Education</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#achievements aria-label=achievements>Achievements</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#contact aria-label=contact>Get in Touch</a></li><li class="nav-item navbar-text"><a class=nav-link href=/blogs/ title>Blog</a></li><li class="nav-item navbar-text"><div class=text-center><button id=theme-toggle>
<svg id="moon" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></li></ul></div></div></nav></header><div id=content><section id=single><div class=container><div class="row justify-content-center"><div class="col-sm-12 col-md-12 col-lg-9"><div class=pr-lg-4><div class="title mb-5"><h1 class="text-center mb-4">MIPS Processor with Extended ISA</h1><div class=text-center>William Lazcano
<small>|</small>
Sep 20, 2024
<span id=readingTime>min read</span></div></div><div class=featured-image><img class="img-fluid mx-auto d-block" src=/images/projects/mips.jpg alt="MIPS Processor with Extended ISA"></div><article class="page-content p-2"><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a complete single-cycle MIPS processor with subroutine support, demonstrating understanding of Load/Store architecture and function call mechanisms.</p><h2 id=architecture>Architecture</h2><h3 id=core-features>Core Features</h3><ul><li><strong>32 General-Purpose Registers</strong>: Full MIPS register file</li><li><strong>Load/Store Architecture</strong>: Separate instructions for memory access and computation</li><li><strong>Subroutine Support</strong>: JAL and JR instructions for function calls</li><li><strong>Harvard Architecture</strong>: Separate instruction and data memory</li></ul><h3 id=extended-instructions>Extended Instructions</h3><p>Added critical instructions for structured programming:</p><ul><li><p><strong>JAL (Jump and Link)</strong>: Save return address and jump to function</p><ul><li>Stores PC+4 in register $31 (return address register)</li><li>Jumps to target address</li></ul></li><li><p><strong>JR (Jump Register)</strong>: Return from function</p><ul><li>Jumps to address in specified register</li><li>Essential for function returns</li></ul></li></ul><h2 id=implementation-details>Implementation Details</h2><h3 id=datapath-extensions>Datapath Extensions</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-systemverilog data-lang=systemverilog><span style=display:flex><span><span style=color:#66d9ef>module</span> mips_processor (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> reset,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc_out,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr_out
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Register file with 32 registers
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] registers [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Control signals
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> reg_write, mem_write, mem_to_reg;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] reg_dst;  <span style=color:#75715e>// For selecting destination register
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc_src;   <span style=color:#75715e>// For JAL/JR control
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ALU
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] alu_result;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] src_a, src_b;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Data memory
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] read_data;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] write_data;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// PC Logic with JAL/JR support
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk <span style=color:#66d9ef>or</span> <span style=color:#66d9ef>posedge</span> reset) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (reset)
</span></span><span style=display:flex><span>            pc <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>32</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>case</span> (pc_src)
</span></span><span style=display:flex><span>                <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b00</span><span style=color:#f92672>:</span> pc <span style=color:#f92672>&lt;=</span> pc <span style=color:#f92672>+</span> <span style=color:#ae81ff>4</span>;              <span style=color:#75715e>// Normal increment
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b01</span><span style=color:#f92672>:</span> pc <span style=color:#f92672>&lt;=</span> {pc[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>28</span>], instr[<span style=color:#ae81ff>25</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b00</span>};  <span style=color:#75715e>// JAL
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b10</span><span style=color:#f92672>:</span> pc <span style=color:#f92672>&lt;=</span> registers[instr[<span style=color:#ae81ff>25</span><span style=color:#f92672>:</span><span style=color:#ae81ff>21</span>]];  <span style=color:#75715e>// JR
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> pc <span style=color:#f92672>&lt;=</span> pc <span style=color:#f92672>+</span> <span style=color:#ae81ff>4</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Register file with write-back MUX
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (reg_write) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>case</span> (reg_dst)
</span></span><span style=display:flex><span>                <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b00</span><span style=color:#f92672>:</span> registers[instr[<span style=color:#ae81ff>20</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>]] <span style=color:#f92672>&lt;=</span> write_data;  <span style=color:#75715e>// rt
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b01</span><span style=color:#f92672>:</span> registers[instr[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>11</span>]] <span style=color:#f92672>&lt;=</span> write_data;  <span style=color:#75715e>// rd
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b10</span><span style=color:#f92672>:</span> registers[<span style=color:#ae81ff>31</span>] <span style=color:#f92672>&lt;=</span> pc <span style=color:#f92672>+</span> <span style=color:#ae81ff>4</span>;  <span style=color:#75715e>// $ra for JAL
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// MUX for write data routing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>assign</span> write_data <span style=color:#f92672>=</span> mem_to_reg <span style=color:#f92672>?</span> read_data <span style=color:#f92672>:</span> alu_result;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h3 id=control-unit>Control Unit</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-systemverilog data-lang=systemverilog><span style=display:flex><span><span style=color:#66d9ef>module</span> control_unit (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>5</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] opcode,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>5</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] funct,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> reg_write,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> mem_write,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> mem_to_reg,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] reg_dst,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc_src,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] alu_control
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#75715e>// Default values
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        reg_write <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        mem_write <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        mem_to_reg <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        reg_dst <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b01</span>;
</span></span><span style=display:flex><span>        pc_src <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b00</span>;
</span></span><span style=display:flex><span>        
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span> (opcode)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>6</span><span style=color:#ae81ff>&#39;b000000</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// R-type
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                reg_write <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>case</span> (funct)
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>6</span><span style=color:#ae81ff>&#39;b001000</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// JR
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                        pc_src <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b10</span>;
</span></span><span style=display:flex><span>                        reg_write <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#75715e>// Other R-type instructions...
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>6</span><span style=color:#ae81ff>&#39;b000011</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// JAL
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                reg_write <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                reg_dst <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b10</span>;   <span style=color:#75715e>// Write to $31
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                pc_src <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b01</span>;    <span style=color:#75715e>// Jump
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            <span style=color:#75715e>// Other instructions...
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=assembly-programming>Assembly Programming</h2><h3 id=test-program-function-call-demo>Test Program: Function Call Demo</h3><pre tabindex=0><code class=language-assembly data-lang=assembly># Main program
main:
    addi $a0, $zero, 5     # a = 5
    addi $a1, $zero, 3     # b = 3
    jal  compute           # Call compute(a, b)
    # Result now in $v0
    j    end               # Jump to end

# Function: compute (a+b)*2
compute:
    add  $t0, $a0, $a1     # t0 = a + b
    sll  $v0, $t0, 1       # v0 = t0 * 2 (shift left)
    jr   $ra               # Return

end:
    # Program complete
</code></pre><h2 id=hardware-deployment>Hardware Deployment</h2><h3 id=fpga-implementation>FPGA Implementation</h3><ul><li><strong>Platform</strong>: Altera DE2-115</li><li><strong>Clock</strong>: 50 MHz with clock division</li><li><strong>Display</strong>: 7-segment showing PC, instructions, memory operations</li><li><strong>Debug Features</strong>:<ul><li>Pause-on-write capability</li><li>Step-by-step execution</li><li>Real-time register display</li></ul></li></ul><h3 id=memory-configuration>Memory Configuration</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-systemverilog data-lang=systemverilog><span style=display:flex><span><span style=color:#75715e>// Instruction Memory (1KB)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>module</span> instruction_memory (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] mem [<span style=color:#ae81ff>0</span><span style=color:#f92672>:</span><span style=color:#ae81ff>255</span>];
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>initial</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        $readmemh(<span style=color:#e6db74>&#34;program.hex&#34;</span>, mem);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> instr <span style=color:#f92672>=</span> mem[addr[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>2</span>]];
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e>// Data Memory (1KB)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>module</span> data_memory (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> mem_write,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] write_data,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] read_data
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] mem [<span style=color:#ae81ff>0</span><span style=color:#f92672>:</span><span style=color:#ae81ff>255</span>];
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (mem_write)
</span></span><span style=display:flex><span>            mem[addr[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>2</span>]] <span style=color:#f92672>&lt;=</span> write_data;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> read_data <span style=color:#f92672>=</span> mem[addr[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>2</span>]];
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=testing--verification>Testing & Verification</h2><h3 id=test-cases>Test Cases</h3><ol><li><strong>Basic arithmetic</strong>: ADD, SUB, AND, OR</li><li><strong>Memory operations</strong>: LW, SW with various offsets</li><li><strong>Function calls</strong>: JAL/JR with nested calls</li><li><strong>Edge cases</strong>: Writing to $zero, jumping to boundary addresses</li></ol><h3 id=timing-analysis>Timing Analysis</h3><pre tabindex=0><code>Critical Path Analysis (TimeQuest):
- Register File Read: 2.5ns
- ALU Operation: 8.2ns
- Memory Access: 5.1ns
- Register File Write: 2.1ns
Total: 17.9ns (55.8 MHz max frequency)
Target: 50 MHz ✓
</code></pre><h3 id=verification-results>Verification Results</h3><ul><li>✅ All R-type instructions functional</li><li>✅ Memory operations working correctly</li><li>✅ Function calls with proper return</li><li>✅ Nested function calls successful</li><li>✅ Timing constraints met</li></ul><h2 id=skills-demonstrated>Skills Demonstrated</h2><ul><li>MIPS architecture implementation</li><li>Datapath design with MUXes</li><li>Control unit design</li><li>Assembly programming</li><li>FPGA deployment</li><li>Timing analysis and optimization</li><li>Hardware debugging</li><li>Function call conventions</li></ul><h2 id=lessons-learned>Lessons Learned</h2><ol><li><strong>Register $31 Handling</strong>: Critical for return address storage</li><li><strong>PC Control</strong>: Multiple sources require careful MUX design</li><li><strong>Timing</strong>: Register file access can be critical path</li><li><strong>Testing</strong>: Assembly programs essential for functional verification</li></ol></article></div></div><div class="col-sm-12 col-md-12 col-lg-3"><div id=stickySideBar class=sticky-sidebar><aside class=toc><h5>Table Of Contents</h5><div class=toc-content><nav id=TableOfContents><ul><li><a href=#project-overview>Project Overview</a></li><li><a href=#architecture>Architecture</a><ul><li><a href=#core-features>Core Features</a></li><li><a href=#extended-instructions>Extended Instructions</a></li></ul></li><li><a href=#implementation-details>Implementation Details</a><ul><li><a href=#datapath-extensions>Datapath Extensions</a></li><li><a href=#control-unit>Control Unit</a></li></ul></li><li><a href=#assembly-programming>Assembly Programming</a><ul><li><a href=#test-program-function-call-demo>Test Program: Function Call Demo</a></li></ul></li><li><a href=#hardware-deployment>Hardware Deployment</a><ul><li><a href=#fpga-implementation>FPGA Implementation</a></li><li><a href=#memory-configuration>Memory Configuration</a></li></ul></li><li><a href=#testing--verification>Testing & Verification</a><ul><li><a href=#test-cases>Test Cases</a></li><li><a href=#timing-analysis>Timing Analysis</a></li><li><a href=#verification-results>Verification Results</a></li></ul></li><li><a href=#skills-demonstrated>Skills Demonstrated</a></li><li><a href=#lessons-learned>Lessons Learned</a></li></ul></nav></div></aside><aside class=tags><h5>Tags</h5><ul class="tags-ul list-unstyled list-inline"><li class=list-inline-item><a href=https://will-l10.github.io/tags/mips target=_blank>MIPS</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/fpga target=_blank>FPGA</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/systemverilog target=_blank>SystemVerilog</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/pipelining target=_blank>Pipelining</a></li></ul></aside><aside class=social><h5>Social</h5><div class=social-content><ul class=list-inline><li class="list-inline-item text-center"><a target=_blank href="https://www.linkedin.com/feed/?shareActive=true&text=5-stage%20pipelined%20MIPS%20processor%20with%20hazard%20detection%20and%20forwarding https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f"><i class="fab fa-linkedin"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='https://twitter.com/share?text=MIPS%20Processor%20with%20Extended%20ISA&url=https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f&hashtags=MIPS%2cFPGA%2cSystemVerilog%2cPipelining'><i class="fab fa-twitter"></i></a></li><li class="list-inline-item text-center"><a target=_blank href="https://api.whatsapp.com/send?text=MIPS%20Processor%20with%20Extended%20ISA: https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f"><i class="fab fa-whatsapp"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='mailto:?subject=MIPS%20Processor%20with%20Extended%20ISA&amp;body=Check%20out%20this%20site https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f'><i class="fa fa-envelope"></i></a></li></ul></div></aside></div></div></div><div class=row><div class="col-sm-12 col-md-12 col-lg-9 p-4"></div></div></div><button class="p-2 px-3" onclick=topFunction() id=topScroll>
<i class="fas fa-angle-up"></i></button></section><div class=progress><div id=scroll-progress-bar class=progress-bar role=progressbar aria-valuenow=0 aria-valuemin=0 aria-valuemax=100></div></div><script src=/js/scrollProgressBar.js></script><script>var topScroll=document.getElementById("topScroll");window.onscroll=function(){scrollFunction()};function scrollFunction(){document.body.scrollTop>20||document.documentElement.scrollTop>20?topScroll.style.display="block":topScroll.style.display="none"}function topFunction(){document.body.scrollTop=0,document.documentElement.scrollTop=0}let stickySideBarElem=document.getElementById("stickySideBar"),stickyNavBar=!1;if(stickyNavBar){let e=document.getElementById("profileHeader"),t=e.offsetHeight+15;stickySideBarElem.style.top=t+"px"}else stickySideBarElem.style.top="50px"</script><script src=/js/readingTime.js></script></div><footer><div class="container py-3" id=recent-posts><div class="h3 text-center text-secondary py-3">Projects</div><div class="row justify-content-center"><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/custom-processor/><img src=/images/projects/processor.jpg class=card-img-top alt="Custom 8-Bit Multicycle Processor"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/custom-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="Custom 8-Bit Multicycle Processor">Custom 8-Bit Multicycle …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a complete custom processor from scratch with 16-instruction ISA and FSM-based control unit, capable of executing complex matrix operations entirely in software.</p><h2 id=architecture>Architecture</h2><h3 id=instruction-set-architecture-isa>Instruction Set Architecture (ISA)</h3><p>Custom 16-instruction set including:</p><ul><li><strong>Arithmetic …</strong></li></ul></p></div></div><div class="mt-auto card-footer"><span class=float-start>Nov 16, 2024</span>
<a href=/blogs/custom-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/construction-portfolio/><img src=/images/projects/construction1.jpg class=card-img-top alt="Construction & Renovation Portfolio"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/construction-portfolio/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="Construction & Renovation Portfolio">Construction & Renovation …</h5></a><div class="card-text secondary-font"><p><h2 id=overview>Overview</h2><p>Since 2019, I&rsquo;ve worked on residential construction and renovation projects through my family business, gaining practical experience in electrical installation, flooring, and full bathroom remodeling. This hands-on work complements my engineering education by providing real-world …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Nov 1, 2024</span>
<a href=/blogs/construction-portfolio/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/arm-processor/><img src=/images/projects/arm.jpg class=card-img-top alt="ARM Processor Implementation"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/arm-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="ARM Processor Implementation">ARM Processor …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Implemented an ARM processor with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages.</p><h2 id=technical-details>Technical Details</h2><h3 id=architecture>Architecture</h3><ul><li><strong>Instruction Set</strong>: Extended ARM ISA with custom instructions</li><li><strong>Pipeline</strong>: Multi-stage …</li></ul></p></div></div><div class="mt-auto card-footer"><span class=float-start>Oct 15, 2024</span>
<a href=/blogs/arm-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/mips-processor/><img src=/images/projects/mips.jpg class=card-img-top alt="MIPS Processor with Extended ISA"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/mips-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="MIPS Processor with Extended ISA">MIPS Processor with …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a complete single-cycle MIPS processor with subroutine support, demonstrating understanding of Load/Store architecture and function call mechanisms.</p><h2 id=architecture>Architecture</h2><h3 id=core-features>Core Features</h3><ul><li><strong>32 General-Purpose Registers</strong>: Full MIPS register file</li><li><strong>Load/Store Architecture</strong>: …</li></ul></p></div></div><div class="mt-auto card-footer"><span class=float-start>Sep 20, 2024</span>
<a href=/blogs/mips-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/gcd-algorithm/><img src=/images/projects/processor.jpg class=card-img-top alt="GCD Algorithm Hardware Implementation"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/gcd-algorithm/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="GCD Algorithm Hardware Implementation">GCD Algorithm Hardware …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Created general datapath for Greatest Common Divisor algorithm using finite state machine design methodology, demonstrating algorithm-to-hardware translation.</p><h2 id=algorithm>Algorithm</h2><h3 id=euclidean-algorithm>Euclidean Algorithm</h3><p>The GCD algorithm uses the principle:</p><pre tabindex=0><code>GCD(a, b) = GCD(b, a mod b)
</code></pre><p>Continues until <code>b = 0</code>, at …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Aug 10, 2024</span>
<a href=/blogs/gcd-algorithm/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div></div></div><div class="text-center pt-2"><span class=px-1><a href=https://github.com/Will-L10 target=_blank aria-label=github><svg width="2.7em" height="2.7em" viewBox="0 0 1792 1792"><path id="footer-socialNetworks-github-svg-path" d="M522 1352q-8 9-20-3-13-11-4-19 8-9 20 3 12 11 4 19zm-42-61q9 12 0 19-8 6-17-7t0-18q9-7 17 6zm-61-60q-5 7-13 2-10-5-7-12 3-5 13-2 10 5 7 12zm31 34q-6 7-16-3-9-11-2-16 6-6 16 3 9 11 2 16zm129 112q-4 12-19 6-17-4-13-15t19-7q16 5 13 16zm63 5q0 11-16 11-17 2-17-11 0-11 16-11 17-2 17 11zm58-10q2 10-14 14t-18-8 14-15q16-2 18 9zm964-956v960q0 119-84.5 203.5T1376 1664h-224q-16 0-24.5-1t-19.5-5-16-14.5-5-27.5v-239q0-97-52-142 57-6 102.5-18t94-39 81-66.5 53-105T1386 856q0-121-79-206 37-91-8-204-28-9-81 11t-92 44l-38 24q-93-26-192-26t-192 26q-16-11-42.5-27T578 459.5 492 446q-44 113-7 204-79 85-79 206 0 85 20.5 150t52.5 105 80.5 67 94 39 102.5 18q-40 36-49 103-21 10-45 15t-57 5-65.5-21.5T484 1274q-19-32-48.5-52t-49.5-24l-20-3q-21 0-29 4.5t-5 11.5 9 14 13 12l7 5q22 10 43.5 38t31.5 51l10 23q13 38 44 61.5t67 30 69.5 7 55.5-3.5l23-4q0 38 .5 103t.5 68q0 22-11 33.5t-22 13-33 1.5H416q-119 0-203.5-84.5T128 1376V416q0-119 84.5-203.5T416 128h960q119 0 203.5 84.5T1664 416z"/></svg>
</a></span><span class=px-1><a href=https://linkedin.com/in/williamlazcano target=_blank aria-label=linkedin><svg width="2.4em" height="2.4em" fill="#fff" aria-label="LinkedIn" viewBox="0 0 512 512"><rect width="512" height="512" fill="#0077b5" rx="15%"/><circle cx="142" cy="138" r="37"/><path stroke="#fff" stroke-width="66" d="M244 194v198M142 194v198"/><path d="M276 282c0-20 13-40 36-40 24 0 33 18 33 45v105h66V279c0-61-32-89-76-89-34 0-51 19-59 32"/></svg></a></span></div><div class="container py-4"><div class="row justify-content-center"><div class="col-md-4 text-center"><div class=pb-2><a href=https://will-l10.github.io/ title="William Lazcano | Computer & Electrical Engineering"><img alt="Footer logo" src=/images/favicon.png height=40px width=40px></a></div>&copy; 2025 All rights reserved<div class=text-secondary>Made with
<span class=text-danger>&#10084;
</span>and
<a href=https://github.com/gurusabarish/hugo-profile target=_blank title="Designed and developed by gurusabarish">Hugo Profile</a></div></div></div></div></footer><script src=/bootstrap-5/js/bootstrap.bundle.min.js></script><script>localStorage.getItem("pref-theme")==="dark"?(document.documentElement.classList.add("dark"),document.body.classList.add("dark")):localStorage.getItem("pref-theme")==="light"?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark")):window.matchMedia&&window.matchMedia("(prefers-color-scheme: dark)").matches&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"))</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),document.documentElement.classList.add("dark"),localStorage.setItem("pref-theme","dark"))});var tooltipTriggerList=[].slice.call(document.querySelectorAll('[data-bs-toggle="tooltip"]')),tooltipList=tooltipTriggerList.map(function(e){return new bootstrap.Tooltip(e)})</script><script src=/js/search.js></script><section id=search-content class=py-2><div class=container id=search-results></div></section></body></html>