// Seed: 3812674350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_5 = 32'd60
) (
    input  wire _id_0,
    input  tri  id_1,
    output tri  id_2,
    input  wand id_3
    , _id_5
);
  logic [1 'b0 : -1 'd0] id_6;
  ;
  id_7 :
  assert property (@(id_5) id_6)
  else;
  assign id_7 = id_5;
  reg id_8;
  logic [id_0 : id_5  #  (  .  id_5  (  1 'd0 )  )] id_9;
  rtran (-1 + 1'b0 !=? -1);
  assign id_7 = -1;
  always begin : LABEL_0
    id_8 <= 1'b0;
  end
  module_0 modCall_1 (
      id_6,
      id_7,
      id_9,
      id_6
  );
endmodule
