.include "macros.s"

.section .text, "ax"  # 0x800065A0 - 0x80063CE0 ; 0x0005D740

.global __ct__5DTHitFv
__ct__5DTHitFv:
/* 8001AF18 00016E98  38 80 00 00 */	li r4, 0x0
/* 8001AF1C 00016E9C  98 83 00 00 */	stb r4, 0x0(r3)
/* 8001AF20 00016EA0  38 00 00 03 */	li r0, 0x3
/* 8001AF24 00016EA4  98 03 00 01 */	stb r0, 0x1(r3)
/* 8001AF28 00016EA8  90 83 00 04 */	stw r4, 0x4(r3)
/* 8001AF2C 00016EAC  90 83 00 08 */	stw r4, 0x8(r3)
/* 8001AF30 00016EB0  90 83 00 0C */	stw r4, 0xc(r3)
/* 8001AF34 00016EB4  90 83 00 10 */	stw r4, 0x10(r3)
/* 8001AF38 00016EB8  98 83 00 54 */	stb r4, 0x54(r3)
/* 8001AF3C 00016EBC  90 83 00 14 */	stw r4, 0x14(r3)
/* 8001AF40 00016EC0  90 83 00 34 */	stw r4, 0x34(r3)
/* 8001AF44 00016EC4  90 83 00 18 */	stw r4, 0x18(r3)
/* 8001AF48 00016EC8  90 83 00 38 */	stw r4, 0x38(r3)
/* 8001AF4C 00016ECC  90 83 00 1C */	stw r4, 0x1c(r3)
/* 8001AF50 00016ED0  90 83 00 3C */	stw r4, 0x3c(r3)
/* 8001AF54 00016ED4  90 83 00 20 */	stw r4, 0x20(r3)
/* 8001AF58 00016ED8  90 83 00 40 */	stw r4, 0x40(r3)
/* 8001AF5C 00016EDC  90 83 00 24 */	stw r4, 0x24(r3)
/* 8001AF60 00016EE0  90 83 00 44 */	stw r4, 0x44(r3)
/* 8001AF64 00016EE4  90 83 00 28 */	stw r4, 0x28(r3)
/* 8001AF68 00016EE8  90 83 00 48 */	stw r4, 0x48(r3)
/* 8001AF6C 00016EEC  90 83 00 2C */	stw r4, 0x2c(r3)
/* 8001AF70 00016EF0  90 83 00 4C */	stw r4, 0x4c(r3)
/* 8001AF74 00016EF4  90 83 00 30 */	stw r4, 0x30(r3)
/* 8001AF78 00016EF8  90 83 00 50 */	stw r4, 0x50(r3)
/* 8001AF7C 00016EFC  90 83 00 58 */	stw r4, 0x58(r3)
/* 8001AF80 00016F00  90 83 00 7C */	stw r4, 0x7c(r3)
/* 8001AF84 00016F04  90 83 00 A0 */	stw r4, 0xa0(r3)
/* 8001AF88 00016F08  90 83 00 C4 */	stw r4, 0xc4(r3)
/* 8001AF8C 00016F0C  90 83 00 E8 */	stw r4, 0xe8(r3)
/* 8001AF90 00016F10  90 83 01 0C */	stw r4, 0x10c(r3)
/* 8001AF94 00016F14  90 83 01 30 */	stw r4, 0x130(r3)
/* 8001AF98 00016F18  90 83 01 54 */	stw r4, 0x154(r3)
/* 8001AF9C 00016F1C  4E 80 00 20 */	blr

.global __dt__5DTHitFv
__dt__5DTHitFv:
/* 8001AFA0 00016F20  7C 08 02 A6 */	mflr r0
/* 8001AFA4 00016F24  90 01 00 04 */	stw r0, 0x4(r1)
/* 8001AFA8 00016F28  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8001AFAC 00016F2C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 8001AFB0 00016F30  7C 7F 1B 79 */	mr. r31, r3
/* 8001AFB4 00016F34  41 82 00 14 */	beq .L_8001AFC8
/* 8001AFB8 00016F38  7C 80 07 35 */	extsh. r0, r4
/* 8001AFBC 00016F3C  40 81 00 0C */	ble .L_8001AFC8
/* 8001AFC0 00016F40  7F E3 FB 78 */	mr r3, r31
/* 8001AFC4 00016F44  4B FE B8 2D */	bl __dl__FPv
.L_8001AFC8:
/* 8001AFC8 00016F48  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 8001AFCC 00016F4C  7F E3 FB 78 */	mr r3, r31
/* 8001AFD0 00016F50  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 8001AFD4 00016F54  38 21 00 18 */	addi r1, r1, 0x18
/* 8001AFD8 00016F58  7C 08 03 A6 */	mtlr r0
/* 8001AFDC 00016F5C  4E 80 00 20 */	blr

.global set_current_room_number__5DTHitFSc
set_current_room_number__5DTHitFSc:
/* 8001AFE0 00016F60  7C 80 07 74 */	extsb r0, r4
/* 8001AFE4 00016F64  2C 00 00 08 */	cmpwi r0, 0x8
/* 8001AFE8 00016F68  41 80 00 0C */	blt .L_8001AFF4
/* 8001AFEC 00016F6C  38 60 FF FF */	li r3, -0x1
/* 8001AFF0 00016F70  4E 80 00 20 */	blr
.L_8001AFF4:
/* 8001AFF4 00016F74  98 83 00 01 */	stb r4, 0x1(r3)
/* 8001AFF8 00016F78  38 60 00 00 */	li r3, 0x0
/* 8001AFFC 00016F7C  4E 80 00 20 */	blr

.global get_current_room_number__5DTHitFv
get_current_room_number__5DTHitFv:
/* 8001B000 00016F80  88 63 00 01 */	lbz r3, 0x1(r3)
/* 8001B004 00016F84  4E 80 00 20 */	blr

.global set_hit_data__5DTHitFScPv
set_hit_data__5DTHitFScPv:
/* 8001B008 00016F88  28 05 00 00 */	cmplwi r5, 0x0
/* 8001B00C 00016F8C  38 00 00 00 */	li r0, 0x0
/* 8001B010 00016F90  40 82 00 20 */	bne .L_8001B030
/* 8001B014 00016F94  7C 80 07 74 */	extsb r0, r4
/* 8001B018 00016F98  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B01C 00016F9C  7C 63 02 14 */	add r3, r3, r0
/* 8001B020 00016FA0  38 00 00 00 */	li r0, 0x0
/* 8001B024 00016FA4  90 03 00 58 */	stw r0, 0x58(r3)
/* 8001B028 00016FA8  38 60 00 00 */	li r3, 0x0
/* 8001B02C 00016FAC  4E 80 00 20 */	blr
.L_8001B030:
/* 8001B030 00016FB0  7C 86 07 74 */	extsb r6, r4
/* 8001B034 00016FB4  2C 06 00 08 */	cmpwi r6, 0x8
/* 8001B038 00016FB8  41 80 00 0C */	blt .L_8001B044
/* 8001B03C 00016FBC  38 00 FF FF */	li r0, -0x1
/* 8001B040 00016FC0  48 00 00 FC */	b .L_8001B13C
.L_8001B044:
/* 8001B044 00016FC4  80 85 00 00 */	lwz r4, 0x0(r5)
/* 8001B048 00016FC8  3C 84 BD B9 */	addis r4, r4, 0xbdb9
/* 8001B04C 00016FCC  28 04 48 46 */	cmplwi r4, 0x4846
/* 8001B050 00016FD0  41 82 00 0C */	beq .L_8001B05C
/* 8001B054 00016FD4  38 00 FF FF */	li r0, -0x1
/* 8001B058 00016FD8  48 00 00 E4 */	b .L_8001B13C
.L_8001B05C:
/* 8001B05C 00016FDC  1C 86 00 24 */	mulli r4, r6, 0x24
/* 8001B060 00016FE0  7C C3 22 14 */	add r6, r3, r4
/* 8001B064 00016FE4  90 A6 00 58 */	stw r5, 0x58(r6)
/* 8001B068 00016FE8  38 85 00 08 */	addi r4, r5, 0x8
/* 8001B06C 00016FEC  38 E0 00 00 */	li r7, 0x0
/* 8001B070 00016FF0  90 86 00 5C */	stw r4, 0x5c(r6)
/* 8001B074 00016FF4  38 84 00 5C */	addi r4, r4, 0x5c
/* 8001B078 00016FF8  C0 05 00 18 */	lfs f0, 0x18(r5)
/* 8001B07C 00016FFC  D0 06 00 74 */	stfs f0, 0x74(r6)
/* 8001B080 00017000  C0 05 00 1C */	lfs f0, 0x1c(r5)
/* 8001B084 00017004  D0 06 00 78 */	stfs f0, 0x78(r6)
/* 8001B088 00017008  C0 05 00 20 */	lfs f0, 0x20(r5)
/* 8001B08C 0001700C  D0 06 00 68 */	stfs f0, 0x68(r6)
/* 8001B090 00017010  80 65 00 24 */	lwz r3, 0x24(r5)
/* 8001B094 00017014  90 66 00 6C */	stw r3, 0x6c(r6)
/* 8001B098 00017018  80 65 00 28 */	lwz r3, 0x28(r5)
/* 8001B09C 0001701C  90 66 00 70 */	stw r3, 0x70(r6)
/* 8001B0A0 00017020  80 65 00 60 */	lwz r3, 0x60(r5)
/* 8001B0A4 00017024  90 66 00 60 */	stw r3, 0x60(r6)
/* 8001B0A8 00017028  90 86 00 64 */	stw r4, 0x64(r6)
/* 8001B0AC 0001702C  48 00 00 18 */	b .L_8001B0C4
.L_8001B0B0:
/* 8001B0B0 00017030  80 64 00 00 */	lwz r3, 0x0(r4)
/* 8001B0B4 00017034  38 E7 00 01 */	addi r7, r7, 0x1
/* 8001B0B8 00017038  7C 63 2A 14 */	add r3, r3, r5
/* 8001B0BC 0001703C  90 64 00 00 */	stw r3, 0x0(r4)
/* 8001B0C0 00017040  38 84 00 04 */	addi r4, r4, 0x4
.L_8001B0C4:
/* 8001B0C4 00017044  80 66 00 60 */	lwz r3, 0x60(r6)
/* 8001B0C8 00017048  7C 07 18 40 */	cmplw r7, r3
/* 8001B0CC 0001704C  41 80 FF E4 */	blt .L_8001B0B0
/* 8001B0D0 00017050  38 E0 00 00 */	li r7, 0x0
/* 8001B0D4 00017054  38 87 00 00 */	addi r4, r7, 0x0
/* 8001B0D8 00017058  48 00 00 58 */	b .L_8001B130
.L_8001B0DC:
/* 8001B0DC 0001705C  80 66 00 64 */	lwz r3, 0x64(r6)
/* 8001B0E0 00017060  39 40 00 00 */	li r10, 0x0
/* 8001B0E4 00017064  7D 03 20 2E */	lwzx r8, r3, r4
/* 8001B0E8 00017068  39 08 00 0C */	addi r8, r8, 0xc
/* 8001B0EC 0001706C  48 00 00 30 */	b .L_8001B11C
.L_8001B0F0:
/* 8001B0F0 00017070  39 20 00 00 */	li r9, 0x0
/* 8001B0F4 00017074  48 00 00 18 */	b .L_8001B10C
.L_8001B0F8:
/* 8001B0F8 00017078  80 68 00 00 */	lwz r3, 0x0(r8)
/* 8001B0FC 0001707C  39 29 00 01 */	addi r9, r9, 0x1
/* 8001B100 00017080  7C 63 2A 14 */	add r3, r3, r5
/* 8001B104 00017084  90 68 00 00 */	stw r3, 0x0(r8)
/* 8001B108 00017088  39 08 00 04 */	addi r8, r8, 0x4
.L_8001B10C:
/* 8001B10C 0001708C  80 66 00 6C */	lwz r3, 0x6c(r6)
/* 8001B110 00017090  7C 09 18 40 */	cmplw r9, r3
/* 8001B114 00017094  41 80 FF E4 */	blt .L_8001B0F8
/* 8001B118 00017098  39 4A 00 01 */	addi r10, r10, 0x1
.L_8001B11C:
/* 8001B11C 0001709C  80 66 00 70 */	lwz r3, 0x70(r6)
/* 8001B120 000170A0  7C 0A 18 40 */	cmplw r10, r3
/* 8001B124 000170A4  41 80 FF CC */	blt .L_8001B0F0
/* 8001B128 000170A8  38 84 00 04 */	addi r4, r4, 0x4
/* 8001B12C 000170AC  38 E7 00 01 */	addi r7, r7, 0x1
.L_8001B130:
/* 8001B130 000170B0  80 66 00 60 */	lwz r3, 0x60(r6)
/* 8001B134 000170B4  7C 07 18 40 */	cmplw r7, r3
/* 8001B138 000170B8  41 80 FF A4 */	blt .L_8001B0DC
.L_8001B13C:
/* 8001B13C 000170BC  7C 03 03 78 */	mr r3, r0
/* 8001B140 000170C0  4E 80 00 20 */	blr

.global get_hit_data__5DTHitFSc
get_hit_data__5DTHitFSc:
/* 8001B144 000170C4  7C 80 07 74 */	extsb r0, r4
/* 8001B148 000170C8  2C 00 00 08 */	cmpwi r0, 0x8
/* 8001B14C 000170CC  41 80 00 0C */	blt .L_8001B158
/* 8001B150 000170D0  38 60 00 00 */	li r3, 0x0
/* 8001B154 000170D4  4E 80 00 20 */	blr
.L_8001B158:
/* 8001B158 000170D8  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B15C 000170DC  7C 63 02 14 */	add r3, r3, r0
/* 8001B160 000170E0  80 63 00 58 */	lwz r3, 0x58(r3)
/* 8001B164 000170E4  4E 80 00 20 */	blr

.global get_ground_status__5DTHitFv
get_ground_status__5DTHitFv:
/* 8001B168 000170E8  80 63 00 08 */	lwz r3, 0x8(r3)
/* 8001B16C 000170EC  4E 80 00 20 */	blr

.global get_ground_data__5DTHitFv
get_ground_data__5DTHitFv:
/* 8001B170 000170F0  80 63 00 04 */	lwz r3, 0x4(r3)
/* 8001B174 000170F4  4E 80 00 20 */	blr

.global get_wall_hit_count__5DTHitFv
get_wall_hit_count__5DTHitFv:
/* 8001B178 000170F8  88 63 00 54 */	lbz r3, 0x54(r3)
/* 8001B17C 000170FC  4E 80 00 20 */	blr

.global get_wall_status__5DTHitFv
get_wall_status__5DTHitFv:
/* 8001B180 00017100  38 63 00 34 */	addi r3, r3, 0x34
/* 8001B184 00017104  4E 80 00 20 */	blr

.global check_ground__5DTHitFP3VecPf
check_ground__5DTHitFP3VecPf:
/* 8001B188 00017108  7C 08 02 A6 */	mflr r0
/* 8001B18C 0001710C  90 01 00 04 */	stw r0, 0x4(r1)
/* 8001B190 00017110  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8001B194 00017114  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 8001B198 00017118  BF 01 00 18 */	stmw r24, 0x18(r1)
/* 8001B19C 0001711C  7C 7C 1B 78 */	mr r28, r3
/* 8001B1A0 00017120  7C 9D 23 78 */	mr r29, r4
/* 8001B1A4 00017124  3B C5 00 00 */	addi r30, r5, 0x0
/* 8001B1A8 00017128  3B E0 FF FF */	li r31, -0x1
/* 8001B1AC 0001712C  88 03 00 01 */	lbz r0, 0x1(r3)
/* 8001B1B0 00017130  C0 24 00 08 */	lfs f1, 0x8(r4)
/* 8001B1B4 00017134  7C 00 07 74 */	extsb r0, r0
/* 8001B1B8 00017138  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B1BC 0001713C  7F 5C 02 14 */	add r26, r28, r0
/* 8001B1C0 00017140  C0 1A 00 78 */	lfs f0, 0x78(r26)
/* 8001B1C4 00017144  C3 FA 00 68 */	lfs f31, 0x68(r26)
/* 8001B1C8 00017148  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001B1CC 0001714C  EC 20 F8 24 */	fdivs f1, f0, f31
/* 8001B1D0 00017150  48 04 42 2D */	bl __cvt_fp2unsigned
/* 8001B1D4 00017154  C0 3D 00 00 */	lfs f1, 0x0(r29)
/* 8001B1D8 00017158  C0 1A 00 74 */	lfs f0, 0x74(r26)
/* 8001B1DC 0001715C  83 3A 00 6C */	lwz r25, 0x6c(r26)
/* 8001B1E0 00017160  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001B1E4 00017164  7F 79 19 D6 */	mullw r27, r25, r3
/* 8001B1E8 00017168  EC 20 F8 24 */	fdivs f1, f0, f31
/* 8001B1EC 0001716C  48 04 42 11 */	bl __cvt_fp2unsigned
/* 8001B1F0 00017170  80 1A 00 70 */	lwz r0, 0x70(r26)
/* 8001B1F4 00017174  7C 63 DA 14 */	add r3, r3, r27
/* 8001B1F8 00017178  7C 19 01 D6 */	mullw r0, r25, r0
/* 8001B1FC 0001717C  7C 03 00 40 */	cmplw r3, r0
/* 8001B200 00017180  41 80 00 0C */	blt .L_8001B20C
/* 8001B204 00017184  38 60 FF FF */	li r3, -0x1
/* 8001B208 00017188  48 00 00 94 */	b .L_8001B29C
.L_8001B20C:
/* 8001B20C 0001718C  3B 40 00 00 */	li r26, 0x0
/* 8001B210 00017190  93 5C 00 04 */	stw r26, 0x4(r28)
/* 8001B214 00017194  54 7B 10 3A */	slwi r27, r3, 2
/* 8001B218 00017198  3B 00 00 00 */	li r24, 0x0
/* 8001B21C 0001719C  48 00 00 60 */	b .L_8001B27C
.L_8001B220:
/* 8001B220 000171A0  80 63 00 64 */	lwz r3, 0x64(r3)
/* 8001B224 000171A4  7F 23 D0 2E */	lwzx r25, r3, r26
/* 8001B228 000171A8  80 19 00 08 */	lwz r0, 0x8(r25)
/* 8001B22C 000171AC  2C 00 00 0C */	cmpwi r0, 0xc
/* 8001B230 000171B0  40 80 00 30 */	bge .L_8001B260
/* 8001B234 000171B4  2C 00 00 00 */	cmpwi r0, 0x0
/* 8001B238 000171B8  40 80 00 0C */	bge .L_8001B244
/* 8001B23C 000171BC  48 00 00 24 */	b .L_8001B260
/* 8001B240 000171C0  48 00 00 20 */	b .L_8001B260
.L_8001B244:
/* 8001B244 000171C4  38 19 00 0C */	addi r0, r25, 0xc
/* 8001B248 000171C8  7C DB 00 2E */	lwzx r6, r27, r0
/* 8001B24C 000171CC  38 7C 00 00 */	addi r3, r28, 0x0
/* 8001B250 000171D0  38 9D 00 00 */	addi r4, r29, 0x0
/* 8001B254 000171D4  38 BE 00 00 */	addi r5, r30, 0x0
/* 8001B258 000171D8  48 00 00 5D */	bl _check_y_pos__5DTHitFP3VecPfPv
/* 8001B25C 000171DC  7C 7F 1B 78 */	mr r31, r3
.L_8001B260:
/* 8001B260 000171E0  7F E0 07 75 */	extsb. r0, r31
/* 8001B264 000171E4  40 82 00 10 */	bne .L_8001B274
/* 8001B268 000171E8  80 19 00 08 */	lwz r0, 0x8(r25)
/* 8001B26C 000171EC  90 1C 00 08 */	stw r0, 0x8(r28)
/* 8001B270 000171F0  48 00 00 28 */	b .L_8001B298
.L_8001B274:
/* 8001B274 000171F4  3B 5A 00 04 */	addi r26, r26, 0x4
/* 8001B278 000171F8  3B 18 00 01 */	addi r24, r24, 0x1
.L_8001B27C:
/* 8001B27C 000171FC  88 1C 00 01 */	lbz r0, 0x1(r28)
/* 8001B280 00017200  7C 00 07 74 */	extsb r0, r0
/* 8001B284 00017204  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B288 00017208  7C 7C 02 14 */	add r3, r28, r0
/* 8001B28C 0001720C  80 03 00 60 */	lwz r0, 0x60(r3)
/* 8001B290 00017210  7C 18 00 40 */	cmplw r24, r0
/* 8001B294 00017214  41 80 FF 8C */	blt .L_8001B220
.L_8001B298:
/* 8001B298 00017218  7F E3 FB 78 */	mr r3, r31
.L_8001B29C:
/* 8001B29C 0001721C  BB 01 00 18 */	lmw r24, 0x18(r1)
/* 8001B2A0 00017220  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8001B2A4 00017224  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 8001B2A8 00017228  38 21 00 40 */	addi r1, r1, 0x40
/* 8001B2AC 0001722C  7C 08 03 A6 */	mtlr r0
/* 8001B2B0 00017230  4E 80 00 20 */	blr

.global _check_y_pos__5DTHitFP3VecPfPv
_check_y_pos__5DTHitFP3VecPfPv:
/* 8001B2B4 00017234  80 06 00 00 */	lwz r0, 0x0(r6)
/* 8001B2B8 00017238  38 C6 00 04 */	addi r6, r6, 0x4
/* 8001B2BC 0001723C  38 E0 FF FF */	li r7, -0x1
/* 8001B2C0 00017240  28 00 00 00 */	cmplwi r0, 0x0
/* 8001B2C4 00017244  40 82 00 0C */	bne .L_8001B2D0
/* 8001B2C8 00017248  38 60 FF FF */	li r3, -0x1
/* 8001B2CC 0001724C  4E 80 00 20 */	blr
.L_8001B2D0:
/* 8001B2D0 00017250  7C 09 03 A6 */	mtctr r0
/* 8001B2D4 00017254  C0 82 81 E0 */	lfs f4, lbl_800A9560@sda21(r2)
/* 8001B2D8 00017258  40 81 00 F4 */	ble .L_8001B3CC
.L_8001B2DC:
/* 8001B2DC 0001725C  C0 24 00 04 */	lfs f1, 0x4(r4)
/* 8001B2E0 00017260  C0 06 00 4C */	lfs f0, 0x4c(r6)
/* 8001B2E4 00017264  81 06 00 04 */	lwz r8, 0x4(r6)
/* 8001B2E8 00017268  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001B2EC 0001726C  41 80 00 CC */	blt .L_8001B3B8
/* 8001B2F0 00017270  C0 A6 00 08 */	lfs f5, 0x8(r6)
/* 8001B2F4 00017274  C1 26 00 14 */	lfs f9, 0x14(r6)
/* 8001B2F8 00017278  C1 04 00 00 */	lfs f8, 0x0(r4)
/* 8001B2FC 0001727C  C0 C6 00 10 */	lfs f6, 0x10(r6)
/* 8001B300 00017280  EC 49 28 28 */	fsubs f2, f9, f5
/* 8001B304 00017284  C1 44 00 08 */	lfs f10, 0x8(r4)
/* 8001B308 00017288  EC 25 40 28 */	fsubs f1, f5, f8
/* 8001B30C 0001728C  C0 E6 00 1C */	lfs f7, 0x1c(r6)
/* 8001B310 00017290  EC 66 50 28 */	fsubs f3, f6, f10
/* 8001B314 00017294  EC 07 30 28 */	fsubs f0, f7, f6
/* 8001B318 00017298  EC 43 00 B2 */	fmuls f2, f3, f2
/* 8001B31C 0001729C  EC 01 00 32 */	fmuls f0, f1, f0
/* 8001B320 000172A0  EC 02 00 28 */	fsubs f0, f2, f0
/* 8001B324 000172A4  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 8001B328 000172A8  41 80 00 90 */	blt .L_8001B3B8
/* 8001B32C 000172AC  C1 86 00 20 */	lfs f12, 0x20(r6)
/* 8001B330 000172B0  EC 67 50 28 */	fsubs f3, f7, f10
/* 8001B334 000172B4  C1 66 00 28 */	lfs f11, 0x28(r6)
/* 8001B338 000172B8  EC 29 40 28 */	fsubs f1, f9, f8
/* 8001B33C 000172BC  EC 4C 48 28 */	fsubs f2, f12, f9
/* 8001B340 000172C0  EC 0B 38 28 */	fsubs f0, f11, f7
/* 8001B344 000172C4  EC 43 00 B2 */	fmuls f2, f3, f2
/* 8001B348 000172C8  EC 01 00 32 */	fmuls f0, f1, f0
/* 8001B34C 000172CC  EC 02 00 28 */	fsubs f0, f2, f0
/* 8001B350 000172D0  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 8001B354 000172D4  41 80 00 64 */	blt .L_8001B3B8
/* 8001B358 000172D8  EC 6B 50 28 */	fsubs f3, f11, f10
/* 8001B35C 000172DC  EC 45 60 28 */	fsubs f2, f5, f12
/* 8001B360 000172E0  EC 2C 40 28 */	fsubs f1, f12, f8
/* 8001B364 000172E4  EC 06 58 28 */	fsubs f0, f6, f11
/* 8001B368 000172E8  EC 43 00 B2 */	fmuls f2, f3, f2
/* 8001B36C 000172EC  EC 01 00 32 */	fmuls f0, f1, f0
/* 8001B370 000172F0  EC 02 00 28 */	fsubs f0, f2, f0
/* 8001B374 000172F4  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 8001B378 000172F8  41 80 00 40 */	blt .L_8001B3B8
/* 8001B37C 000172FC  C0 66 00 30 */	lfs f3, 0x30(r6)
/* 8001B380 00017300  FC 04 18 00 */	fcmpu cr0, f4, f3
/* 8001B384 00017304  41 82 00 34 */	beq .L_8001B3B8
/* 8001B388 00017308  C0 26 00 2C */	lfs f1, 0x2c(r6)
/* 8001B38C 0001730C  38 E0 00 00 */	li r7, 0x0
/* 8001B390 00017310  C0 06 00 34 */	lfs f0, 0x34(r6)
/* 8001B394 00017314  EC 21 02 32 */	fmuls f1, f1, f8
/* 8001B398 00017318  C0 46 00 38 */	lfs f2, 0x38(r6)
/* 8001B39C 0001731C  EC 00 02 B2 */	fmuls f0, f0, f10
/* 8001B3A0 00017320  EC 01 00 2A */	fadds f0, f1, f0
/* 8001B3A4 00017324  EC 02 00 2A */	fadds f0, f2, f0
/* 8001B3A8 00017328  FC 00 00 50 */	fneg f0, f0
/* 8001B3AC 0001732C  EC 00 18 24 */	fdivs f0, f0, f3
/* 8001B3B0 00017330  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 8001B3B4 00017334  90 C3 00 04 */	stw r6, 0x4(r3)
.L_8001B3B8:
/* 8001B3B8 00017338  7C E0 07 75 */	extsb. r0, r7
/* 8001B3BC 0001733C  41 82 00 10 */	beq .L_8001B3CC
/* 8001B3C0 00017340  7C C8 32 14 */	add r6, r8, r6
/* 8001B3C4 00017344  38 C6 00 08 */	addi r6, r6, 0x8
/* 8001B3C8 00017348  42 00 FF 14 */	bdnz .L_8001B2DC
.L_8001B3CC:
/* 8001B3CC 0001734C  7C E3 3B 78 */	mr r3, r7
/* 8001B3D0 00017350  4E 80 00 20 */	blr

.global check_roof__5DTHitFP3VecPf
check_roof__5DTHitFP3VecPf:
/* 8001B3D4 00017354  7C 08 02 A6 */	mflr r0
/* 8001B3D8 00017358  90 01 00 04 */	stw r0, 0x4(r1)
/* 8001B3DC 0001735C  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8001B3E0 00017360  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 8001B3E4 00017364  BF 01 00 18 */	stmw r24, 0x18(r1)
/* 8001B3E8 00017368  7C 7C 1B 78 */	mr r28, r3
/* 8001B3EC 0001736C  7C 9D 23 78 */	mr r29, r4
/* 8001B3F0 00017370  3B C5 00 00 */	addi r30, r5, 0x0
/* 8001B3F4 00017374  3B E0 FF FF */	li r31, -0x1
/* 8001B3F8 00017378  88 03 00 01 */	lbz r0, 0x1(r3)
/* 8001B3FC 0001737C  C0 24 00 08 */	lfs f1, 0x8(r4)
/* 8001B400 00017380  7C 00 07 74 */	extsb r0, r0
/* 8001B404 00017384  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B408 00017388  7F 5C 02 14 */	add r26, r28, r0
/* 8001B40C 0001738C  C0 1A 00 78 */	lfs f0, 0x78(r26)
/* 8001B410 00017390  C3 FA 00 68 */	lfs f31, 0x68(r26)
/* 8001B414 00017394  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001B418 00017398  EC 20 F8 24 */	fdivs f1, f0, f31
/* 8001B41C 0001739C  48 04 3F E1 */	bl __cvt_fp2unsigned
/* 8001B420 000173A0  C0 3D 00 00 */	lfs f1, 0x0(r29)
/* 8001B424 000173A4  C0 1A 00 74 */	lfs f0, 0x74(r26)
/* 8001B428 000173A8  83 3A 00 6C */	lwz r25, 0x6c(r26)
/* 8001B42C 000173AC  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001B430 000173B0  7F 79 19 D6 */	mullw r27, r25, r3
/* 8001B434 000173B4  EC 20 F8 24 */	fdivs f1, f0, f31
/* 8001B438 000173B8  48 04 3F C5 */	bl __cvt_fp2unsigned
/* 8001B43C 000173BC  80 1A 00 70 */	lwz r0, 0x70(r26)
/* 8001B440 000173C0  7C 63 DA 14 */	add r3, r3, r27
/* 8001B444 000173C4  7C 19 01 D6 */	mullw r0, r25, r0
/* 8001B448 000173C8  7C 03 00 40 */	cmplw r3, r0
/* 8001B44C 000173CC  41 80 00 0C */	blt .L_8001B458
/* 8001B450 000173D0  38 60 FF FF */	li r3, -0x1
/* 8001B454 000173D4  48 00 00 94 */	b .L_8001B4E8
.L_8001B458:
/* 8001B458 000173D8  3B 40 00 00 */	li r26, 0x0
/* 8001B45C 000173DC  93 5C 00 0C */	stw r26, 0xc(r28)
/* 8001B460 000173E0  54 7B 10 3A */	slwi r27, r3, 2
/* 8001B464 000173E4  3B 00 00 00 */	li r24, 0x0
/* 8001B468 000173E8  48 00 00 60 */	b .L_8001B4C8
.L_8001B46C:
/* 8001B46C 000173EC  80 63 00 64 */	lwz r3, 0x64(r3)
/* 8001B470 000173F0  7F 23 D0 2E */	lwzx r25, r3, r26
/* 8001B474 000173F4  80 19 00 08 */	lwz r0, 0x8(r25)
/* 8001B478 000173F8  2C 00 00 10 */	cmpwi r0, 0x10
/* 8001B47C 000173FC  40 80 00 30 */	bge .L_8001B4AC
/* 8001B480 00017400  2C 00 00 0C */	cmpwi r0, 0xc
/* 8001B484 00017404  40 80 00 0C */	bge .L_8001B490
/* 8001B488 00017408  48 00 00 24 */	b .L_8001B4AC
/* 8001B48C 0001740C  48 00 00 20 */	b .L_8001B4AC
.L_8001B490:
/* 8001B490 00017410  38 19 00 0C */	addi r0, r25, 0xc
/* 8001B494 00017414  7C DB 00 2E */	lwzx r6, r27, r0
/* 8001B498 00017418  38 7C 00 00 */	addi r3, r28, 0x0
/* 8001B49C 0001741C  38 9D 00 00 */	addi r4, r29, 0x0
/* 8001B4A0 00017420  38 BE 00 00 */	addi r5, r30, 0x0
/* 8001B4A4 00017424  48 00 00 5D */	bl _check_roof_y_pos__5DTHitFP3VecPfPv
/* 8001B4A8 00017428  7C 7F 1B 78 */	mr r31, r3
.L_8001B4AC:
/* 8001B4AC 0001742C  7F E0 07 75 */	extsb. r0, r31
/* 8001B4B0 00017430  40 82 00 10 */	bne .L_8001B4C0
/* 8001B4B4 00017434  80 19 00 08 */	lwz r0, 0x8(r25)
/* 8001B4B8 00017438  90 1C 00 10 */	stw r0, 0x10(r28)
/* 8001B4BC 0001743C  48 00 00 28 */	b .L_8001B4E4
.L_8001B4C0:
/* 8001B4C0 00017440  3B 5A 00 04 */	addi r26, r26, 0x4
/* 8001B4C4 00017444  3B 18 00 01 */	addi r24, r24, 0x1
.L_8001B4C8:
/* 8001B4C8 00017448  88 1C 00 01 */	lbz r0, 0x1(r28)
/* 8001B4CC 0001744C  7C 00 07 74 */	extsb r0, r0
/* 8001B4D0 00017450  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B4D4 00017454  7C 7C 02 14 */	add r3, r28, r0
/* 8001B4D8 00017458  80 03 00 60 */	lwz r0, 0x60(r3)
/* 8001B4DC 0001745C  7C 18 00 40 */	cmplw r24, r0
/* 8001B4E0 00017460  41 80 FF 8C */	blt .L_8001B46C
.L_8001B4E4:
/* 8001B4E4 00017464  7F E3 FB 78 */	mr r3, r31
.L_8001B4E8:
/* 8001B4E8 00017468  BB 01 00 18 */	lmw r24, 0x18(r1)
/* 8001B4EC 0001746C  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8001B4F0 00017470  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 8001B4F4 00017474  38 21 00 40 */	addi r1, r1, 0x40
/* 8001B4F8 00017478  7C 08 03 A6 */	mtlr r0
/* 8001B4FC 0001747C  4E 80 00 20 */	blr

.global _check_roof_y_pos__5DTHitFP3VecPfPv
_check_roof_y_pos__5DTHitFP3VecPfPv:
/* 8001B500 00017480  81 26 00 00 */	lwz r9, 0x0(r6)
/* 8001B504 00017484  38 E6 00 04 */	addi r7, r6, 0x4
/* 8001B508 00017488  39 00 FF FF */	li r8, -0x1
/* 8001B50C 0001748C  28 09 00 00 */	cmplwi r9, 0x0
/* 8001B510 00017490  40 82 00 0C */	bne .L_8001B51C
/* 8001B514 00017494  38 60 FF FF */	li r3, -0x1
/* 8001B518 00017498  4E 80 00 20 */	blr
.L_8001B51C:
/* 8001B51C 0001749C  80 C7 00 04 */	lwz r6, 0x4(r7)
/* 8001B520 000174A0  38 09 FF FF */	addi r0, r9, -0x1
/* 8001B524 000174A4  7D 29 03 A6 */	mtctr r9
/* 8001B528 000174A8  C0 82 81 E0 */	lfs f4, lbl_800A9560@sda21(r2)
/* 8001B52C 000174AC  38 C6 00 08 */	addi r6, r6, 0x8
/* 8001B530 000174B0  7C 06 01 D6 */	mullw r0, r6, r0
/* 8001B534 000174B4  7C C7 02 14 */	add r6, r7, r0
/* 8001B538 000174B8  40 81 00 F4 */	ble .L_8001B62C
.L_8001B53C:
/* 8001B53C 000174BC  C0 24 00 04 */	lfs f1, 0x4(r4)
/* 8001B540 000174C0  C0 06 00 48 */	lfs f0, 0x48(r6)
/* 8001B544 000174C4  80 E6 00 04 */	lwz r7, 0x4(r6)
/* 8001B548 000174C8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001B54C 000174CC  41 81 00 CC */	bgt .L_8001B618
/* 8001B550 000174D0  C0 A6 00 08 */	lfs f5, 0x8(r6)
/* 8001B554 000174D4  C1 26 00 14 */	lfs f9, 0x14(r6)
/* 8001B558 000174D8  C1 04 00 00 */	lfs f8, 0x0(r4)
/* 8001B55C 000174DC  C0 C6 00 10 */	lfs f6, 0x10(r6)
/* 8001B560 000174E0  EC 49 28 28 */	fsubs f2, f9, f5
/* 8001B564 000174E4  C1 44 00 08 */	lfs f10, 0x8(r4)
/* 8001B568 000174E8  EC 25 40 28 */	fsubs f1, f5, f8
/* 8001B56C 000174EC  C0 E6 00 1C */	lfs f7, 0x1c(r6)
/* 8001B570 000174F0  EC 66 50 28 */	fsubs f3, f6, f10
/* 8001B574 000174F4  EC 07 30 28 */	fsubs f0, f7, f6
/* 8001B578 000174F8  EC 43 00 B2 */	fmuls f2, f3, f2
/* 8001B57C 000174FC  EC 01 00 32 */	fmuls f0, f1, f0
/* 8001B580 00017500  EC 02 00 28 */	fsubs f0, f2, f0
/* 8001B584 00017504  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 8001B588 00017508  41 81 00 90 */	bgt .L_8001B618
/* 8001B58C 0001750C  C1 86 00 20 */	lfs f12, 0x20(r6)
/* 8001B590 00017510  EC 67 50 28 */	fsubs f3, f7, f10
/* 8001B594 00017514  C1 66 00 28 */	lfs f11, 0x28(r6)
/* 8001B598 00017518  EC 29 40 28 */	fsubs f1, f9, f8
/* 8001B59C 0001751C  EC 4C 48 28 */	fsubs f2, f12, f9
/* 8001B5A0 00017520  EC 0B 38 28 */	fsubs f0, f11, f7
/* 8001B5A4 00017524  EC 43 00 B2 */	fmuls f2, f3, f2
/* 8001B5A8 00017528  EC 01 00 32 */	fmuls f0, f1, f0
/* 8001B5AC 0001752C  EC 02 00 28 */	fsubs f0, f2, f0
/* 8001B5B0 00017530  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 8001B5B4 00017534  41 81 00 64 */	bgt .L_8001B618
/* 8001B5B8 00017538  EC 6B 50 28 */	fsubs f3, f11, f10
/* 8001B5BC 0001753C  EC 45 60 28 */	fsubs f2, f5, f12
/* 8001B5C0 00017540  EC 2C 40 28 */	fsubs f1, f12, f8
/* 8001B5C4 00017544  EC 06 58 28 */	fsubs f0, f6, f11
/* 8001B5C8 00017548  EC 43 00 B2 */	fmuls f2, f3, f2
/* 8001B5CC 0001754C  EC 01 00 32 */	fmuls f0, f1, f0
/* 8001B5D0 00017550  EC 02 00 28 */	fsubs f0, f2, f0
/* 8001B5D4 00017554  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 8001B5D8 00017558  41 81 00 40 */	bgt .L_8001B618
/* 8001B5DC 0001755C  C0 66 00 30 */	lfs f3, 0x30(r6)
/* 8001B5E0 00017560  FC 04 18 00 */	fcmpu cr0, f4, f3
/* 8001B5E4 00017564  41 82 00 34 */	beq .L_8001B618
/* 8001B5E8 00017568  C0 26 00 2C */	lfs f1, 0x2c(r6)
/* 8001B5EC 0001756C  39 00 00 00 */	li r8, 0x0
/* 8001B5F0 00017570  C0 06 00 34 */	lfs f0, 0x34(r6)
/* 8001B5F4 00017574  EC 21 02 32 */	fmuls f1, f1, f8
/* 8001B5F8 00017578  C0 46 00 38 */	lfs f2, 0x38(r6)
/* 8001B5FC 0001757C  EC 00 02 B2 */	fmuls f0, f0, f10
/* 8001B600 00017580  EC 01 00 2A */	fadds f0, f1, f0
/* 8001B604 00017584  EC 02 00 2A */	fadds f0, f2, f0
/* 8001B608 00017588  FC 00 00 50 */	fneg f0, f0
/* 8001B60C 0001758C  EC 00 18 24 */	fdivs f0, f0, f3
/* 8001B610 00017590  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 8001B614 00017594  90 C3 00 0C */	stw r6, 0xc(r3)
.L_8001B618:
/* 8001B618 00017598  7D 00 07 75 */	extsb. r0, r8
/* 8001B61C 0001759C  41 82 00 10 */	beq .L_8001B62C
/* 8001B620 000175A0  38 07 00 08 */	addi r0, r7, 0x8
/* 8001B624 000175A4  7C C0 30 50 */	subf r6, r0, r6
/* 8001B628 000175A8  42 00 FF 14 */	bdnz .L_8001B53C
.L_8001B62C:
/* 8001B62C 000175AC  7D 03 43 78 */	mr r3, r8
/* 8001B630 000175B0  4E 80 00 20 */	blr

.global check_wall__5DTHitFP3VecfP3VecSc
check_wall__5DTHitFP3VecfP3VecSc:
/* 8001B634 000175B4  7C 08 02 A6 */	mflr r0
/* 8001B638 000175B8  90 01 00 04 */	stw r0, 0x4(r1)
/* 8001B63C 000175BC  94 21 FF 98 */	stwu r1, -0x68(r1)
/* 8001B640 000175C0  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 8001B644 000175C4  DB C1 00 58 */	stfd f30, 0x58(r1)
/* 8001B648 000175C8  DB A1 00 50 */	stfd f29, 0x50(r1)
/* 8001B64C 000175CC  FF A0 08 90 */	fmr f29, f1
/* 8001B650 000175D0  BE E1 00 2C */	stmw r23, 0x2c(r1)
/* 8001B654 000175D4  7C 77 1B 78 */	mr r23, r3
/* 8001B658 000175D8  7C 98 23 78 */	mr r24, r4
/* 8001B65C 000175DC  3B 25 00 00 */	addi r25, r5, 0x0
/* 8001B660 000175E0  7C DA 33 78 */	mr r26, r6
/* 8001B664 000175E4  3B 60 00 00 */	li r27, 0x0
/* 8001B668 000175E8  88 03 00 01 */	lbz r0, 0x1(r3)
/* 8001B66C 000175EC  C0 24 00 08 */	lfs f1, 0x8(r4)
/* 8001B670 000175F0  7C 00 07 74 */	extsb r0, r0
/* 8001B674 000175F4  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B678 000175F8  7F 97 02 14 */	add r28, r23, r0
/* 8001B67C 000175FC  C0 1C 00 78 */	lfs f0, 0x78(r28)
/* 8001B680 00017600  C3 FC 00 68 */	lfs f31, 0x68(r28)
/* 8001B684 00017604  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001B688 00017608  EC 20 F8 24 */	fdivs f1, f0, f31
/* 8001B68C 0001760C  48 04 3D 71 */	bl __cvt_fp2unsigned
/* 8001B690 00017610  C3 D8 00 00 */	lfs f30, 0x0(r24)
/* 8001B694 00017614  C0 1C 00 74 */	lfs f0, 0x74(r28)
/* 8001B698 00017618  80 1C 00 6C */	lwz r0, 0x6c(r28)
/* 8001B69C 0001761C  EC 1E 00 28 */	fsubs f0, f30, f0
/* 8001B6A0 00017620  7F 80 19 D6 */	mullw r28, r0, r3
/* 8001B6A4 00017624  EC 20 F8 24 */	fdivs f1, f0, f31
/* 8001B6A8 00017628  48 04 3D 55 */	bl __cvt_fp2unsigned
/* 8001B6AC 0001762C  D3 C1 00 1C */	stfs f30, 0x1c(r1)
/* 8001B6B0 00017630  38 00 00 00 */	li r0, 0x0
/* 8001B6B4 00017634  C0 22 81 E4 */	lfs f1, lbl_800A9564@sda21(r2)
/* 8001B6B8 00017638  7C 83 E2 14 */	add r4, r3, r28
/* 8001B6BC 0001763C  C0 18 00 04 */	lfs f0, 0x4(r24)
/* 8001B6C0 00017640  3B A0 00 00 */	li r29, 0x0
/* 8001B6C4 00017644  EC 01 00 2A */	fadds f0, f1, f0
/* 8001B6C8 00017648  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 8001B6CC 0001764C  C0 18 00 08 */	lfs f0, 0x8(r24)
/* 8001B6D0 00017650  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 8001B6D4 00017654  98 17 00 54 */	stb r0, 0x54(r23)
/* 8001B6D8 00017658  88 17 00 01 */	lbz r0, 0x1(r23)
/* 8001B6DC 0001765C  7C 00 07 74 */	extsb r0, r0
/* 8001B6E0 00017660  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B6E4 00017664  7C 77 02 14 */	add r3, r23, r0
/* 8001B6E8 00017668  80 03 00 6C */	lwz r0, 0x6c(r3)
/* 8001B6EC 0001766C  7C 60 20 50 */	subf r3, r0, r4
/* 8001B6F0 00017670  3B C3 FF FF */	addi r30, r3, -0x1
/* 8001B6F4 00017674  48 00 00 74 */	b .L_8001B768
.L_8001B6F8:
/* 8001B6F8 00017678  7F BF 07 74 */	extsb r31, r29
/* 8001B6FC 0001767C  3B 80 00 00 */	li r28, 0x0
/* 8001B700 00017680  48 00 00 58 */	b .L_8001B758
.L_8001B704:
/* 8001B704 00017684  88 17 00 01 */	lbz r0, 0x1(r23)
/* 8001B708 00017688  7F 84 07 74 */	extsb r4, r28
/* 8001B70C 0001768C  7C 00 07 74 */	extsb r0, r0
/* 8001B710 00017690  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B714 00017694  7C 77 02 14 */	add r3, r23, r0
/* 8001B718 00017698  80 A3 00 6C */	lwz r5, 0x6c(r3)
/* 8001B71C 0001769C  80 03 00 70 */	lwz r0, 0x70(r3)
/* 8001B720 000176A0  7C 7F 29 D6 */	mullw r3, r31, r5
/* 8001B724 000176A4  7C 64 1A 14 */	add r3, r4, r3
/* 8001B728 000176A8  7C 7E 1A 14 */	add r3, r30, r3
/* 8001B72C 000176AC  7C 05 01 D6 */	mullw r0, r5, r0
/* 8001B730 000176B0  7C 03 00 40 */	cmplw r3, r0
/* 8001B734 000176B4  38 A3 00 00 */	addi r5, r3, 0x0
/* 8001B738 000176B8  40 80 00 1C */	bge .L_8001B754
/* 8001B73C 000176BC  FC 20 E8 90 */	fmr f1, f29
/* 8001B740 000176C0  38 77 00 00 */	addi r3, r23, 0x0
/* 8001B744 000176C4  38 9A 00 00 */	addi r4, r26, 0x0
/* 8001B748 000176C8  38 C1 00 1C */	addi r6, r1, 0x1c
/* 8001B74C 000176CC  48 00 00 79 */	bl _wall_check_one_area__5DTHitFfScUlP3Vec
/* 8001B750 000176D0  7F 7B 1A 14 */	add r27, r27, r3
.L_8001B754:
/* 8001B754 000176D4  3B 9C 00 01 */	addi r28, r28, 0x1
.L_8001B758:
/* 8001B758 000176D8  7F 80 07 74 */	extsb r0, r28
/* 8001B75C 000176DC  2C 00 00 03 */	cmpwi r0, 0x3
/* 8001B760 000176E0  41 80 FF A4 */	blt .L_8001B704
/* 8001B764 000176E4  3B BD 00 01 */	addi r29, r29, 0x1
.L_8001B768:
/* 8001B768 000176E8  7F A0 07 74 */	extsb r0, r29
/* 8001B76C 000176EC  2C 00 00 03 */	cmpwi r0, 0x3
/* 8001B770 000176F0  41 80 FF 88 */	blt .L_8001B6F8
/* 8001B774 000176F4  28 19 00 00 */	cmplwi r25, 0x0
/* 8001B778 000176F8  40 82 00 08 */	bne .L_8001B780
/* 8001B77C 000176FC  7F 19 C3 78 */	mr r25, r24
.L_8001B780:
/* 8001B780 00017700  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 8001B784 00017704  7F 63 DB 78 */	mr r3, r27
/* 8001B788 00017708  D0 19 00 00 */	stfs f0, 0x0(r25)
/* 8001B78C 0001770C  C0 21 00 20 */	lfs f1, 0x20(r1)
/* 8001B790 00017710  C0 02 81 E4 */	lfs f0, lbl_800A9564@sda21(r2)
/* 8001B794 00017714  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001B798 00017718  D0 19 00 04 */	stfs f0, 0x4(r25)
/* 8001B79C 0001771C  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 8001B7A0 00017720  D0 19 00 08 */	stfs f0, 0x8(r25)
/* 8001B7A4 00017724  80 01 00 6C */	lwz r0, 0x6c(r1)
/* 8001B7A8 00017728  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 8001B7AC 0001772C  CB C1 00 58 */	lfd f30, 0x58(r1)
/* 8001B7B0 00017730  CB A1 00 50 */	lfd f29, 0x50(r1)
/* 8001B7B4 00017734  BA E1 00 2C */	lmw r23, 0x2c(r1)
/* 8001B7B8 00017738  38 21 00 68 */	addi r1, r1, 0x68
/* 8001B7BC 0001773C  7C 08 03 A6 */	mtlr r0
/* 8001B7C0 00017740  4E 80 00 20 */	blr

.global _wall_check_one_area__5DTHitFfScUlP3Vec
_wall_check_one_area__5DTHitFfScUlP3Vec:
/* 8001B7C4 00017744  7C 08 02 A6 */	mflr r0
/* 8001B7C8 00017748  90 01 00 04 */	stw r0, 0x4(r1)
/* 8001B7CC 0001774C  94 21 FF B8 */	stwu r1, -0x48(r1)
/* 8001B7D0 00017750  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 8001B7D4 00017754  FF E0 08 90 */	fmr f31, f1
/* 8001B7D8 00017758  BF 21 00 24 */	stmw r25, 0x24(r1)
/* 8001B7DC 0001775C  3B 23 00 00 */	addi r25, r3, 0x0
/* 8001B7E0 00017760  3B 44 00 00 */	addi r26, r4, 0x0
/* 8001B7E4 00017764  3B 66 00 00 */	addi r27, r6, 0x0
/* 8001B7E8 00017768  54 BE 10 3A */	slwi r30, r5, 2
/* 8001B7EC 0001776C  3B A0 00 00 */	li r29, 0x0
/* 8001B7F0 00017770  3B 80 00 00 */	li r28, 0x0
/* 8001B7F4 00017774  3B E0 00 00 */	li r31, 0x0
/* 8001B7F8 00017778  48 00 00 4C */	b .L_8001B844
.L_8001B7FC:
/* 8001B7FC 0001777C  80 63 00 64 */	lwz r3, 0x64(r3)
/* 8001B800 00017780  7C 63 F8 2E */	lwzx r3, r3, r31
/* 8001B804 00017784  80 A3 00 08 */	lwz r5, 0x8(r3)
/* 8001B808 00017788  2C 05 00 10 */	cmpwi r5, 0x10
/* 8001B80C 0001778C  40 80 00 08 */	bge .L_8001B814
/* 8001B810 00017790  48 00 00 2C */	b .L_8001B83C
.L_8001B814:
/* 8001B814 00017794  2C 05 00 1E */	cmpwi r5, 0x1e
/* 8001B818 00017798  40 80 00 24 */	bge .L_8001B83C
/* 8001B81C 0001779C  38 03 00 0C */	addi r0, r3, 0xc
/* 8001B820 000177A0  FC 20 F8 90 */	fmr f1, f31
/* 8001B824 000177A4  7C DE 00 2E */	lwzx r6, r30, r0
/* 8001B828 000177A8  38 79 00 00 */	addi r3, r25, 0x0
/* 8001B82C 000177AC  38 9B 00 00 */	addi r4, r27, 0x0
/* 8001B830 000177B0  38 FA 00 00 */	addi r7, r26, 0x0
/* 8001B834 000177B4  48 00 00 49 */	bl _check_range__5DTHitFP3VecfUlPvSc
/* 8001B838 000177B8  7F BD 1A 14 */	add r29, r29, r3
.L_8001B83C:
/* 8001B83C 000177BC  3B FF 00 04 */	addi r31, r31, 0x4
/* 8001B840 000177C0  3B 9C 00 01 */	addi r28, r28, 0x1
.L_8001B844:
/* 8001B844 000177C4  88 19 00 01 */	lbz r0, 0x1(r25)
/* 8001B848 000177C8  7C 00 07 74 */	extsb r0, r0
/* 8001B84C 000177CC  1C 00 00 24 */	mulli r0, r0, 0x24
/* 8001B850 000177D0  7C 79 02 14 */	add r3, r25, r0
/* 8001B854 000177D4  80 03 00 60 */	lwz r0, 0x60(r3)
/* 8001B858 000177D8  7C 1C 00 40 */	cmplw r28, r0
/* 8001B85C 000177DC  41 80 FF A0 */	blt .L_8001B7FC
/* 8001B860 000177E0  7F A3 EB 78 */	mr r3, r29
/* 8001B864 000177E4  BB 21 00 24 */	lmw r25, 0x24(r1)
/* 8001B868 000177E8  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 8001B86C 000177EC  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 8001B870 000177F0  38 21 00 48 */	addi r1, r1, 0x48
/* 8001B874 000177F4  7C 08 03 A6 */	mtlr r0
/* 8001B878 000177F8  4E 80 00 20 */	blr

.global _check_range__5DTHitFP3VecfUlPvSc
_check_range__5DTHitFP3VecfUlPvSc:
/* 8001B87C 000177FC  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8001B880 00017800  39 00 00 00 */	li r8, 0x0
/* 8001B884 00017804  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 8001B888 00017808  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 8001B88C 0001780C  80 06 00 00 */	lwz r0, 0x0(r6)
/* 8001B890 00017810  38 C6 00 04 */	addi r6, r6, 0x4
/* 8001B894 00017814  28 00 00 00 */	cmplwi r0, 0x0
/* 8001B898 00017818  40 82 00 0C */	bne .L_8001B8A4
/* 8001B89C 0001781C  38 60 00 00 */	li r3, 0x0
/* 8001B8A0 00017820  48 00 03 F8 */	b .L_8001BC98
.L_8001B8A4:
/* 8001B8A4 00017824  FC 00 08 50 */	fneg f0, f1
/* 8001B8A8 00017828  7C 09 03 A6 */	mtctr r0
/* 8001B8AC 0001782C  C1 22 81 E0 */	lfs f9, lbl_800A9560@sda21(r2)
/* 8001B8B0 00017830  7C E9 07 74 */	extsb r9, r7
/* 8001B8B4 00017834  40 81 03 E0 */	ble .L_8001BC94
.L_8001B8B8:
/* 8001B8B8 00017838  C0 44 00 04 */	lfs f2, 0x4(r4)
/* 8001B8BC 0001783C  C0 66 00 48 */	lfs f3, 0x48(r6)
/* 8001B8C0 00017840  80 06 00 04 */	lwz r0, 0x4(r6)
/* 8001B8C4 00017844  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 8001B8C8 00017848  41 81 03 C0 */	bgt .L_8001BC88
/* 8001B8CC 0001784C  C0 66 00 4C */	lfs f3, 0x4c(r6)
/* 8001B8D0 00017850  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 8001B8D4 00017854  41 80 03 B4 */	blt .L_8001BC88
/* 8001B8D8 00017858  C1 06 00 34 */	lfs f8, 0x34(r6)
/* 8001B8DC 0001785C  FC 08 48 00 */	fcmpu cr0, f8, f9
/* 8001B8E0 00017860  41 82 01 C8 */	beq .L_8001BAA8
/* 8001B8E4 00017864  C0 66 00 30 */	lfs f3, 0x30(r6)
/* 8001B8E8 00017868  C0 C6 00 2C */	lfs f6, 0x2c(r6)
/* 8001B8EC 0001786C  C0 84 00 00 */	lfs f4, 0x0(r4)
/* 8001B8F0 00017870  EC A3 00 B2 */	fmuls f5, f3, f2
/* 8001B8F4 00017874  C0 E6 00 38 */	lfs f7, 0x38(r6)
/* 8001B8F8 00017878  EC C6 01 32 */	fmuls f6, f6, f4
/* 8001B8FC 0001787C  C0 64 00 08 */	lfs f3, 0x8(r4)
/* 8001B900 00017880  EC A6 28 2A */	fadds f5, f6, f5
/* 8001B904 00017884  EC A7 28 2A */	fadds f5, f7, f5
/* 8001B908 00017888  FC A0 28 50 */	fneg f5, f5
/* 8001B90C 0001788C  EC A5 40 24 */	fdivs f5, f5, f8
/* 8001B910 00017890  EC 65 18 28 */	fsubs f3, f5, f3
/* 8001B914 00017894  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 8001B918 00017898  41 81 01 90 */	bgt .L_8001BAA8
/* 8001B91C 0001789C  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 8001B920 000178A0  41 80 01 88 */	blt .L_8001BAA8
/* 8001B924 000178A4  FC 08 48 40 */	fcmpo cr0, f8, f9
/* 8001B928 000178A8  C0 A6 00 08 */	lfs f5, 0x8(r6)
/* 8001B92C 000178AC  C3 C6 00 14 */	lfs f30, 0x14(r6)
/* 8001B930 000178B0  C0 E6 00 20 */	lfs f7, 0x20(r6)
/* 8001B934 000178B4  C0 C6 00 0C */	lfs f6, 0xc(r6)
/* 8001B938 000178B8  C3 E6 00 18 */	lfs f31, 0x18(r6)
/* 8001B93C 000178BC  C1 06 00 24 */	lfs f8, 0x24(r6)
/* 8001B940 000178C0  40 81 00 74 */	ble .L_8001B9B4
/* 8001B944 000178C4  ED A6 10 28 */	fsubs f13, f6, f2
/* 8001B948 000178C8  ED 9E 28 28 */	fsubs f12, f30, f5
/* 8001B94C 000178CC  ED 65 20 28 */	fsubs f11, f5, f4
/* 8001B950 000178D0  ED 5F 30 28 */	fsubs f10, f31, f6
/* 8001B954 000178D4  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001B958 000178D8  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001B95C 000178DC  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001B960 000178E0  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001B964 000178E4  41 81 01 44 */	bgt .L_8001BAA8
/* 8001B968 000178E8  ED BF 10 28 */	fsubs f13, f31, f2
/* 8001B96C 000178EC  ED 87 F0 28 */	fsubs f12, f7, f30
/* 8001B970 000178F0  ED 7E 20 28 */	fsubs f11, f30, f4
/* 8001B974 000178F4  ED 48 F8 28 */	fsubs f10, f8, f31
/* 8001B978 000178F8  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001B97C 000178FC  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001B980 00017900  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001B984 00017904  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001B988 00017908  41 81 01 20 */	bgt .L_8001BAA8
/* 8001B98C 0001790C  ED 48 10 28 */	fsubs f10, f8, f2
/* 8001B990 00017910  EC A5 38 28 */	fsubs f5, f5, f7
/* 8001B994 00017914  EC 87 20 28 */	fsubs f4, f7, f4
/* 8001B998 00017918  EC 46 40 28 */	fsubs f2, f6, f8
/* 8001B99C 0001791C  EC AA 01 72 */	fmuls f5, f10, f5
/* 8001B9A0 00017920  EC 44 00 B2 */	fmuls f2, f4, f2
/* 8001B9A4 00017924  EC 45 10 28 */	fsubs f2, f5, f2
/* 8001B9A8 00017928  FC 02 48 40 */	fcmpo cr0, f2, f9
/* 8001B9AC 0001792C  41 81 00 FC */	bgt .L_8001BAA8
/* 8001B9B0 00017930  48 00 00 70 */	b .L_8001BA20
.L_8001B9B4:
/* 8001B9B4 00017934  ED A6 10 28 */	fsubs f13, f6, f2
/* 8001B9B8 00017938  ED 9E 28 28 */	fsubs f12, f30, f5
/* 8001B9BC 0001793C  ED 65 20 28 */	fsubs f11, f5, f4
/* 8001B9C0 00017940  ED 5F 30 28 */	fsubs f10, f31, f6
/* 8001B9C4 00017944  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001B9C8 00017948  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001B9CC 0001794C  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001B9D0 00017950  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001B9D4 00017954  41 80 00 D4 */	blt .L_8001BAA8
/* 8001B9D8 00017958  ED BF 10 28 */	fsubs f13, f31, f2
/* 8001B9DC 0001795C  ED 87 F0 28 */	fsubs f12, f7, f30
/* 8001B9E0 00017960  ED 7E 20 28 */	fsubs f11, f30, f4
/* 8001B9E4 00017964  ED 48 F8 28 */	fsubs f10, f8, f31
/* 8001B9E8 00017968  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001B9EC 0001796C  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001B9F0 00017970  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001B9F4 00017974  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001B9F8 00017978  41 80 00 B0 */	blt .L_8001BAA8
/* 8001B9FC 0001797C  ED 48 10 28 */	fsubs f10, f8, f2
/* 8001BA00 00017980  EC A5 38 28 */	fsubs f5, f5, f7
/* 8001BA04 00017984  EC 87 20 28 */	fsubs f4, f7, f4
/* 8001BA08 00017988  EC 46 40 28 */	fsubs f2, f6, f8
/* 8001BA0C 0001798C  EC AA 01 72 */	fmuls f5, f10, f5
/* 8001BA10 00017990  EC 44 00 B2 */	fmuls f2, f4, f2
/* 8001BA14 00017994  EC 45 10 28 */	fsubs f2, f5, f2
/* 8001BA18 00017998  FC 02 48 40 */	fcmpo cr0, f2, f9
/* 8001BA1C 0001799C  41 80 00 8C */	blt .L_8001BAA8
.L_8001BA20:
/* 8001BA20 000179A0  2C 09 00 01 */	cmpwi r9, 0x1
/* 8001BA24 000179A4  40 82 00 14 */	bne .L_8001BA38
/* 8001BA28 000179A8  80 E6 00 3C */	lwz r7, 0x3c(r6)
/* 8001BA2C 000179AC  54 E7 02 3E */	clrlwi r7, r7, 8
/* 8001BA30 000179B0  28 07 FF 00 */	cmplwi r7, 0xff00
/* 8001BA34 000179B4  41 82 00 74 */	beq .L_8001BAA8
.L_8001BA38:
/* 8001BA38 000179B8  FC 03 48 40 */	fcmpo cr0, f3, f9
/* 8001BA3C 000179BC  40 80 00 18 */	bge .L_8001BA54
/* 8001BA40 000179C0  EC 41 18 2A */	fadds f2, f1, f3
/* 8001BA44 000179C4  C0 64 00 08 */	lfs f3, 0x8(r4)
/* 8001BA48 000179C8  EC 43 10 2A */	fadds f2, f3, f2
/* 8001BA4C 000179CC  D0 44 00 08 */	stfs f2, 0x8(r4)
/* 8001BA50 000179D0  48 00 00 14 */	b .L_8001BA64
.L_8001BA54:
/* 8001BA54 000179D4  EC 41 18 28 */	fsubs f2, f1, f3
/* 8001BA58 000179D8  C0 64 00 08 */	lfs f3, 0x8(r4)
/* 8001BA5C 000179DC  EC 43 10 28 */	fsubs f2, f3, f2
/* 8001BA60 000179E0  D0 44 00 08 */	stfs f2, 0x8(r4)
.L_8001BA64:
/* 8001BA64 000179E4  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BA68 000179E8  54 E7 10 3A */	slwi r7, r7, 2
/* 8001BA6C 000179EC  38 E7 00 34 */	addi r7, r7, 0x34
/* 8001BA70 000179F0  7C A3 39 2E */	stwx r5, r3, r7
/* 8001BA74 000179F4  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BA78 000179F8  54 E7 10 3A */	slwi r7, r7, 2
/* 8001BA7C 000179FC  38 E7 00 14 */	addi r7, r7, 0x14
/* 8001BA80 00017A00  7C C3 39 2E */	stwx r6, r3, r7
/* 8001BA84 00017A04  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BA88 00017A08  38 E7 00 01 */	addi r7, r7, 0x1
/* 8001BA8C 00017A0C  98 E3 00 54 */	stb r7, 0x54(r3)
/* 8001BA90 00017A10  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BA94 00017A14  28 07 00 08 */	cmplwi r7, 0x8
/* 8001BA98 00017A18  41 80 00 0C */	blt .L_8001BAA4
/* 8001BA9C 00017A1C  38 E0 00 00 */	li r7, 0x0
/* 8001BAA0 00017A20  98 E3 00 54 */	stb r7, 0x54(r3)
.L_8001BAA4:
/* 8001BAA4 00017A24  39 08 00 01 */	addi r8, r8, 0x1
.L_8001BAA8:
/* 8001BAA8 00017A28  C1 06 00 2C */	lfs f8, 0x2c(r6)
/* 8001BAAC 00017A2C  FC 08 48 00 */	fcmpu cr0, f8, f9
/* 8001BAB0 00017A30  41 82 01 D8 */	beq .L_8001BC88
/* 8001BAB4 00017A34  C0 A6 00 30 */	lfs f5, 0x30(r6)
/* 8001BAB8 00017A38  C0 64 00 04 */	lfs f3, 0x4(r4)
/* 8001BABC 00017A3C  C0 46 00 34 */	lfs f2, 0x34(r6)
/* 8001BAC0 00017A40  C0 84 00 08 */	lfs f4, 0x8(r4)
/* 8001BAC4 00017A44  EC C5 00 F2 */	fmuls f6, f5, f3
/* 8001BAC8 00017A48  C0 E6 00 38 */	lfs f7, 0x38(r6)
/* 8001BACC 00017A4C  EC A2 01 32 */	fmuls f5, f2, f4
/* 8001BAD0 00017A50  C0 44 00 00 */	lfs f2, 0x0(r4)
/* 8001BAD4 00017A54  EC A6 28 2A */	fadds f5, f6, f5
/* 8001BAD8 00017A58  EC A7 28 2A */	fadds f5, f7, f5
/* 8001BADC 00017A5C  FC A0 28 50 */	fneg f5, f5
/* 8001BAE0 00017A60  EC A5 40 24 */	fdivs f5, f5, f8
/* 8001BAE4 00017A64  EC 45 10 28 */	fsubs f2, f5, f2
/* 8001BAE8 00017A68  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 8001BAEC 00017A6C  41 81 01 9C */	bgt .L_8001BC88
/* 8001BAF0 00017A70  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8001BAF4 00017A74  41 80 01 94 */	blt .L_8001BC88
/* 8001BAF8 00017A78  C0 A6 00 10 */	lfs f5, 0x10(r6)
/* 8001BAFC 00017A7C  FC 08 48 40 */	fcmpo cr0, f8, f9
/* 8001BB00 00017A80  C0 E6 00 1C */	lfs f7, 0x1c(r6)
/* 8001BB04 00017A84  C0 C6 00 28 */	lfs f6, 0x28(r6)
/* 8001BB08 00017A88  FC A0 28 50 */	fneg f5, f5
/* 8001BB0C 00017A8C  FF E0 38 50 */	fneg f31, f7
/* 8001BB10 00017A90  FC C0 30 50 */	fneg f6, f6
/* 8001BB14 00017A94  C0 E6 00 0C */	lfs f7, 0xc(r6)
/* 8001BB18 00017A98  C3 C6 00 18 */	lfs f30, 0x18(r6)
/* 8001BB1C 00017A9C  C1 06 00 24 */	lfs f8, 0x24(r6)
/* 8001BB20 00017AA0  40 81 00 74 */	ble .L_8001BB94
/* 8001BB24 00017AA4  ED A7 18 28 */	fsubs f13, f7, f3
/* 8001BB28 00017AA8  ED 9F 28 28 */	fsubs f12, f31, f5
/* 8001BB2C 00017AAC  ED 65 20 2A */	fadds f11, f5, f4
/* 8001BB30 00017AB0  ED 5E 38 28 */	fsubs f10, f30, f7
/* 8001BB34 00017AB4  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001BB38 00017AB8  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001BB3C 00017ABC  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001BB40 00017AC0  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001BB44 00017AC4  41 81 01 44 */	bgt .L_8001BC88
/* 8001BB48 00017AC8  ED BE 18 28 */	fsubs f13, f30, f3
/* 8001BB4C 00017ACC  ED 86 F8 28 */	fsubs f12, f6, f31
/* 8001BB50 00017AD0  ED 7F 20 2A */	fadds f11, f31, f4
/* 8001BB54 00017AD4  ED 48 F0 28 */	fsubs f10, f8, f30
/* 8001BB58 00017AD8  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001BB5C 00017ADC  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001BB60 00017AE0  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001BB64 00017AE4  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001BB68 00017AE8  41 81 01 20 */	bgt .L_8001BC88
/* 8001BB6C 00017AEC  ED 48 18 28 */	fsubs f10, f8, f3
/* 8001BB70 00017AF0  EC A5 30 28 */	fsubs f5, f5, f6
/* 8001BB74 00017AF4  EC 86 20 2A */	fadds f4, f6, f4
/* 8001BB78 00017AF8  EC 67 40 28 */	fsubs f3, f7, f8
/* 8001BB7C 00017AFC  EC AA 01 72 */	fmuls f5, f10, f5
/* 8001BB80 00017B00  EC 64 00 F2 */	fmuls f3, f4, f3
/* 8001BB84 00017B04  EC 65 18 28 */	fsubs f3, f5, f3
/* 8001BB88 00017B08  FC 03 48 40 */	fcmpo cr0, f3, f9
/* 8001BB8C 00017B0C  41 81 00 FC */	bgt .L_8001BC88
/* 8001BB90 00017B10  48 00 00 70 */	b .L_8001BC00
.L_8001BB94:
/* 8001BB94 00017B14  ED A7 18 28 */	fsubs f13, f7, f3
/* 8001BB98 00017B18  ED 9F 28 28 */	fsubs f12, f31, f5
/* 8001BB9C 00017B1C  ED 65 20 2A */	fadds f11, f5, f4
/* 8001BBA0 00017B20  ED 5E 38 28 */	fsubs f10, f30, f7
/* 8001BBA4 00017B24  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001BBA8 00017B28  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001BBAC 00017B2C  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001BBB0 00017B30  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001BBB4 00017B34  41 80 00 D4 */	blt .L_8001BC88
/* 8001BBB8 00017B38  ED BE 18 28 */	fsubs f13, f30, f3
/* 8001BBBC 00017B3C  ED 86 F8 28 */	fsubs f12, f6, f31
/* 8001BBC0 00017B40  ED 7F 20 2A */	fadds f11, f31, f4
/* 8001BBC4 00017B44  ED 48 F0 28 */	fsubs f10, f8, f30
/* 8001BBC8 00017B48  ED 8D 03 32 */	fmuls f12, f13, f12
/* 8001BBCC 00017B4C  ED 4B 02 B2 */	fmuls f10, f11, f10
/* 8001BBD0 00017B50  ED 4C 50 28 */	fsubs f10, f12, f10
/* 8001BBD4 00017B54  FC 0A 48 40 */	fcmpo cr0, f10, f9
/* 8001BBD8 00017B58  41 80 00 B0 */	blt .L_8001BC88
/* 8001BBDC 00017B5C  ED 48 18 28 */	fsubs f10, f8, f3
/* 8001BBE0 00017B60  EC A5 30 28 */	fsubs f5, f5, f6
/* 8001BBE4 00017B64  EC 86 20 2A */	fadds f4, f6, f4
/* 8001BBE8 00017B68  EC 67 40 28 */	fsubs f3, f7, f8
/* 8001BBEC 00017B6C  EC AA 01 72 */	fmuls f5, f10, f5
/* 8001BBF0 00017B70  EC 64 00 F2 */	fmuls f3, f4, f3
/* 8001BBF4 00017B74  EC 65 18 28 */	fsubs f3, f5, f3
/* 8001BBF8 00017B78  FC 03 48 40 */	fcmpo cr0, f3, f9
/* 8001BBFC 00017B7C  41 80 00 8C */	blt .L_8001BC88
.L_8001BC00:
/* 8001BC00 00017B80  2C 09 00 01 */	cmpwi r9, 0x1
/* 8001BC04 00017B84  40 82 00 14 */	bne .L_8001BC18
/* 8001BC08 00017B88  80 E6 00 3C */	lwz r7, 0x3c(r6)
/* 8001BC0C 00017B8C  54 E7 02 3E */	clrlwi r7, r7, 8
/* 8001BC10 00017B90  28 07 FF 00 */	cmplwi r7, 0xff00
/* 8001BC14 00017B94  41 82 00 74 */	beq .L_8001BC88
.L_8001BC18:
/* 8001BC18 00017B98  FC 02 48 40 */	fcmpo cr0, f2, f9
/* 8001BC1C 00017B9C  40 80 00 18 */	bge .L_8001BC34
/* 8001BC20 00017BA0  EC 41 10 2A */	fadds f2, f1, f2
/* 8001BC24 00017BA4  C0 64 00 00 */	lfs f3, 0x0(r4)
/* 8001BC28 00017BA8  EC 43 10 2A */	fadds f2, f3, f2
/* 8001BC2C 00017BAC  D0 44 00 00 */	stfs f2, 0x0(r4)
/* 8001BC30 00017BB0  48 00 00 14 */	b .L_8001BC44
.L_8001BC34:
/* 8001BC34 00017BB4  EC 41 10 28 */	fsubs f2, f1, f2
/* 8001BC38 00017BB8  C0 64 00 00 */	lfs f3, 0x0(r4)
/* 8001BC3C 00017BBC  EC 43 10 28 */	fsubs f2, f3, f2
/* 8001BC40 00017BC0  D0 44 00 00 */	stfs f2, 0x0(r4)
.L_8001BC44:
/* 8001BC44 00017BC4  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BC48 00017BC8  54 E7 10 3A */	slwi r7, r7, 2
/* 8001BC4C 00017BCC  38 E7 00 34 */	addi r7, r7, 0x34
/* 8001BC50 00017BD0  7C A3 39 2E */	stwx r5, r3, r7
/* 8001BC54 00017BD4  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BC58 00017BD8  54 E7 10 3A */	slwi r7, r7, 2
/* 8001BC5C 00017BDC  38 E7 00 14 */	addi r7, r7, 0x14
/* 8001BC60 00017BE0  7C C3 39 2E */	stwx r6, r3, r7
/* 8001BC64 00017BE4  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BC68 00017BE8  38 E7 00 01 */	addi r7, r7, 0x1
/* 8001BC6C 00017BEC  98 E3 00 54 */	stb r7, 0x54(r3)
/* 8001BC70 00017BF0  88 E3 00 54 */	lbz r7, 0x54(r3)
/* 8001BC74 00017BF4  28 07 00 08 */	cmplwi r7, 0x8
/* 8001BC78 00017BF8  41 80 00 0C */	blt .L_8001BC84
/* 8001BC7C 00017BFC  38 E0 00 00 */	li r7, 0x0
/* 8001BC80 00017C00  98 E3 00 54 */	stb r7, 0x54(r3)
.L_8001BC84:
/* 8001BC84 00017C04  39 08 00 01 */	addi r8, r8, 0x1
.L_8001BC88:
/* 8001BC88 00017C08  7C C0 32 14 */	add r6, r0, r6
/* 8001BC8C 00017C0C  38 C6 00 08 */	addi r6, r6, 0x8
/* 8001BC90 00017C10  42 00 FC 28 */	bdnz .L_8001B8B8
.L_8001BC94:
/* 8001BC94 00017C14  7D 03 43 78 */	mr r3, r8
.L_8001BC98:
/* 8001BC98 00017C18  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 8001BC9C 00017C1C  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 8001BCA0 00017C20  38 21 00 40 */	addi r1, r1, 0x40
/* 8001BCA4 00017C24  4E 80 00 20 */	blr

#sdata2

lbl_800A9560:

	# ROM: 0x6A6E0
	.4byte 0

lbl_800A9564:

	# ROM: 0x6A6E4
	.4byte 0x3F800000
