flows:
- name: Vivado
  description: Run Xilinx Vivado from RTL to bitstream
  module: vivado
  class: Vivado

- name: VivadoOoc
  description: Run Xilinx Vivado from RTL to implementation, with out-of-context synthesis
  module: vivado_ooc
  class: VivadoOoc

- name: VivadoPhysNetlist
  description: Run Xilinx Vivado from RTL to bitstream, transforming the post-implementation netlist into a physical netlist
  module: vivado_phys_netlist
  class: VivadoPhysNetlist

- name: VivadoPhysNetlistCmp
  description: Run the VivadoPhysNetlist flow, then reverse the bitstream and structurally compare the two physical netlists
  module: vivado_phys_netlist_cmp
  class: VivadoPhysNetlistCmp

- name: VivadoStructuralErrorInjection
  description: Perform fault-injection testing of the structural comparison tool
  module: vivado_structural_error_injection
  class: VivadoStructuralErrorInjection

- name: VivadoYosysImpl
  description: Run Yosys to compare Vivado post-implementation netlist to Xray (bit-reversed) netlist
  module: vivado_yosys_impl
  class: VivadoYosysImpl

- name: VivadoConformal
  description: Run Cadence Conformal to compare Vivado post-implementation netlist to Xray (bit-reversed) netlist
  module: vivado_conformal
  class: VivadoConformal

- name: VivadoBitAnalysis
  description: Reverse a Vivado generated bitstream into a logical netlist
  module: vivado_bit_analysis
  class: VivadoBitAnalysis

- name: RandSoc
  description: Create random block design(s) in Vivado
  module: rand_soc
  class: RandSoc