{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 14:30:14 2019 " "Info: Processing started: Fri Oct 18 14:30:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 312 184 352 328 "pin_name" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name13 " "Info: Assuming node \"pin_name13\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 120 192 360 136 "pin_name13" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name15 " "Info: Assuming node \"pin_name15\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 184 192 360 200 "pin_name15" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name12 " "Info: Assuming node \"pin_name12\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 56 192 360 72 "pin_name12" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name14 " "Info: Assuming node \"pin_name14\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 152 192 360 168 "pin_name14" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name11 " "Info: Assuming node \"pin_name11\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 40 192 360 56 "pin_name11" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name10 " "Info: Assuming node \"pin_name10\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 24 192 360 40 "pin_name10" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst28~35 " "Info: Detected gated clock \"inst28~35\" as buffer" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name " "Info: No valid register-to-register data paths exist for clock \"pin_name\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name13 " "Info: No valid register-to-register data paths exist for clock \"pin_name13\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name15 " "Info: No valid register-to-register data paths exist for clock \"pin_name15\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name12 " "Info: No valid register-to-register data paths exist for clock \"pin_name12\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name14 " "Info: No valid register-to-register data paths exist for clock \"pin_name14\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name11 " "Info: No valid register-to-register data paths exist for clock \"pin_name11\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name10 " "Info: No valid register-to-register data paths exist for clock \"pin_name10\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:inst\|19 pin_name19 pin_name14 1.216 ns register " "Info: tsu for register \"74273:inst\|19\" (data pin = \"pin_name19\", clock pin = \"pin_name14\") is 1.216 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.268 ns + Longest pin register " "Info: + Longest pin to register delay is 8.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns pin_name19 1 PIN PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 1; PIN Node = 'pin_name19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name19 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { -8 744 912 8 "pin_name19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.864 ns) + CELL(0.460 ns) 8.268 ns 74273:inst\|19 2 REG LCFF_X27_Y7_N17 1 " "Info: 2: + IC(6.864 ns) + CELL(0.460 ns) = 8.268 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 1; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { pin_name19 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 16.98 % ) " "Info: Total cell delay = 1.404 ns ( 16.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.864 ns ( 83.02 % ) " "Info: Total interconnect delay = 6.864 ns ( 83.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { pin_name19 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.268 ns" { pin_name19 {} pin_name19~combout {} 74273:inst|19 {} } { 0.000ns 0.000ns 6.864ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name14 destination 7.012 ns - Shortest register " "Info: - Shortest clock path from clock \"pin_name14\" to destination register is 7.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns pin_name14 1 CLK PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; CLK Node = 'pin_name14'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name14 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 152 192 360 168 "pin_name14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.319 ns) 2.977 ns inst28 2 COMB LCCOMB_X17_Y1_N10 1 " "Info: 2: + IC(1.714 ns) + CELL(0.319 ns) = 2.977 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 1; COMB Node = 'inst28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { pin_name14 inst28 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.000 ns) 5.517 ns inst28~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.540 ns) + CELL(0.000 ns) = 5.517 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 7.012 ns 74273:inst\|19 4 REG LCFF_X27_Y7_N17 1 " "Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 7.012 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 1; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { inst28~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 27.51 % ) " "Info: Total cell delay = 1.929 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 72.49 % ) " "Info: Total interconnect delay = 5.083 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { pin_name14 inst28 inst28~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { pin_name14 {} pin_name14~combout {} inst28 {} inst28~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.714ns 2.540ns 0.829ns } { 0.000ns 0.944ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { pin_name19 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.268 ns" { pin_name19 {} pin_name19~combout {} 74273:inst|19 {} } { 0.000ns 0.000ns 6.864ns } { 0.000ns 0.944ns 0.460ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { pin_name14 inst28 inst28~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { pin_name14 {} pin_name14~combout {} inst28 {} inst28~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.714ns 2.540ns 0.829ns } { 0.000ns 0.944ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name12 pin_name4 74273:inst\|17 15.410 ns register " "Info: tco from clock \"pin_name12\" to destination pin \"pin_name4\" through register \"74273:inst\|17\" is 15.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name12 source 8.170 ns + Longest register " "Info: + Longest clock path from clock \"pin_name12\" to source register is 8.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns pin_name12 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'pin_name12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name12 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 56 192 360 72 "pin_name12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.651 ns) 3.561 ns inst28~35 2 COMB LCCOMB_X17_Y1_N0 1 " "Info: 2: + IC(1.976 ns) + CELL(0.651 ns) = 3.561 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 1; COMB Node = 'inst28~35'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { pin_name12 inst28~35 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 4.120 ns inst28 3 COMB LCCOMB_X17_Y1_N10 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 4.120 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 1; COMB Node = 'inst28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { inst28~35 inst28 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.000 ns) 6.660 ns inst28~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.540 ns) + CELL(0.000 ns) = 6.660 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 8.170 ns 74273:inst\|17 5 REG LCFF_X3_Y13_N25 1 " "Info: 5: + IC(0.844 ns) + CELL(0.666 ns) = 8.170 ns; Loc. = LCFF_X3_Y13_N25; Fanout = 1; REG Node = '74273:inst\|17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { inst28~clkctrl 74273:inst|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 30.07 % ) " "Info: Total cell delay = 2.457 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.713 ns ( 69.93 % ) " "Info: Total interconnect delay = 5.713 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.170 ns" { pin_name12 inst28~35 inst28 inst28~clkctrl 74273:inst|17 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.170 ns" { pin_name12 {} pin_name12~combout {} inst28~35 {} inst28 {} inst28~clkctrl {} 74273:inst|17 {} } { 0.000ns 0.000ns 1.976ns 0.353ns 2.540ns 0.844ns } { 0.000ns 0.934ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.936 ns + Longest register pin " "Info: + Longest register to pin delay is 6.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|17 1 REG LCFF_X3_Y13_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y13_N25; Fanout = 1; REG Node = '74273:inst\|17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.880 ns) + CELL(3.056 ns) 6.936 ns pin_name4 2 PIN PIN_86 0 " "Info: 2: + IC(3.880 ns) + CELL(3.056 ns) = 6.936 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'pin_name4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { 74273:inst|17 pin_name4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 24 1080 1256 40 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 44.06 % ) " "Info: Total cell delay = 3.056 ns ( 44.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 55.94 % ) " "Info: Total interconnect delay = 3.880 ns ( 55.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { 74273:inst|17 pin_name4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.936 ns" { 74273:inst|17 {} pin_name4 {} } { 0.000ns 3.880ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.170 ns" { pin_name12 inst28~35 inst28 inst28~clkctrl 74273:inst|17 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.170 ns" { pin_name12 {} pin_name12~combout {} inst28~35 {} inst28 {} inst28~clkctrl {} 74273:inst|17 {} } { 0.000ns 0.000ns 1.976ns 0.353ns 2.540ns 0.844ns } { 0.000ns 0.934ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { 74273:inst|17 pin_name4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.936 ns" { 74273:inst|17 {} pin_name4 {} } { 0.000ns 3.880ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74273:inst\|17 pin_name21 pin_name12 1.361 ns register " "Info: th for register \"74273:inst\|17\" (data pin = \"pin_name21\", clock pin = \"pin_name12\") is 1.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name12 destination 8.170 ns + Longest register " "Info: + Longest clock path from clock \"pin_name12\" to destination register is 8.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns pin_name12 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'pin_name12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name12 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 56 192 360 72 "pin_name12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.651 ns) 3.561 ns inst28~35 2 COMB LCCOMB_X17_Y1_N0 1 " "Info: 2: + IC(1.976 ns) + CELL(0.651 ns) = 3.561 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 1; COMB Node = 'inst28~35'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { pin_name12 inst28~35 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 4.120 ns inst28 3 COMB LCCOMB_X17_Y1_N10 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 4.120 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 1; COMB Node = 'inst28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { inst28~35 inst28 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.000 ns) 6.660 ns inst28~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.540 ns) + CELL(0.000 ns) = 6.660 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 248 760 824 296 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 8.170 ns 74273:inst\|17 5 REG LCFF_X3_Y13_N25 1 " "Info: 5: + IC(0.844 ns) + CELL(0.666 ns) = 8.170 ns; Loc. = LCFF_X3_Y13_N25; Fanout = 1; REG Node = '74273:inst\|17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { inst28~clkctrl 74273:inst|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 30.07 % ) " "Info: Total cell delay = 2.457 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.713 ns ( 69.93 % ) " "Info: Total interconnect delay = 5.713 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.170 ns" { pin_name12 inst28~35 inst28 inst28~clkctrl 74273:inst|17 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.170 ns" { pin_name12 {} pin_name12~combout {} inst28~35 {} inst28 {} inst28~clkctrl {} 74273:inst|17 {} } { 0.000ns 0.000ns 1.976ns 0.353ns 2.540ns 0.844ns } { 0.000ns 0.934ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.115 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns pin_name21 1 PIN PIN_136 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_136; Fanout = 1; PIN Node = 'pin_name21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name21 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/Block1.bdf" { { 24 744 912 40 "pin_name21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.711 ns) + CELL(0.460 ns) 7.115 ns 74273:inst\|17 2 REG LCFF_X3_Y13_N25 1 " "Info: 2: + IC(5.711 ns) + CELL(0.460 ns) = 7.115 ns; Loc. = LCFF_X3_Y13_N25; Fanout = 1; REG Node = '74273:inst\|17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.171 ns" { pin_name21 74273:inst|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 19.73 % ) " "Info: Total cell delay = 1.404 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.711 ns ( 80.27 % ) " "Info: Total interconnect delay = 5.711 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { pin_name21 74273:inst|17 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { pin_name21 {} pin_name21~combout {} 74273:inst|17 {} } { 0.000ns 0.000ns 5.711ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.170 ns" { pin_name12 inst28~35 inst28 inst28~clkctrl 74273:inst|17 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.170 ns" { pin_name12 {} pin_name12~combout {} inst28~35 {} inst28 {} inst28~clkctrl {} 74273:inst|17 {} } { 0.000ns 0.000ns 1.976ns 0.353ns 2.540ns 0.844ns } { 0.000ns 0.934ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { pin_name21 74273:inst|17 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.115 ns" { pin_name21 {} pin_name21~combout {} 74273:inst|17 {} } { 0.000ns 0.000ns 5.711ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 14:30:15 2019 " "Info: Processing ended: Fri Oct 18 14:30:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
