Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 29 10:47:08 2021
| Host         : DESKTOP-T5F1BVP running 64-bit major release  (build 9200)
| Command      : report_methodology -file Tx_methodology_drc_routed.rpt -pb Tx_methodology_drc_routed.pb -rpx Tx_methodology_drc_routed.rpx
| Design       : Tx
| Device       : xc7a12ticsg325-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 35         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 1          |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin dataCounter/currentCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin dataCounter/currentCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin dataCounter/currentCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin dataCounter/currentCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin shiftReg/shiftData_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/counter/currentCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin slowClk/slowerClk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin transmitterFSM/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin transmitterFSM/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin transmitterFSM/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin transmitterFSM/posedgeDetector/prevValue_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell transmitterFSM/slowerClk_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) dataCounter/currentCount_reg[0]/CLR, dataCounter/currentCount_reg[1]/CLR,
dataCounter/currentCount_reg[2]/CLR, dataCounter/currentCount_reg[3]/CLR,
slowClk/counter/currentCount_reg[0]/CLR,
slowClk/counter/currentCount_reg[10]/CLR,
slowClk/counter/currentCount_reg[11]/CLR,
slowClk/counter/currentCount_reg[12]/CLR,
slowClk/counter/currentCount_reg[13]/CLR,
slowClk/counter/currentCount_reg[14]/CLR,
slowClk/counter/currentCount_reg[15]/CLR,
slowClk/counter/currentCount_reg[1]/CLR,
slowClk/counter/currentCount_reg[2]/CLR,
slowClk/counter/currentCount_reg[3]/CLR, slowClk/slowerClk_reg/PRE
 (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


