
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011c  00800200  00001c5e  00001cf2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c5e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003a  0080031c  0080031c  00001e0e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e0e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000350  00000000  00000000  00001e6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000026ba  00000000  00000000  000021ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000013cc  00000000  00000000  00004874  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001ab2  00000000  00000000  00005c40  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000798  00000000  00000000  000076f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008ae  00000000  00000000  00007e8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001545  00000000  00000000  0000873a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000260  00000000  00000000  00009c7f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	a7 c1       	rjmp	.+846    	; 0x35c <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	5b c4       	rjmp	.+2230   	; 0x8f4 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cb c6       	rjmp	.+3478   	; 0xe34 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	35 07       	cpc	r19, r21
      e6:	87 07       	cpc	r24, r23
      e8:	87 07       	cpc	r24, r23
      ea:	87 07       	cpc	r24, r23
      ec:	87 07       	cpc	r24, r23
      ee:	87 07       	cpc	r24, r23
      f0:	87 07       	cpc	r24, r23
      f2:	87 07       	cpc	r24, r23
      f4:	35 07       	cpc	r19, r21
      f6:	87 07       	cpc	r24, r23
      f8:	87 07       	cpc	r24, r23
      fa:	87 07       	cpc	r24, r23
      fc:	87 07       	cpc	r24, r23
      fe:	87 07       	cpc	r24, r23
     100:	87 07       	cpc	r24, r23
     102:	87 07       	cpc	r24, r23
     104:	37 07       	cpc	r19, r23
     106:	87 07       	cpc	r24, r23
     108:	87 07       	cpc	r24, r23
     10a:	87 07       	cpc	r24, r23
     10c:	87 07       	cpc	r24, r23
     10e:	87 07       	cpc	r24, r23
     110:	87 07       	cpc	r24, r23
     112:	87 07       	cpc	r24, r23
     114:	87 07       	cpc	r24, r23
     116:	87 07       	cpc	r24, r23
     118:	87 07       	cpc	r24, r23
     11a:	87 07       	cpc	r24, r23
     11c:	87 07       	cpc	r24, r23
     11e:	87 07       	cpc	r24, r23
     120:	87 07       	cpc	r24, r23
     122:	87 07       	cpc	r24, r23
     124:	37 07       	cpc	r19, r23
     126:	87 07       	cpc	r24, r23
     128:	87 07       	cpc	r24, r23
     12a:	87 07       	cpc	r24, r23
     12c:	87 07       	cpc	r24, r23
     12e:	87 07       	cpc	r24, r23
     130:	87 07       	cpc	r24, r23
     132:	87 07       	cpc	r24, r23
     134:	87 07       	cpc	r24, r23
     136:	87 07       	cpc	r24, r23
     138:	87 07       	cpc	r24, r23
     13a:	87 07       	cpc	r24, r23
     13c:	87 07       	cpc	r24, r23
     13e:	87 07       	cpc	r24, r23
     140:	87 07       	cpc	r24, r23
     142:	87 07       	cpc	r24, r23
     144:	83 07       	cpc	r24, r19
     146:	87 07       	cpc	r24, r23
     148:	87 07       	cpc	r24, r23
     14a:	87 07       	cpc	r24, r23
     14c:	87 07       	cpc	r24, r23
     14e:	87 07       	cpc	r24, r23
     150:	87 07       	cpc	r24, r23
     152:	87 07       	cpc	r24, r23
     154:	60 07       	cpc	r22, r16
     156:	87 07       	cpc	r24, r23
     158:	87 07       	cpc	r24, r23
     15a:	87 07       	cpc	r24, r23
     15c:	87 07       	cpc	r24, r23
     15e:	87 07       	cpc	r24, r23
     160:	87 07       	cpc	r24, r23
     162:	87 07       	cpc	r24, r23
     164:	87 07       	cpc	r24, r23
     166:	87 07       	cpc	r24, r23
     168:	87 07       	cpc	r24, r23
     16a:	87 07       	cpc	r24, r23
     16c:	87 07       	cpc	r24, r23
     16e:	87 07       	cpc	r24, r23
     170:	87 07       	cpc	r24, r23
     172:	87 07       	cpc	r24, r23
     174:	54 07       	cpc	r21, r20
     176:	87 07       	cpc	r24, r23
     178:	87 07       	cpc	r24, r23
     17a:	87 07       	cpc	r24, r23
     17c:	87 07       	cpc	r24, r23
     17e:	87 07       	cpc	r24, r23
     180:	87 07       	cpc	r24, r23
     182:	87 07       	cpc	r24, r23
     184:	72 07       	cpc	r23, r18

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e5       	ldi	r30, 0x5E	; 94
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 31       	cpi	r26, 0x1C	; 28
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ac e1       	ldi	r26, 0x1C	; 28
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a6 35       	cpi	r26, 0x56	; 86
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	19 d2       	rcall	.+1074   	; 0x5f4 <main>
     1c2:	0c 94 2d 0e 	jmp	0x1c5a	; 0x1c5a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
 */ 

#include "CAN.h"

void CAN_init(uint8_t mode){
	mcp2515_init(mode);
     1c8:	7b d2       	rcall	.+1270   	; 0x6c0 <mcp2515_init>
	mcp2515_write(MCP_CANINTE, MCP_RX_INT);
     1ca:	63 e0       	ldi	r22, 0x03	; 3
     1cc:	8b e2       	ldi	r24, 0x2B	; 43
     1ce:	40 d2       	rcall	.+1152   	; 0x650 <mcp2515_write>
	cli();
     1d0:	f8 94       	cli
	// Interrupt on falling edge
	//set_bit(EICRA, ISC21);
	//clear_bit(EICRA, ISC20);
	// Enable interrupt
	set_bit(EIMSK,INT2);
     1d2:	ea 9a       	sbi	0x1d, 2	; 29
	set_bit(EIFR,INTF2);
     1d4:	e2 9a       	sbi	0x1c, 2	; 28
	// Enable global interrupts
	sei();
     1d6:	78 94       	sei
     1d8:	08 95       	ret

000001da <CAN_message_send>:
	
}
void CAN_message_send(CAN_message* msg){
     1da:	1f 93       	push	r17
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	ec 01       	movw	r28, r24
	
	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3);
     1e2:	68 81       	ld	r22, Y
     1e4:	79 81       	ldd	r23, Y+1	; 0x01
     1e6:	76 95       	lsr	r23
     1e8:	67 95       	ror	r22
     1ea:	76 95       	lsr	r23
     1ec:	67 95       	ror	r22
     1ee:	76 95       	lsr	r23
     1f0:	67 95       	ror	r22
     1f2:	81 e3       	ldi	r24, 0x31	; 49
     1f4:	2d d2       	rcall	.+1114   	; 0x650 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5);
     1f6:	68 81       	ld	r22, Y
     1f8:	62 95       	swap	r22
     1fa:	66 0f       	add	r22, r22
     1fc:	60 7e       	andi	r22, 0xE0	; 224
     1fe:	82 e3       	ldi	r24, 0x32	; 50
     200:	27 d2       	rcall	.+1102   	; 0x650 <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, (msg->length));
     202:	6a 81       	ldd	r22, Y+2	; 0x02
     204:	85 e3       	ldi	r24, 0x35	; 53
     206:	24 d2       	rcall	.+1096   	; 0x650 <mcp2515_write>
	
	for (uint8_t i = 0; i < msg->length; i++){
     208:	8a 81       	ldd	r24, Y+2	; 0x02
     20a:	88 23       	and	r24, r24
     20c:	61 f0       	breq	.+24     	; 0x226 <CAN_message_send+0x4c>
     20e:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
     210:	fe 01       	movw	r30, r28
     212:	e1 0f       	add	r30, r17
     214:	f1 1d       	adc	r31, r1
     216:	63 81       	ldd	r22, Z+3	; 0x03
     218:	86 e3       	ldi	r24, 0x36	; 54
     21a:	81 0f       	add	r24, r17
     21c:	19 d2       	rcall	.+1074   	; 0x650 <mcp2515_write>
	
	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3);
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5);
	mcp2515_write(MCP_TXB0DLC, (msg->length));
	
	for (uint8_t i = 0; i < msg->length; i++){
     21e:	1f 5f       	subi	r17, 0xFF	; 255
     220:	8a 81       	ldd	r24, Y+2	; 0x02
     222:	18 17       	cp	r17, r24
     224:	a8 f3       	brcs	.-22     	; 0x210 <CAN_message_send+0x36>
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
	}
	mcp2515_request_to_send(MCP_RTS_TX0);
     226:	81 e8       	ldi	r24, 0x81	; 129
     228:	26 d2       	rcall	.+1100   	; 0x676 <mcp2515_request_to_send>
}
     22a:	df 91       	pop	r29
     22c:	cf 91       	pop	r28
     22e:	1f 91       	pop	r17
     230:	08 95       	ret

00000232 <CAN_receive>:

uint8_t CAN_receive(CAN_message* msg){
     232:	1f 93       	push	r17
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	ec 01       	movw	r28, r24
	if (CAN_int_flag){
     23a:	80 91 1c 03 	lds	r24, 0x031C
     23e:	88 23       	and	r24, r24
     240:	71 f1       	breq	.+92     	; 0x29e <CAN_receive+0x6c>
		uint8_t IDHI = mcp2515_read(MCP_RXB0SIDH); //(msg->id)>>3);
     242:	81 e6       	ldi	r24, 0x61	; 97
     244:	fa d1       	rcall	.+1012   	; 0x63a <mcp2515_read>
     246:	18 2f       	mov	r17, r24
		uint8_t IDLO = mcp2515_read(MCP_RXB0SIDL); //5<<(msg->id));
     248:	82 e6       	ldi	r24, 0x62	; 98
     24a:	f7 d1       	rcall	.+1006   	; 0x63a <mcp2515_read>
		msg->id = (IDHI << 3| IDLO >> 5);
     24c:	48 2f       	mov	r20, r24
     24e:	42 95       	swap	r20
     250:	46 95       	lsr	r20
     252:	47 70       	andi	r20, 0x07	; 7
     254:	21 2f       	mov	r18, r17
     256:	30 e0       	ldi	r19, 0x00	; 0
     258:	c9 01       	movw	r24, r18
     25a:	88 0f       	add	r24, r24
     25c:	99 1f       	adc	r25, r25
     25e:	88 0f       	add	r24, r24
     260:	99 1f       	adc	r25, r25
     262:	88 0f       	add	r24, r24
     264:	99 1f       	adc	r25, r25
     266:	84 2b       	or	r24, r20
     268:	99 83       	std	Y+1, r25	; 0x01
     26a:	88 83       	st	Y, r24
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC);
     26c:	85 e6       	ldi	r24, 0x65	; 101
     26e:	e5 d1       	rcall	.+970    	; 0x63a <mcp2515_read>
		msg->length = length;
     270:	8a 83       	std	Y+2, r24	; 0x02
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     272:	88 23       	and	r24, r24
     274:	61 f0       	breq	.+24     	; 0x28e <CAN_receive+0x5c>
     276:	10 e0       	ldi	r17, 0x00	; 0
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);
     278:	86 e6       	ldi	r24, 0x66	; 102
     27a:	81 0f       	add	r24, r17
     27c:	de d1       	rcall	.+956    	; 0x63a <mcp2515_read>
     27e:	fe 01       	movw	r30, r28
     280:	e1 0f       	add	r30, r17
     282:	f1 1d       	adc	r31, r1
     284:	83 83       	std	Z+3, r24	; 0x03
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC);
		msg->length = length;
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     286:	1f 5f       	subi	r17, 0xFF	; 255
     288:	8a 81       	ldd	r24, Y+2	; 0x02
     28a:	18 17       	cp	r17, r24
     28c:	a8 f3       	brcs	.-22     	; 0x278 <CAN_receive+0x46>
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);
		}
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00); // reset interrupt flag
     28e:	40 e0       	ldi	r20, 0x00	; 0
     290:	61 e0       	ldi	r22, 0x01	; 1
     292:	8c e2       	ldi	r24, 0x2C	; 44
     294:	f4 d1       	rcall	.+1000   	; 0x67e <mcp2515_bit_modify>
		CAN_int_flag = 0;
     296:	10 92 1c 03 	sts	0x031C, r1
		//CAN_print(msg);
		return 1;
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	01 c0       	rjmp	.+2      	; 0x2a0 <CAN_receive+0x6e>
	}
	return 0;
     29e:	80 e0       	ldi	r24, 0x00	; 0
}
     2a0:	df 91       	pop	r29
     2a2:	cf 91       	pop	r28
     2a4:	1f 91       	pop	r17
     2a6:	08 95       	ret

000002a8 <CAN_print>:

void CAN_print(CAN_message* msg){
     2a8:	cf 92       	push	r12
     2aa:	df 92       	push	r13
     2ac:	ef 92       	push	r14
     2ae:	ff 92       	push	r15
     2b0:	0f 93       	push	r16
     2b2:	1f 93       	push	r17
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	6c 01       	movw	r12, r24
	printf("CAN msg ID: %d \n", msg->id);
     2ba:	fc 01       	movw	r30, r24
     2bc:	81 81       	ldd	r24, Z+1	; 0x01
     2be:	8f 93       	push	r24
     2c0:	80 81       	ld	r24, Z
     2c2:	8f 93       	push	r24
     2c4:	89 e1       	ldi	r24, 0x19	; 25
     2c6:	92 e0       	ldi	r25, 0x02	; 2
     2c8:	9f 93       	push	r25
     2ca:	8f 93       	push	r24
     2cc:	0e 94 3b 0a 	call	0x1476	; 0x1476 <printf>
	printf("CAN msg length: %d \n", msg->length);
     2d0:	f6 01       	movw	r30, r12
     2d2:	82 81       	ldd	r24, Z+2	; 0x02
     2d4:	1f 92       	push	r1
     2d6:	8f 93       	push	r24
     2d8:	8a e2       	ldi	r24, 0x2A	; 42
     2da:	92 e0       	ldi	r25, 0x02	; 2
     2dc:	9f 93       	push	r25
     2de:	8f 93       	push	r24
     2e0:	0e 94 3b 0a 	call	0x1476	; 0x1476 <printf>
	printf("CAN msg data: ");
     2e4:	8f e3       	ldi	r24, 0x3F	; 63
     2e6:	92 e0       	ldi	r25, 0x02	; 2
     2e8:	9f 93       	push	r25
     2ea:	8f 93       	push	r24
     2ec:	0e 94 3b 0a 	call	0x1476	; 0x1476 <printf>
	for (int i = 0; i < msg->length; i++){
     2f0:	f6 01       	movw	r30, r12
     2f2:	82 81       	ldd	r24, Z+2	; 0x02
     2f4:	2d b7       	in	r18, 0x3d	; 61
     2f6:	3e b7       	in	r19, 0x3e	; 62
     2f8:	26 5f       	subi	r18, 0xF6	; 246
     2fa:	3f 4f       	sbci	r19, 0xFF	; 255
     2fc:	0f b6       	in	r0, 0x3f	; 63
     2fe:	f8 94       	cli
     300:	3e bf       	out	0x3e, r19	; 62
     302:	0f be       	out	0x3f, r0	; 63
     304:	2d bf       	out	0x3d, r18	; 61
     306:	88 23       	and	r24, r24
     308:	e1 f0       	breq	.+56     	; 0x342 <CAN_print+0x9a>
     30a:	76 01       	movw	r14, r12
     30c:	33 e0       	ldi	r19, 0x03	; 3
     30e:	e3 0e       	add	r14, r19
     310:	f1 1c       	adc	r15, r1
     312:	c0 e0       	ldi	r28, 0x00	; 0
     314:	d0 e0       	ldi	r29, 0x00	; 0
		printf("%d \t",msg->data[i]);
     316:	0e e4       	ldi	r16, 0x4E	; 78
     318:	12 e0       	ldi	r17, 0x02	; 2
     31a:	f7 01       	movw	r30, r14
     31c:	81 91       	ld	r24, Z+
     31e:	7f 01       	movw	r14, r30
     320:	1f 92       	push	r1
     322:	8f 93       	push	r24
     324:	1f 93       	push	r17
     326:	0f 93       	push	r16
     328:	0e 94 3b 0a 	call	0x1476	; 0x1476 <printf>

void CAN_print(CAN_message* msg){
	printf("CAN msg ID: %d \n", msg->id);
	printf("CAN msg length: %d \n", msg->length);
	printf("CAN msg data: ");
	for (int i = 0; i < msg->length; i++){
     32c:	21 96       	adiw	r28, 0x01	; 1
     32e:	f6 01       	movw	r30, r12
     330:	22 81       	ldd	r18, Z+2	; 0x02
     332:	30 e0       	ldi	r19, 0x00	; 0
     334:	0f 90       	pop	r0
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	c2 17       	cp	r28, r18
     33e:	d3 07       	cpc	r29, r19
     340:	64 f3       	brlt	.-40     	; 0x31a <CAN_print+0x72>
		printf("%d \t",msg->data[i]);
	}
	printf("\n");
     342:	8a e0       	ldi	r24, 0x0A	; 10
     344:	90 e0       	ldi	r25, 0x00	; 0
     346:	0e 94 4c 0a 	call	0x1498	; 0x1498 <putchar>
}
     34a:	df 91       	pop	r29
     34c:	cf 91       	pop	r28
     34e:	1f 91       	pop	r17
     350:	0f 91       	pop	r16
     352:	ff 90       	pop	r15
     354:	ef 90       	pop	r14
     356:	df 90       	pop	r13
     358:	cf 90       	pop	r12
     35a:	08 95       	ret

0000035c <__vector_3>:

ISR(INT2_vect) //interrupt handler
{
     35c:	1f 92       	push	r1
     35e:	0f 92       	push	r0
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	0f 92       	push	r0
     364:	11 24       	eor	r1, r1
     366:	8f 93       	push	r24
	CAN_int_flag = 1;
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	80 93 1c 03 	sts	0x031C, r24
}
     36e:	8f 91       	pop	r24
     370:	0f 90       	pop	r0
     372:	0f be       	out	0x3f, r0	; 63
     374:	0f 90       	pop	r0
     376:	1f 90       	pop	r1
     378:	18 95       	reti

0000037a <ADC_init>:
 */ 

#include "ADC.h"

void ADC_init(void){
	clear_bit(DDRF, PF0); //Channel 0 for the ADC will be used, = PF0 = A0 = input
     37a:	80 98       	cbi	0x10, 0	; 16
	clear_bit(DDRF, PF1); //Channel 0 for the ADC will be used, = PF0 = A0 = input
     37c:	81 98       	cbi	0x10, 1	; 16
	set_bit(ADCSRA,ADEN); // Enable ADC, next coversion takes 25 adc clock cycles
     37e:	ea e7       	ldi	r30, 0x7A	; 122
     380:	f0 e0       	ldi	r31, 0x00	; 0
     382:	80 81       	ld	r24, Z
     384:	80 68       	ori	r24, 0x80	; 128
     386:	80 83       	st	Z, r24
	
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     388:	80 81       	ld	r24, Z
     38a:	81 60       	ori	r24, 0x01	; 1
     38c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     38e:	80 81       	ld	r24, Z
     390:	82 60       	ori	r24, 0x02	; 2
     392:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     394:	80 81       	ld	r24, Z
     396:	84 60       	ori	r24, 0x04	; 4
     398:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     39a:	ec e7       	ldi	r30, 0x7C	; 124
     39c:	f0 e0       	ldi	r31, 0x00	; 0
     39e:	80 81       	ld	r24, Z
     3a0:	80 68       	ori	r24, 0x80	; 128
     3a2:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     3a4:	80 81       	ld	r24, Z
     3a6:	80 64       	ori	r24, 0x40	; 64
     3a8:	80 83       	st	Z, r24
     3aa:	08 95       	ret

000003ac <ADC_read>:
}

uint16_t ADC_read(void){
	//channel 0 is default
	set_bit(ADCSRA,ADSC); //start single conversion, takes 13 adc clokc cycles
     3ac:	ea e7       	ldi	r30, 0x7A	; 122
     3ae:	f0 e0       	ldi	r31, 0x00	; 0
     3b0:	80 81       	ld	r24, Z
     3b2:	80 64       	ori	r24, 0x40	; 64
     3b4:	80 83       	st	Z, r24
	loop_until_bit_is_set(ADCSRA,ADIF); // wait for coversion to be finished
     3b6:	80 81       	ld	r24, Z
     3b8:	84 ff       	sbrs	r24, 4
     3ba:	fd cf       	rjmp	.-6      	; 0x3b6 <ADC_read+0xa>
	uint8_t data_low = ADCL;
     3bc:	80 91 78 00 	lds	r24, 0x0078
	uint16_t data_high = ADCH;
     3c0:	20 91 79 00 	lds	r18, 0x0079
	uint16_t data = (data_high << 8)|(data_low); //combining low and high
     3c4:	90 e0       	ldi	r25, 0x00	; 0
	return data;
}
     3c6:	92 2b       	or	r25, r18
     3c8:	08 95       	ret

000003ca <ADC_read_channel>:

uint16_t ADC_read_channel(uint8_t channel){
	switch(channel){
     3ca:	88 23       	and	r24, r24
     3cc:	19 f0       	breq	.+6      	; 0x3d4 <ADC_read_channel+0xa>
     3ce:	81 30       	cpi	r24, 0x01	; 1
     3d0:	41 f0       	breq	.+16     	; 0x3e2 <ADC_read_channel+0x18>
     3d2:	0e c0       	rjmp	.+28     	; 0x3f0 <ADC_read_channel+0x26>
		case(0):
			clear_bit(ADMUX,MUX0); //Channel 0
     3d4:	ec e7       	ldi	r30, 0x7C	; 124
     3d6:	f0 e0       	ldi	r31, 0x00	; 0
     3d8:	80 81       	ld	r24, Z
     3da:	8e 7f       	andi	r24, 0xFE	; 254
     3dc:	80 83       	st	Z, r24
			return ADC_read();
     3de:	e6 cf       	rjmp	.-52     	; 0x3ac <ADC_read>
     3e0:	08 95       	ret
		case(1):
			set_bit(ADMUX,MUX0); //Channel 1
     3e2:	ec e7       	ldi	r30, 0x7C	; 124
     3e4:	f0 e0       	ldi	r31, 0x00	; 0
     3e6:	80 81       	ld	r24, Z
     3e8:	81 60       	ori	r24, 0x01	; 1
     3ea:	80 83       	st	Z, r24
			return ADC_read();
     3ec:	df cf       	rjmp	.-66     	; 0x3ac <ADC_read>
     3ee:	08 95       	ret
		default:
			return 0;
     3f0:	80 e0       	ldi	r24, 0x00	; 0
     3f2:	90 e0       	ldi	r25, 0x00	; 0
	}
     3f4:	08 95       	ret

000003f6 <DAC_init>:
 */ 

#include "DAC.h"

void DAC_init() {
	sei();
     3f6:	78 94       	sei
	TWI_Master_Initialise();
     3f8:	f1 c4       	rjmp	.+2530   	; 0xddc <TWI_Master_Initialise>
     3fa:	08 95       	ret

000003fc <DAC_send>:

}

void DAC_send(uint8_t data){
     3fc:	cf 93       	push	r28
     3fe:	df 93       	push	r29
     400:	00 d0       	rcall	.+0      	; 0x402 <DAC_send+0x6>
     402:	cd b7       	in	r28, 0x3d	; 61
     404:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     406:	90 e5       	ldi	r25, 0x50	; 80
     408:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     40a:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     40c:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     40e:	63 e0       	ldi	r22, 0x03	; 3
     410:	ce 01       	movw	r24, r28
     412:	01 96       	adiw	r24, 0x01	; 1
     414:	ed d4       	rcall	.+2522   	; 0xdf0 <TWI_Start_Transceiver_With_Data>
     416:	0f 90       	pop	r0
     418:	0f 90       	pop	r0
     41a:	0f 90       	pop	r0
     41c:	df 91       	pop	r29
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <IR_init>:
static uint16_t IR0_low;
static uint16_t IR1_low;
static uint8_t goal = 0;
static uint8_t last_goal_status = 0;
void IR_init(void){
	ADC_init();
     422:	ab cf       	rjmp	.-170    	; 0x37a <ADC_init>
     424:	08 95       	ret

00000426 <IR_MM>:
	IR1_low = 4*last_read[IR1]/5;
	printf("IR0_low: %d\t", IR0_low);
	printf("IR1_low: %d\n", IR1_low);
}

void IR_MM(void){
     426:	ef 92       	push	r14
     428:	ff 92       	push	r15
     42a:	0f 93       	push	r16
     42c:	1f 93       	push	r17
     42e:	cf 93       	push	r28
     430:	df 93       	push	r29
	
	total_read[IR0]-= readings[IR0][read_index];
     432:	80 91 27 03 	lds	r24, 0x0327
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	03 e2       	ldi	r16, 0x23	; 35
     43a:	13 e0       	ldi	r17, 0x03	; 3
     43c:	9c 01       	movw	r18, r24
     43e:	22 0f       	add	r18, r18
     440:	33 1f       	adc	r19, r19
     442:	a9 01       	movw	r20, r18
     444:	48 5d       	subi	r20, 0xD8	; 216
     446:	5c 4f       	sbci	r21, 0xFC	; 252
     448:	7a 01       	movw	r14, r20
     44a:	f8 01       	movw	r30, r16
     44c:	20 81       	ld	r18, Z
     44e:	31 81       	ldd	r19, Z+1	; 0x01
     450:	fa 01       	movw	r30, r20
     452:	40 81       	ld	r20, Z
     454:	51 81       	ldd	r21, Z+1	; 0x01
     456:	24 1b       	sub	r18, r20
     458:	35 0b       	sbc	r19, r21
     45a:	f8 01       	movw	r30, r16
     45c:	31 83       	std	Z+1, r19	; 0x01
     45e:	20 83       	st	Z, r18
	total_read[IR1]-= readings[IR1][read_index];
     460:	c5 e2       	ldi	r28, 0x25	; 37
     462:	d3 e0       	ldi	r29, 0x03	; 3
     464:	fc 01       	movw	r30, r24
     466:	ee 0f       	add	r30, r30
     468:	ff 1f       	adc	r31, r31
     46a:	e0 5d       	subi	r30, 0xD0	; 208
     46c:	fc 4f       	sbci	r31, 0xFC	; 252
     46e:	88 81       	ld	r24, Y
     470:	99 81       	ldd	r25, Y+1	; 0x01
     472:	20 81       	ld	r18, Z
     474:	31 81       	ldd	r19, Z+1	; 0x01
     476:	82 1b       	sub	r24, r18
     478:	93 0b       	sbc	r25, r19
     47a:	99 83       	std	Y+1, r25	; 0x01
     47c:	88 83       	st	Y, r24
	
	readings[IR0][read_index] = ADC_read_channel(IR0);
     47e:	80 e0       	ldi	r24, 0x00	; 0
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	a3 df       	rcall	.-186    	; 0x3ca <ADC_read_channel>
     484:	f7 01       	movw	r30, r14
     486:	91 83       	std	Z+1, r25	; 0x01
     488:	80 83       	st	Z, r24
	readings[IR1][read_index] = ADC_read_channel(IR1);
     48a:	e0 90 27 03 	lds	r14, 0x0327
     48e:	f1 2c       	mov	r15, r1
     490:	81 e0       	ldi	r24, 0x01	; 1
     492:	90 e0       	ldi	r25, 0x00	; 0
     494:	9a df       	rcall	.-204    	; 0x3ca <ADC_read_channel>
     496:	f7 01       	movw	r30, r14
     498:	ee 0f       	add	r30, r30
     49a:	ff 1f       	adc	r31, r31
     49c:	e0 5d       	subi	r30, 0xD0	; 208
     49e:	fc 4f       	sbci	r31, 0xFC	; 252
     4a0:	91 83       	std	Z+1, r25	; 0x01
     4a2:	80 83       	st	Z, r24
	
	total_read[IR0] += readings[IR0][read_index];
     4a4:	60 91 27 03 	lds	r22, 0x0327
     4a8:	86 2f       	mov	r24, r22
     4aa:	90 e0       	ldi	r25, 0x00	; 0
     4ac:	fc 01       	movw	r30, r24
     4ae:	ee 0f       	add	r30, r30
     4b0:	ff 1f       	adc	r31, r31
     4b2:	e8 5d       	subi	r30, 0xD8	; 216
     4b4:	fc 4f       	sbci	r31, 0xFC	; 252
     4b6:	40 81       	ld	r20, Z
     4b8:	51 81       	ldd	r21, Z+1	; 0x01
     4ba:	f8 01       	movw	r30, r16
     4bc:	20 81       	ld	r18, Z
     4be:	31 81       	ldd	r19, Z+1	; 0x01
     4c0:	24 0f       	add	r18, r20
     4c2:	35 1f       	adc	r19, r21
     4c4:	31 83       	std	Z+1, r19	; 0x01
     4c6:	20 83       	st	Z, r18
	total_read[IR1] += readings[IR1][read_index];
     4c8:	fc 01       	movw	r30, r24
     4ca:	ee 0f       	add	r30, r30
     4cc:	ff 1f       	adc	r31, r31
     4ce:	e0 5d       	subi	r30, 0xD0	; 208
     4d0:	fc 4f       	sbci	r31, 0xFC	; 252
     4d2:	20 81       	ld	r18, Z
     4d4:	31 81       	ldd	r19, Z+1	; 0x01
     4d6:	88 81       	ld	r24, Y
     4d8:	99 81       	ldd	r25, Y+1	; 0x01
     4da:	82 0f       	add	r24, r18
     4dc:	93 1f       	adc	r25, r19
     4de:	99 83       	std	Y+1, r25	; 0x01
     4e0:	88 83       	st	Y, r24
	
	read_index++;
     4e2:	6f 5f       	subi	r22, 0xFF	; 255
	if(read_index >= num_reads){
     4e4:	64 30       	cpi	r22, 0x04	; 4
     4e6:	18 f4       	brcc	.+6      	; 0x4ee <IR_MM+0xc8>
	readings[IR1][read_index] = ADC_read_channel(IR1);
	
	total_read[IR0] += readings[IR0][read_index];
	total_read[IR1] += readings[IR1][read_index];
	
	read_index++;
     4e8:	60 93 27 03 	sts	0x0327, r22
     4ec:	02 c0       	rjmp	.+4      	; 0x4f2 <IR_MM+0xcc>
	if(read_index >= num_reads){
		read_index = 0;
     4ee:	10 92 27 03 	sts	0x0327, r1
	//printf("IR0: %d \t" ,total_read[IR0]);
	//printf("IR1: %d \t" ,total_read[IR1]);
	//printf("IR0_low: %d\t", IR0_low);
	//printf("IR1_low: %d\n", IR1_low);
	
}
     4f2:	df 91       	pop	r29
     4f4:	cf 91       	pop	r28
     4f6:	1f 91       	pop	r17
     4f8:	0f 91       	pop	r16
     4fa:	ff 90       	pop	r15
     4fc:	ef 90       	pop	r14
     4fe:	08 95       	ret

00000500 <IR_calibrate>:
void IR_init(void){
	ADC_init();
	//_delay_ms(200);
}

void IR_calibrate(void){
     500:	0f 93       	push	r16
     502:	1f 93       	push	r17
     504:	cf 93       	push	r28
     506:	df 93       	push	r29
     508:	ca e0       	ldi	r28, 0x0A	; 10
	for(uint8_t i = 0; i <10; i++){
		IR_MM();
     50a:	8d df       	rcall	.-230    	; 0x426 <IR_MM>
     50c:	c1 50       	subi	r28, 0x01	; 1
	ADC_init();
	//_delay_ms(200);
}

void IR_calibrate(void){
	for(uint8_t i = 0; i <10; i++){
     50e:	e9 f7       	brne	.-6      	; 0x50a <IR_calibrate+0xa>
	}
	uint16_t last_read[2] = {0};
	int diff;
	do 
	{	
		last_read[IR0] = total_read[IR0];
     510:	00 91 23 03 	lds	r16, 0x0323
     514:	10 91 24 03 	lds	r17, 0x0324
		last_read[IR1] = total_read[IR1];
     518:	c0 91 25 03 	lds	r28, 0x0325
     51c:	d0 91 26 03 	lds	r29, 0x0326
		IR_MM();
     520:	82 df       	rcall	.-252    	; 0x426 <IR_MM>
		diff = last_read-total_read[IR1];
	} while (!(diff < 10 || diff > -10));
	IR0_low = last_read[IR0]/2;
     522:	a8 01       	movw	r20, r16
     524:	56 95       	lsr	r21
     526:	47 95       	ror	r20
     528:	50 93 22 03 	sts	0x0322, r21
     52c:	40 93 21 03 	sts	0x0321, r20
	IR1_low = 4*last_read[IR1]/5;
     530:	9e 01       	movw	r18, r28
     532:	22 0f       	add	r18, r18
     534:	33 1f       	adc	r19, r19
     536:	22 0f       	add	r18, r18
     538:	33 1f       	adc	r19, r19
     53a:	ad ec       	ldi	r26, 0xCD	; 205
     53c:	bc ec       	ldi	r27, 0xCC	; 204
     53e:	42 d7       	rcall	.+3716   	; 0x13c4 <__umulhisi3>
     540:	96 95       	lsr	r25
     542:	87 95       	ror	r24
     544:	96 95       	lsr	r25
     546:	87 95       	ror	r24
     548:	90 93 20 03 	sts	0x0320, r25
     54c:	80 93 1f 03 	sts	0x031F, r24
	printf("IR0_low: %d\t", IR0_low);
     550:	5f 93       	push	r21
     552:	4f 93       	push	r20
     554:	83 e5       	ldi	r24, 0x53	; 83
     556:	92 e0       	ldi	r25, 0x02	; 2
     558:	9f 93       	push	r25
     55a:	8f 93       	push	r24
     55c:	8c d7       	rcall	.+3864   	; 0x1476 <printf>
	printf("IR1_low: %d\n", IR1_low);
     55e:	80 91 20 03 	lds	r24, 0x0320
     562:	8f 93       	push	r24
     564:	80 91 1f 03 	lds	r24, 0x031F
     568:	8f 93       	push	r24
     56a:	80 e6       	ldi	r24, 0x60	; 96
     56c:	92 e0       	ldi	r25, 0x02	; 2
     56e:	9f 93       	push	r25
     570:	8f 93       	push	r24
     572:	81 d7       	rcall	.+3842   	; 0x1476 <printf>
     574:	8d b7       	in	r24, 0x3d	; 61
     576:	9e b7       	in	r25, 0x3e	; 62
     578:	08 96       	adiw	r24, 0x08	; 8
     57a:	0f b6       	in	r0, 0x3f	; 63
     57c:	f8 94       	cli
     57e:	9e bf       	out	0x3e, r25	; 62
     580:	0f be       	out	0x3f, r0	; 63
     582:	8d bf       	out	0x3d, r24	; 61
}
     584:	df 91       	pop	r29
     586:	cf 91       	pop	r28
     588:	1f 91       	pop	r17
     58a:	0f 91       	pop	r16
     58c:	08 95       	ret

0000058e <is_goal>:
	//printf("IR1_low: %d\n", IR1_low);
	
}

uint8_t is_goal(void){
	IR_MM();
     58e:	4b df       	rcall	.-362    	; 0x426 <IR_MM>

	if(total_read[IR1] < IR1_low && !last_goal_status){
     590:	20 91 25 03 	lds	r18, 0x0325
     594:	30 91 26 03 	lds	r19, 0x0326
     598:	80 91 1f 03 	lds	r24, 0x031F
     59c:	90 91 20 03 	lds	r25, 0x0320
     5a0:	28 17       	cp	r18, r24
     5a2:	39 07       	cpc	r19, r25
     5a4:	68 f4       	brcc	.+26     	; 0x5c0 <is_goal+0x32>
     5a6:	80 91 1d 03 	lds	r24, 0x031D
     5aa:	81 11       	cpse	r24, r1
     5ac:	0b c0       	rjmp	.+22     	; 0x5c4 <is_goal+0x36>
		last_goal_status = 1;
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	80 93 1d 03 	sts	0x031D, r24
		goal++;
     5b4:	80 91 1e 03 	lds	r24, 0x031E
     5b8:	8f 5f       	subi	r24, 0xFF	; 255
     5ba:	80 93 1e 03 	sts	0x031E, r24
     5be:	02 c0       	rjmp	.+4      	; 0x5c4 <is_goal+0x36>
	}else if(!(total_read[IR1] < IR1_low)){
		last_goal_status = 0;
     5c0:	10 92 1d 03 	sts	0x031D, r1
	}
	if(goal > 1){
     5c4:	80 91 1e 03 	lds	r24, 0x031E
     5c8:	82 30       	cpi	r24, 0x02	; 2
     5ca:	20 f0       	brcs	.+8      	; 0x5d4 <is_goal+0x46>
		goal = 0;
     5cc:	10 92 1e 03 	sts	0x031E, r1
		return 1;
     5d0:	81 e0       	ldi	r24, 0x01	; 1
     5d2:	08 95       	ret
	}
	return 0;
     5d4:	80 e0       	ldi	r24, 0x00	; 0
}
     5d6:	08 95       	ret

000005d8 <is_game_over>:
uint8_t is_game_over(void){
	if(total_read[IR0] < IR0_low){
     5d8:	81 e0       	ldi	r24, 0x01	; 1
     5da:	40 91 23 03 	lds	r20, 0x0323
     5de:	50 91 24 03 	lds	r21, 0x0324
     5e2:	20 91 21 03 	lds	r18, 0x0321
     5e6:	30 91 22 03 	lds	r19, 0x0322
     5ea:	42 17       	cp	r20, r18
     5ec:	53 07       	cpc	r21, r19
     5ee:	08 f0       	brcs	.+2      	; 0x5f2 <is_game_over+0x1a>
     5f0:	80 e0       	ldi	r24, 0x00	; 0
		return 1; //game over
	}
	return 0; //game not over
}
     5f2:	08 95       	ret

000005f4 <main>:
#include "Motor.h"
#include "solenoid.h"
#include "PID.h"
#include "Pong.h"

int main(void){	
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
     5f8:	cd b7       	in	r28, 0x3d	; 61
     5fa:	de b7       	in	r29, 0x3e	; 62
     5fc:	2b 97       	sbiw	r28, 0x0b	; 11
     5fe:	0f b6       	in	r0, 0x3f	; 63
     600:	f8 94       	cli
     602:	de bf       	out	0x3e, r29	; 62
     604:	0f be       	out	0x3f, r0	; 63
     606:	cd bf       	out	0x3d, r28	; 61
	USART_Init();
     608:	ab d4       	rcall	.+2390   	; 0xf60 <USART_Init>
	//printf("hei\n");
	DAC_init();
     60a:	f5 de       	rcall	.-534    	; 0x3f6 <DAC_init>
	motor_init();
     60c:	c6 d0       	rcall	.+396    	; 0x79a <motor_init>
	PID_init();
     60e:	6c d2       	rcall	.+1240   	; 0xae8 <PID_init>
    CAN_init(MODE_NORMAL);
     610:	80 e0       	ldi	r24, 0x00	; 0
     612:	da dd       	rcall	.-1100   	; 0x1c8 <CAN_init>
	servo_init(F_CPU);
     614:	60 e0       	ldi	r22, 0x00	; 0
     616:	74 e2       	ldi	r23, 0x24	; 36
     618:	84 ef       	ldi	r24, 0xF4	; 244
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	6a d3       	rcall	.+1748   	; 0xcf2 <servo_init>
	IR_init();
     61e:	01 df       	rcall	.-510    	; 0x422 <IR_init>
	solenoid_init();
     620:	bf d3       	rcall	.+1918   	; 0xda0 <solenoid_init>
	CAN_message msg;
	while(1){	
		
		if(CAN_receive(&msg)){
     622:	ce 01       	movw	r24, r28
     624:	01 96       	adiw	r24, 0x01	; 1
     626:	05 de       	rcall	.-1014   	; 0x232 <CAN_receive>
     628:	88 23       	and	r24, r24
     62a:	d9 f3       	breq	.-10     	; 0x622 <main+0x2e>
			//CAN_print(&msg);
			if (msg.id==PONG_START){
     62c:	89 81       	ldd	r24, Y+1	; 0x01
     62e:	9a 81       	ldd	r25, Y+2	; 0x02
     630:	89 2b       	or	r24, r25
     632:	b9 f7       	brne	.-18     	; 0x622 <main+0x2e>
				pong_play(msg.data[0]);
     634:	8c 81       	ldd	r24, Y+4	; 0x04
     636:	eb d2       	rcall	.+1494   	; 0xc0e <pong_play>
     638:	f4 cf       	rjmp	.-24     	; 0x622 <main+0x2e>

0000063a <mcp2515_read>:
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
	SPI_Send(MCP_READ_STATUS);
	status = SPI_Read();
	PORTB |= (1<<PB7); //Deselect CAN - controller
	return status;
}
     63a:	cf 93       	push	r28
     63c:	c8 2f       	mov	r28, r24
     63e:	2f 98       	cbi	0x05, 7	; 5
     640:	83 e0       	ldi	r24, 0x03	; 3
     642:	c7 d3       	rcall	.+1934   	; 0xdd2 <SPI_Send>
     644:	8c 2f       	mov	r24, r28
     646:	c5 d3       	rcall	.+1930   	; 0xdd2 <SPI_Send>
     648:	bd d3       	rcall	.+1914   	; 0xdc4 <SPI_Read>
     64a:	2f 9a       	sbi	0x05, 7	; 5
     64c:	cf 91       	pop	r28
     64e:	08 95       	ret

00000650 <mcp2515_write>:
     650:	cf 93       	push	r28
     652:	df 93       	push	r29
     654:	d8 2f       	mov	r29, r24
     656:	c6 2f       	mov	r28, r22
     658:	2f 98       	cbi	0x05, 7	; 5
     65a:	82 e0       	ldi	r24, 0x02	; 2
     65c:	ba d3       	rcall	.+1908   	; 0xdd2 <SPI_Send>
     65e:	8d 2f       	mov	r24, r29
     660:	b8 d3       	rcall	.+1904   	; 0xdd2 <SPI_Send>
     662:	8c 2f       	mov	r24, r28
     664:	b6 d3       	rcall	.+1900   	; 0xdd2 <SPI_Send>
     666:	2f 9a       	sbi	0x05, 7	; 5
     668:	df 91       	pop	r29
     66a:	cf 91       	pop	r28
     66c:	08 95       	ret

0000066e <mcp2515_set_mode>:
     66e:	68 2f       	mov	r22, r24
     670:	8f e0       	ldi	r24, 0x0F	; 15
     672:	ee cf       	rjmp	.-36     	; 0x650 <mcp2515_write>
     674:	08 95       	ret

00000676 <mcp2515_request_to_send>:
     676:	2f 98       	cbi	0x05, 7	; 5
     678:	ac d3       	rcall	.+1880   	; 0xdd2 <SPI_Send>
     67a:	2f 9a       	sbi	0x05, 7	; 5
     67c:	08 95       	ret

0000067e <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t regist, uint8_t mask, uint8_t cData){
     67e:	1f 93       	push	r17
     680:	cf 93       	push	r28
     682:	df 93       	push	r29
     684:	18 2f       	mov	r17, r24
     686:	d6 2f       	mov	r29, r22
     688:	c4 2f       	mov	r28, r20
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     68a:	2f 98       	cbi	0x05, 7	; 5
	SPI_Send(MCP_BITMOD);
     68c:	85 e0       	ldi	r24, 0x05	; 5
     68e:	a1 d3       	rcall	.+1858   	; 0xdd2 <SPI_Send>
	SPI_Send(regist);
     690:	81 2f       	mov	r24, r17
     692:	9f d3       	rcall	.+1854   	; 0xdd2 <SPI_Send>
	SPI_Send(mask);
     694:	8d 2f       	mov	r24, r29
     696:	9d d3       	rcall	.+1850   	; 0xdd2 <SPI_Send>
	SPI_Send(cData);
     698:	8c 2f       	mov	r24, r28
     69a:	9b d3       	rcall	.+1846   	; 0xdd2 <SPI_Send>
	PORTB |= (1<<PB7); //Deselect CAN - controller
     69c:	2f 9a       	sbi	0x05, 7	; 5
	
}
     69e:	df 91       	pop	r29
     6a0:	cf 91       	pop	r28
     6a2:	1f 91       	pop	r17
     6a4:	08 95       	ret

000006a6 <mcp2515_reset>:
	SPI_Send(cData);
	PORTB |= (1<<PB7); //Deselect CAN - controller
}

void mcp2515_reset(){
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     6a6:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_Send(MCP_RESET);
     6a8:	80 ec       	ldi	r24, 0xC0	; 192
     6aa:	93 d3       	rcall	.+1830   	; 0xdd2 <SPI_Send>
	
	mcp2515_bit_modify(MCP_CANCTRL, 0x80,0x80);
     6ac:	40 e8       	ldi	r20, 0x80	; 128
     6ae:	60 e8       	ldi	r22, 0x80	; 128
     6b0:	8f e0       	ldi	r24, 0x0F	; 15
     6b2:	e5 df       	rcall	.-54     	; 0x67e <mcp2515_bit_modify>
	
	PORTB |= (1<<PB7); //Deselect CAN - controller
     6b4:	2f 9a       	sbi	0x05, 7	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6b6:	85 e3       	ldi	r24, 0x35	; 53
     6b8:	8a 95       	dec	r24
     6ba:	f1 f7       	brne	.-4      	; 0x6b8 <mcp2515_reset+0x12>
     6bc:	00 00       	nop
     6be:	08 95       	ret

000006c0 <mcp2515_init>:
	SPI_Send(cData);
	PORTB |= (1<<PB7); //Deselect CAN - controller
	
}

uint8_t mcp2515_init(uint8_t mode){
     6c0:	cf 93       	push	r28
     6c2:	c8 2f       	mov	r28, r24
	uint8_t theValue;
	SPI_MasterInit(); //Initialize SPI
     6c4:	76 d3       	rcall	.+1772   	; 0xdb2 <SPI_MasterInit>
	mcp2515_reset(); // Send reset-command
     6c6:	ef df       	rcall	.-34     	; 0x6a6 <mcp2515_reset>
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
     6c8:	8e e0       	ldi	r24, 0x0E	; 14
     6ca:	b7 df       	rcall	.-146    	; 0x63a <mcp2515_read>
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
     6cc:	80 7e       	andi	r24, 0xE0	; 224
     6ce:	80 38       	cpi	r24, 0x80	; 128
     6d0:	39 f5       	brne	.+78     	; 0x720 <mcp2515_init+0x60>
		return 1;
	}
	else{
		//printf("MCP2515 is  in configuration mode after reset! canstat: 0x%02x\n", theValue);
	}
	mcp2515_set_mode(mode);
     6d2:	8c 2f       	mov	r24, r28
     6d4:	cc df       	rcall	.-104    	; 0x66e <mcp2515_set_mode>
	theValue = mcp2515_read(MCP_CANSTAT);
     6d6:	8e e0       	ldi	r24, 0x0E	; 14
     6d8:	b0 df       	rcall	.-160    	; 0x63a <mcp2515_read>
	int mode_bits = (theValue & MODE_MASK);
     6da:	98 2f       	mov	r25, r24
     6dc:	90 7e       	andi	r25, 0xE0	; 224
     6de:	29 2f       	mov	r18, r25
     6e0:	30 e0       	ldi	r19, 0x00	; 0
	if(mode_bits != mode){
     6e2:	4c 2f       	mov	r20, r28
     6e4:	50 e0       	ldi	r21, 0x00	; 0
     6e6:	42 17       	cp	r20, r18
     6e8:	53 07       	cpc	r21, r19
     6ea:	69 f0       	breq	.+26     	; 0x706 <mcp2515_init+0x46>
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
     6ec:	1f 92       	push	r1
     6ee:	9f 93       	push	r25
     6f0:	8d e6       	ldi	r24, 0x6D	; 109
     6f2:	92 e0       	ldi	r25, 0x02	; 2
     6f4:	9f 93       	push	r25
     6f6:	8f 93       	push	r24
     6f8:	be d6       	rcall	.+3452   	; 0x1476 <printf>
		return 1;
     6fa:	0f 90       	pop	r0
     6fc:	0f 90       	pop	r0
     6fe:	0f 90       	pop	r0
     700:	0f 90       	pop	r0
     702:	81 e0       	ldi	r24, 0x01	; 1
     704:	0e c0       	rjmp	.+28     	; 0x722 <mcp2515_init+0x62>
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
     706:	1f 92       	push	r1
     708:	8f 93       	push	r24
     70a:	81 eb       	ldi	r24, 0xB1	; 177
     70c:	92 e0       	ldi	r25, 0x02	; 2
     70e:	9f 93       	push	r25
     710:	8f 93       	push	r24
     712:	b1 d6       	rcall	.+3426   	; 0x1476 <printf>
	return 0;
     714:	0f 90       	pop	r0
     716:	0f 90       	pop	r0
     718:	0f 90       	pop	r0
     71a:	0f 90       	pop	r0
     71c:	80 e0       	ldi	r24, 0x00	; 0
     71e:	01 c0       	rjmp	.+2      	; 0x722 <mcp2515_init+0x62>
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
		//printf("MCP2515 is NOT in configuration mode after reset! canstat: 0x%02x\n", theValue);
		return 1;
     720:	81 e0       	ldi	r24, 0x01	; 1
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
		return 1;
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
	return 0;
}
     722:	cf 91       	pop	r28
     724:	08 95       	ret

00000726 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	//printf("Y value: %d \n", direction);
	switch (direction > 121){
     726:	91 e0       	ldi	r25, 0x01	; 1
     728:	8a 37       	cpi	r24, 0x7A	; 122
     72a:	08 f4       	brcc	.+2      	; 0x72e <motor_set_direction+0x8>
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	99 23       	and	r25, r25
     730:	19 f0       	breq	.+6      	; 0x738 <motor_set_direction+0x12>
     732:	91 30       	cpi	r25, 0x01	; 1
     734:	39 f0       	breq	.+14     	; 0x744 <motor_set_direction+0x1e>
     736:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     738:	e2 e0       	ldi	r30, 0x02	; 2
     73a:	f1 e0       	ldi	r31, 0x01	; 1
     73c:	80 81       	ld	r24, Z
     73e:	8d 7f       	andi	r24, 0xFD	; 253
     740:	80 83       	st	Z, r24
			break;
     742:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     744:	e2 e0       	ldi	r30, 0x02	; 2
     746:	f1 e0       	ldi	r31, 0x01	; 1
     748:	80 81       	ld	r24, Z
     74a:	82 60       	ori	r24, 0x02	; 2
     74c:	80 83       	st	Z, r24
     74e:	08 95       	ret

00000750 <motor_set_speed>:
	}
}

void motor_set_speed(uint8_t speed){
	//printf("Y value: %d \n", speed);
	switch (speed > 126){
     750:	91 e0       	ldi	r25, 0x01	; 1
     752:	8f 37       	cpi	r24, 0x7F	; 127
     754:	08 f4       	brcc	.+2      	; 0x758 <motor_set_speed+0x8>
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	99 23       	and	r25, r25
     75a:	19 f0       	breq	.+6      	; 0x762 <motor_set_speed+0x12>
     75c:	91 30       	cpi	r25, 0x01	; 1
     75e:	31 f0       	breq	.+12     	; 0x76c <motor_set_speed+0x1c>
     760:	08 c0       	rjmp	.+16     	; 0x772 <motor_set_speed+0x22>
		case(LEFT):
			DAC_send(126-speed);
     762:	9e e7       	ldi	r25, 0x7E	; 126
     764:	98 1b       	sub	r25, r24
     766:	89 2f       	mov	r24, r25
     768:	49 ce       	rjmp	.-878    	; 0x3fc <DAC_send>
			break;
     76a:	08 95       	ret
		case(RIGHT):
			DAC_send(speed-127);
     76c:	8f 57       	subi	r24, 0x7F	; 127
     76e:	46 ce       	rjmp	.-884    	; 0x3fc <DAC_send>
			break;
     770:	08 95       	ret
		default:
			DAC_send(speed-127);
     772:	8f 57       	subi	r24, 0x7F	; 127
     774:	43 ce       	rjmp	.-890    	; 0x3fc <DAC_send>
     776:	08 95       	ret

00000778 <motor_set_speed_2>:
			break;
	}
}

void motor_set_speed_2(uint8_t speed){
		DAC_send(speed);
     778:	41 ce       	rjmp	.-894    	; 0x3fc <DAC_send>
     77a:	08 95       	ret

0000077c <motor_reset_encoder>:
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     77c:	e2 e0       	ldi	r30, 0x02	; 2
     77e:	f1 e0       	ldi	r31, 0x01	; 1
     780:	80 81       	ld	r24, Z
     782:	8f 7b       	andi	r24, 0xBF	; 191
     784:	80 83       	st	Z, r24
     786:	8f e1       	ldi	r24, 0x1F	; 31
     788:	93 e0       	ldi	r25, 0x03	; 3
     78a:	01 97       	sbiw	r24, 0x01	; 1
     78c:	f1 f7       	brne	.-4      	; 0x78a <motor_reset_encoder+0xe>
     78e:	00 c0       	rjmp	.+0      	; 0x790 <motor_reset_encoder+0x14>
     790:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     792:	80 81       	ld	r24, Z
     794:	80 64       	ori	r24, 0x40	; 64
     796:	80 83       	st	Z, r24
     798:	08 95       	ret

0000079a <motor_init>:
#include "CAN.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     79a:	e1 e0       	ldi	r30, 0x01	; 1
     79c:	f1 e0       	ldi	r31, 0x01	; 1
     79e:	80 81       	ld	r24, Z
     7a0:	80 61       	ori	r24, 0x10	; 16
     7a2:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     7a4:	a2 e0       	ldi	r26, 0x02	; 2
     7a6:	b1 e0       	ldi	r27, 0x01	; 1
     7a8:	8c 91       	ld	r24, X
     7aa:	80 61       	ori	r24, 0x10	; 16
     7ac:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     7ae:	80 81       	ld	r24, Z
     7b0:	82 60       	ori	r24, 0x02	; 2
     7b2:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRB, PB5);
     7b4:	25 9a       	sbi	0x04, 5	; 4
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     7b6:	80 81       	ld	r24, Z
     7b8:	88 60       	ori	r24, 0x08	; 8
     7ba:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     7bc:	80 81       	ld	r24, Z
     7be:	80 64       	ori	r24, 0x40	; 64
     7c0:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     7c2:	dc df       	rcall	.-72     	; 0x77c <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     7c4:	e7 e0       	ldi	r30, 0x07	; 7
     7c6:	f1 e0       	ldi	r31, 0x01	; 1
     7c8:	80 81       	ld	r24, Z
     7ca:	8e 7f       	andi	r24, 0xFE	; 254
     7cc:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     7ce:	80 81       	ld	r24, Z
     7d0:	8d 7f       	andi	r24, 0xFD	; 253
     7d2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     7d4:	80 81       	ld	r24, Z
     7d6:	8b 7f       	andi	r24, 0xFB	; 251
     7d8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     7da:	80 81       	ld	r24, Z
     7dc:	87 7f       	andi	r24, 0xF7	; 247
     7de:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     7e0:	80 81       	ld	r24, Z
     7e2:	8f 7e       	andi	r24, 0xEF	; 239
     7e4:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     7e6:	80 81       	ld	r24, Z
     7e8:	8f 7d       	andi	r24, 0xDF	; 223
     7ea:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     7ec:	80 81       	ld	r24, Z
     7ee:	8f 7b       	andi	r24, 0xBF	; 191
     7f0:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     7f2:	80 81       	ld	r24, Z
     7f4:	8f 77       	andi	r24, 0x7F	; 127
     7f6:	80 83       	st	Z, r24
     7f8:	08 95       	ret

000007fa <motor_read_rotation>:
	clear_bit(PORTH, PH6);
	_delay_us(200);
	set_bit(PORTH, PH6);
}

int16_t motor_read_rotation(uint8_t reset_flag){
     7fa:	cf 93       	push	r28
     7fc:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder jumps PH5
	clear_bit(PORTB, PB5);
     7fe:	2d 98       	cbi	0x05, 5	; 5
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     800:	e2 e0       	ldi	r30, 0x02	; 2
     802:	f1 e0       	ldi	r31, 0x01	; 1
     804:	90 81       	ld	r25, Z
     806:	98 60       	ori	r25, 0x08	; 8
     808:	90 83       	st	Z, r25
     80a:	ef ee       	ldi	r30, 0xEF	; 239
     80c:	f0 e0       	ldi	r31, 0x00	; 0
     80e:	31 97       	sbiw	r30, 0x01	; 1
     810:	f1 f7       	brne	.-4      	; 0x80e <motor_read_rotation+0x14>
     812:	00 c0       	rjmp	.+0      	; 0x814 <motor_read_rotation+0x1a>
     814:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     816:	d0 91 06 01 	lds	r29, 0x0106
	//printf("Low: %d\n", low);
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     81a:	e2 e0       	ldi	r30, 0x02	; 2
     81c:	f1 e0       	ldi	r31, 0x01	; 1
     81e:	90 81       	ld	r25, Z
     820:	97 7f       	andi	r25, 0xF7	; 247
     822:	90 83       	st	Z, r25
     824:	ef ee       	ldi	r30, 0xEF	; 239
     826:	f0 e0       	ldi	r31, 0x00	; 0
     828:	31 97       	sbiw	r30, 0x01	; 1
     82a:	f1 f7       	brne	.-4      	; 0x828 <motor_read_rotation+0x2e>
     82c:	00 c0       	rjmp	.+0      	; 0x82e <motor_read_rotation+0x34>
     82e:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     830:	c0 91 06 01 	lds	r28, 0x0106
	//printf("High: %d\n", high);
	if (reset_flag) {
     834:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     836:	a2 df       	rcall	.-188    	; 0x77c <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTB, PB5);
     838:	2d 9a       	sbi	0x05, 5	; 5
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     83a:	8d 2f       	mov	r24, r29
     83c:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     83e:	9c 2b       	or	r25, r28
     840:	df 91       	pop	r29
     842:	cf 91       	pop	r28
     844:	08 95       	ret

00000846 <motor_calibrate>:

void motor_calibrate() {
     846:	cf 92       	push	r12
     848:	df 92       	push	r13
     84a:	ef 92       	push	r14
     84c:	ff 92       	push	r15
     84e:	0f 93       	push	r16
     850:	1f 93       	push	r17
     852:	cf 93       	push	r28
     854:	df 93       	push	r29
	motor_set_direction(21);
     856:	85 e1       	ldi	r24, 0x15	; 21
     858:	66 df       	rcall	.-308    	; 0x726 <motor_set_direction>
	motor_set_speed(0);
     85a:	80 e0       	ldi	r24, 0x00	; 0
     85c:	79 df       	rcall	.-270    	; 0x750 <motor_set_speed>
	int16_t cur_rot = motor_read_rotation(1);
     85e:	81 e0       	ldi	r24, 0x01	; 1
     860:	cc df       	rcall	.-104    	; 0x7fa <motor_read_rotation>
     862:	ec 01       	movw	r28, r24
	int16_t prev_rot = cur_rot+200;
     864:	9c 01       	movw	r18, r24
     866:	28 53       	subi	r18, 0x38	; 56
     868:	3f 4f       	sbci	r19, 0xFF	; 255
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     86a:	0f 2e       	mov	r0, r31
     86c:	fc ee       	ldi	r31, 0xEC	; 236
     86e:	cf 2e       	mov	r12, r31
     870:	f2 e0       	ldi	r31, 0x02	; 2
     872:	df 2e       	mov	r13, r31
     874:	f0 2d       	mov	r31, r0
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
		
		printf("Encoder cur: %d\n",prev_rot);
     876:	0f 2e       	mov	r0, r31
     878:	fe ef       	ldi	r31, 0xFE	; 254
     87a:	ef 2e       	mov	r14, r31
     87c:	f2 e0       	ldi	r31, 0x02	; 2
     87e:	ff 2e       	mov	r15, r31
     880:	f0 2d       	mov	r31, r0
	motor_set_direction(21);
	motor_set_speed(0);
	int16_t cur_rot = motor_read_rotation(1);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     882:	3f 93       	push	r19
     884:	2f 93       	push	r18
     886:	df 92       	push	r13
     888:	cf 92       	push	r12
     88a:	f5 d5       	rcall	.+3050   	; 0x1476 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     88c:	2f ef       	ldi	r18, 0xFF	; 255
     88e:	83 ef       	ldi	r24, 0xF3	; 243
     890:	91 e0       	ldi	r25, 0x01	; 1
     892:	21 50       	subi	r18, 0x01	; 1
     894:	80 40       	sbci	r24, 0x00	; 0
     896:	90 40       	sbci	r25, 0x00	; 0
     898:	e1 f7       	brne	.-8      	; 0x892 <motor_calibrate+0x4c>
     89a:	00 c0       	rjmp	.+0      	; 0x89c <motor_calibrate+0x56>
     89c:	00 00       	nop
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     89e:	80 e0       	ldi	r24, 0x00	; 0
     8a0:	ac df       	rcall	.-168    	; 0x7fa <motor_read_rotation>
     8a2:	8c 01       	movw	r16, r24
		
		printf("Encoder cur: %d\n",prev_rot);
     8a4:	df 93       	push	r29
     8a6:	cf 93       	push	r28
     8a8:	ff 92       	push	r15
     8aa:	ef 92       	push	r14
     8ac:	e4 d5       	rcall	.+3016   	; 0x1476 <printf>
void motor_calibrate() {
	motor_set_direction(21);
	motor_set_speed(0);
	int16_t cur_rot = motor_read_rotation(1);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     8ae:	8d b7       	in	r24, 0x3d	; 61
     8b0:	9e b7       	in	r25, 0x3e	; 62
     8b2:	08 96       	adiw	r24, 0x08	; 8
     8b4:	0f b6       	in	r0, 0x3f	; 63
     8b6:	f8 94       	cli
     8b8:	9e bf       	out	0x3e, r25	; 62
     8ba:	0f be       	out	0x3f, r0	; 63
     8bc:	8d bf       	out	0x3d, r24	; 61
     8be:	0c 17       	cp	r16, r28
     8c0:	1d 07       	cpc	r17, r29
     8c2:	19 f0       	breq	.+6      	; 0x8ca <motor_calibrate+0x84>
		printf("Encoder prev: %d\t",prev_rot);
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     8c4:	9e 01       	movw	r18, r28
     8c6:	e8 01       	movw	r28, r16
     8c8:	dc cf       	rjmp	.-72     	; 0x882 <motor_calibrate+0x3c>
		
		printf("Encoder cur: %d\n",prev_rot);
	}
	motor_set_speed(126);
     8ca:	8e e7       	ldi	r24, 0x7E	; 126
     8cc:	41 df       	rcall	.-382    	; 0x750 <motor_set_speed>
     8ce:	9f ef       	ldi	r25, 0xFF	; 255
     8d0:	29 e6       	ldi	r18, 0x69	; 105
     8d2:	88 e1       	ldi	r24, 0x18	; 24
     8d4:	91 50       	subi	r25, 0x01	; 1
     8d6:	20 40       	sbci	r18, 0x00	; 0
     8d8:	80 40       	sbci	r24, 0x00	; 0
     8da:	e1 f7       	brne	.-8      	; 0x8d4 <motor_calibrate+0x8e>
     8dc:	00 c0       	rjmp	.+0      	; 0x8de <motor_calibrate+0x98>
     8de:	00 00       	nop
	_delay_ms(500);
	motor_reset_encoder();
     8e0:	4d df       	rcall	.-358    	; 0x77c <motor_reset_encoder>
	
	
}
     8e2:	df 91       	pop	r29
     8e4:	cf 91       	pop	r28
     8e6:	1f 91       	pop	r17
     8e8:	0f 91       	pop	r16
     8ea:	ff 90       	pop	r15
     8ec:	ef 90       	pop	r14
     8ee:	df 90       	pop	r13
     8f0:	cf 90       	pop	r12
     8f2:	08 95       	ret

000008f4 <__vector_15>:
double Kd = 0.03;
double integral = 0;
int16_t prev_error = 0;
double dt = 0.016;

ISR(TIMER2_OVF_vect){
     8f4:	1f 92       	push	r1
     8f6:	0f 92       	push	r0
     8f8:	0f b6       	in	r0, 0x3f	; 63
     8fa:	0f 92       	push	r0
     8fc:	11 24       	eor	r1, r1
     8fe:	8f 93       	push	r24
	timer_flag = 1;
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	80 93 42 03 	sts	0x0342, r24
}
     906:	8f 91       	pop	r24
     908:	0f 90       	pop	r0
     90a:	0f be       	out	0x3f, r0	; 63
     90c:	0f 90       	pop	r0
     90e:	1f 90       	pop	r1
     910:	18 95       	reti

00000912 <PID>:

void PID(void){
     912:	4f 92       	push	r4
     914:	5f 92       	push	r5
     916:	6f 92       	push	r6
     918:	7f 92       	push	r7
     91a:	8f 92       	push	r8
     91c:	9f 92       	push	r9
     91e:	af 92       	push	r10
     920:	bf 92       	push	r11
     922:	cf 92       	push	r12
     924:	df 92       	push	r13
     926:	ef 92       	push	r14
     928:	ff 92       	push	r15
     92a:	cf 93       	push	r28
     92c:	df 93       	push	r29
	if (timer_flag){
     92e:	80 91 42 03 	lds	r24, 0x0342
     932:	88 23       	and	r24, r24
     934:	09 f4       	brne	.+2      	; 0x938 <PID+0x26>
     936:	c2 c0       	rjmp	.+388    	; 0xabc <PID+0x1aa>
		clear_bit(TIMSK2,TOIE2);
     938:	e0 e7       	ldi	r30, 0x70	; 112
     93a:	f0 e0       	ldi	r31, 0x00	; 0
     93c:	80 81       	ld	r24, Z
     93e:	8e 7f       	andi	r24, 0xFE	; 254
     940:	80 83       	st	Z, r24
		int16_t motor_rot = motor_read_rotation(0);
     942:	80 e0       	ldi	r24, 0x00	; 0
     944:	5a df       	rcall	.-332    	; 0x7fa <motor_read_rotation>
		//printf("Encoder: %d\t", motor_rot);
		double measured = (double)((motor_rot - rot_min)/(double)(rot_max))*255;
     946:	20 91 40 03 	lds	r18, 0x0340
     94a:	30 91 41 03 	lds	r19, 0x0341
     94e:	82 1b       	sub	r24, r18
     950:	93 0b       	sbc	r25, r19
     952:	bc 01       	movw	r22, r24
     954:	88 27       	eor	r24, r24
     956:	77 fd       	sbrc	r23, 7
     958:	80 95       	com	r24
     95a:	98 2f       	mov	r25, r24
     95c:	16 d4       	rcall	.+2092   	; 0x118a <__floatsisf>
     95e:	6b 01       	movw	r12, r22
     960:	7c 01       	movw	r14, r24
     962:	60 91 16 02 	lds	r22, 0x0216
     966:	70 91 17 02 	lds	r23, 0x0217
     96a:	88 27       	eor	r24, r24
     96c:	77 fd       	sbrc	r23, 7
     96e:	80 95       	com	r24
     970:	98 2f       	mov	r25, r24
     972:	0b d4       	rcall	.+2070   	; 0x118a <__floatsisf>
     974:	9b 01       	movw	r18, r22
     976:	ac 01       	movw	r20, r24
     978:	c7 01       	movw	r24, r14
     97a:	b6 01       	movw	r22, r12
     97c:	6b d3       	rcall	.+1750   	; 0x1054 <__divsf3>
     97e:	20 e0       	ldi	r18, 0x00	; 0
     980:	30 e0       	ldi	r19, 0x00	; 0
     982:	4f e7       	ldi	r20, 0x7F	; 127
     984:	53 e4       	ldi	r21, 0x43	; 67
     986:	b5 d4       	rcall	.+2410   	; 0x12f2 <__mulsf3>
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		int16_t ref = ref_position;
     988:	c0 91 3e 03 	lds	r28, 0x033E
     98c:	d0 91 3f 03 	lds	r29, 0x033F
		if(ref >240){
     990:	c1 3f       	cpi	r28, 0xF1	; 241
     992:	d1 05       	cpc	r29, r1
     994:	24 f4       	brge	.+8      	; 0x99e <PID+0x8c>
			ref = 240;
		} else if(ref<10){
     996:	ca 30       	cpi	r28, 0x0A	; 10
     998:	d1 05       	cpc	r29, r1
     99a:	24 f0       	brlt	.+8      	; 0x9a4 <PID+0x92>
     99c:	05 c0       	rjmp	.+10     	; 0x9a8 <PID+0x96>
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		int16_t ref = ref_position;
		if(ref >240){
			ref = 240;
     99e:	c0 ef       	ldi	r28, 0xF0	; 240
     9a0:	d0 e0       	ldi	r29, 0x00	; 0
     9a2:	02 c0       	rjmp	.+4      	; 0x9a8 <PID+0x96>
		} else if(ref<10){
			ref = 10;
     9a4:	ca e0       	ldi	r28, 0x0A	; 10
     9a6:	d0 e0       	ldi	r29, 0x00	; 0
		}
		
	
	
		int16_t error = ref - (int)measured;
     9a8:	bd d3       	rcall	.+1914   	; 0x1124 <__fixsfsi>
     9aa:	c6 1b       	sub	r28, r22
     9ac:	d7 0b       	sbc	r29, r23
		integral = integral + error * dt;
     9ae:	be 01       	movw	r22, r28
     9b0:	88 27       	eor	r24, r24
     9b2:	77 fd       	sbrc	r23, 7
     9b4:	80 95       	com	r24
     9b6:	98 2f       	mov	r25, r24
     9b8:	e8 d3       	rcall	.+2000   	; 0x118a <__floatsisf>
     9ba:	4b 01       	movw	r8, r22
     9bc:	5c 01       	movw	r10, r24
     9be:	c0 90 06 02 	lds	r12, 0x0206
     9c2:	d0 90 07 02 	lds	r13, 0x0207
     9c6:	e0 90 08 02 	lds	r14, 0x0208
     9ca:	f0 90 09 02 	lds	r15, 0x0209
     9ce:	40 90 3a 03 	lds	r4, 0x033A
     9d2:	50 90 3b 03 	lds	r5, 0x033B
     9d6:	60 90 3c 03 	lds	r6, 0x033C
     9da:	70 90 3d 03 	lds	r7, 0x033D
		//printf("Error: %d\t", error);
		if (error < 1){
     9de:	1c 16       	cp	r1, r28
     9e0:	1d 06       	cpc	r1, r29
     9e2:	7c f4       	brge	.+30     	; 0xa02 <PID+0xf0>
		}
		
	
	
		int16_t error = ref - (int)measured;
		integral = integral + error * dt;
     9e4:	a7 01       	movw	r20, r14
     9e6:	96 01       	movw	r18, r12
     9e8:	84 d4       	rcall	.+2312   	; 0x12f2 <__mulsf3>
     9ea:	a3 01       	movw	r20, r6
     9ec:	92 01       	movw	r18, r4
     9ee:	ca d2       	rcall	.+1428   	; 0xf84 <__addsf3>
     9f0:	60 93 3a 03 	sts	0x033A, r22
     9f4:	70 93 3b 03 	sts	0x033B, r23
     9f8:	80 93 3c 03 	sts	0x033C, r24
     9fc:	90 93 3d 03 	sts	0x033D, r25
     a00:	08 c0       	rjmp	.+16     	; 0xa12 <PID+0x100>
		//printf("Error: %d\t", error);
		if (error < 1){
			integral = 0;
     a02:	10 92 3a 03 	sts	0x033A, r1
     a06:	10 92 3b 03 	sts	0x033B, r1
     a0a:	10 92 3c 03 	sts	0x033C, r1
     a0e:	10 92 3d 03 	sts	0x033D, r1
	
		double derivative = (error - prev_error)/dt;
	
		int16_t power_signed = 0;
		uint8_t power = 0;
		power_signed = Kp * error + Ki  * integral + Kd * derivative;
     a12:	20 91 12 02 	lds	r18, 0x0212
     a16:	30 91 13 02 	lds	r19, 0x0213
     a1a:	40 91 14 02 	lds	r20, 0x0214
     a1e:	50 91 15 02 	lds	r21, 0x0215
     a22:	c5 01       	movw	r24, r10
     a24:	b4 01       	movw	r22, r8
     a26:	65 d4       	rcall	.+2250   	; 0x12f2 <__mulsf3>
     a28:	4b 01       	movw	r8, r22
     a2a:	5c 01       	movw	r10, r24
     a2c:	20 91 3a 03 	lds	r18, 0x033A
     a30:	30 91 3b 03 	lds	r19, 0x033B
     a34:	40 91 3c 03 	lds	r20, 0x033C
     a38:	50 91 3d 03 	lds	r21, 0x033D
     a3c:	60 91 0e 02 	lds	r22, 0x020E
     a40:	70 91 0f 02 	lds	r23, 0x020F
     a44:	80 91 10 02 	lds	r24, 0x0210
     a48:	90 91 11 02 	lds	r25, 0x0211
     a4c:	52 d4       	rcall	.+2212   	; 0x12f2 <__mulsf3>
     a4e:	9b 01       	movw	r18, r22
     a50:	ac 01       	movw	r20, r24
     a52:	c5 01       	movw	r24, r10
     a54:	b4 01       	movw	r22, r8
     a56:	96 d2       	rcall	.+1324   	; 0xf84 <__addsf3>
     a58:	4b 01       	movw	r8, r22
     a5a:	5c 01       	movw	r10, r24
		//printf("Error: %d\t", error);
		if (error < 1){
			integral = 0;
		}
	
		double derivative = (error - prev_error)/dt;
     a5c:	80 91 38 03 	lds	r24, 0x0338
     a60:	90 91 39 03 	lds	r25, 0x0339
     a64:	be 01       	movw	r22, r28
     a66:	68 1b       	sub	r22, r24
     a68:	79 0b       	sbc	r23, r25
     a6a:	88 27       	eor	r24, r24
     a6c:	77 fd       	sbrc	r23, 7
     a6e:	80 95       	com	r24
     a70:	98 2f       	mov	r25, r24
     a72:	8b d3       	rcall	.+1814   	; 0x118a <__floatsisf>
     a74:	a7 01       	movw	r20, r14
     a76:	96 01       	movw	r18, r12
     a78:	ed d2       	rcall	.+1498   	; 0x1054 <__divsf3>
	
		int16_t power_signed = 0;
		uint8_t power = 0;
		power_signed = Kp * error + Ki  * integral + Kd * derivative;
     a7a:	20 91 0a 02 	lds	r18, 0x020A
     a7e:	30 91 0b 02 	lds	r19, 0x020B
     a82:	40 91 0c 02 	lds	r20, 0x020C
     a86:	50 91 0d 02 	lds	r21, 0x020D
     a8a:	33 d4       	rcall	.+2150   	; 0x12f2 <__mulsf3>
     a8c:	9b 01       	movw	r18, r22
     a8e:	ac 01       	movw	r20, r24
     a90:	c5 01       	movw	r24, r10
     a92:	b4 01       	movw	r22, r8
     a94:	77 d2       	rcall	.+1262   	; 0xf84 <__addsf3>
     a96:	46 d3       	rcall	.+1676   	; 0x1124 <__fixsfsi>
     a98:	f6 2e       	mov	r15, r22
     a9a:	26 2f       	mov	r18, r22
     a9c:	37 2f       	mov	r19, r23
	
		prev_error = error;
     a9e:	d0 93 39 03 	sts	0x0339, r29
     aa2:	c0 93 38 03 	sts	0x0338, r28
		//printf("power Signed: %d\n",power_signed);
		if (power_signed < 0){
     aa6:	33 23       	and	r19, r19
     aa8:	2c f4       	brge	.+10     	; 0xab4 <PID+0x1a2>
			motor_set_direction(23);
     aaa:	87 e1       	ldi	r24, 0x17	; 23
     aac:	3c de       	rcall	.-904    	; 0x726 <motor_set_direction>
			power = -power_signed;
     aae:	8f 2d       	mov	r24, r15
     ab0:	81 95       	neg	r24
     ab2:	03 c0       	rjmp	.+6      	; 0xaba <PID+0x1a8>
		}
		else{
			motor_set_direction(140);
     ab4:	8c e8       	ldi	r24, 0x8C	; 140
     ab6:	37 de       	rcall	.-914    	; 0x726 <motor_set_direction>
				power = power_signed;
     ab8:	8f 2d       	mov	r24, r15
		}
	//printf("True power: %d\n", power);
	motor_set_speed_2(power);
     aba:	5e de       	rcall	.-836    	; 0x778 <motor_set_speed_2>
	}
	timer_flag = 0;
     abc:	10 92 42 03 	sts	0x0342, r1
	set_bit(TIMSK2,TOIE2);
     ac0:	e0 e7       	ldi	r30, 0x70	; 112
     ac2:	f0 e0       	ldi	r31, 0x00	; 0
     ac4:	80 81       	ld	r24, Z
     ac6:	81 60       	ori	r24, 0x01	; 1
     ac8:	80 83       	st	Z, r24
}
     aca:	df 91       	pop	r29
     acc:	cf 91       	pop	r28
     ace:	ff 90       	pop	r15
     ad0:	ef 90       	pop	r14
     ad2:	df 90       	pop	r13
     ad4:	cf 90       	pop	r12
     ad6:	bf 90       	pop	r11
     ad8:	af 90       	pop	r10
     ada:	9f 90       	pop	r9
     adc:	8f 90       	pop	r8
     ade:	7f 90       	pop	r7
     ae0:	6f 90       	pop	r6
     ae2:	5f 90       	pop	r5
     ae4:	4f 90       	pop	r4
     ae6:	08 95       	ret

00000ae8 <PID_init>:
void PID_init(){
	
	//-------------INITIALIZE TIMER INPUT-----------------
	
	// Disable global interrupts
	cli();
     ae8:	f8 94       	cli
	
	// enable timer overflow interrupt for Timer2
	TIMSK2=(1<<TOIE2);
     aea:	81 e0       	ldi	r24, 0x01	; 1
     aec:	80 93 70 00 	sts	0x0070, r24
	
	// start timer2 with /1024 prescaler
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     af0:	87 e0       	ldi	r24, 0x07	; 7
     af2:	80 93 b1 00 	sts	0x00B1, r24
	
	// Enable global interrupts
	sei();
     af6:	78 94       	sei
     af8:	08 95       	ret

00000afa <PID_update_pos_ref>:
	//---------------------------------------------------
	
}

void PID_update_pos_ref(int16_t pos){
	ref_position = pos;
     afa:	90 93 3f 03 	sts	0x033F, r25
     afe:	80 93 3e 03 	sts	0x033E, r24
     b02:	08 95       	ret

00000b04 <pong_JOY>:
		default:
			break;
	}
}

void pong_JOY(void){
     b04:	cf 93       	push	r28
     b06:	df 93       	push	r29
     b08:	cd b7       	in	r28, 0x3d	; 61
     b0a:	de b7       	in	r29, 0x3e	; 62
     b0c:	66 97       	sbiw	r28, 0x16	; 22
     b0e:	0f b6       	in	r0, 0x3f	; 63
     b10:	f8 94       	cli
     b12:	de bf       	out	0x3e, r29	; 62
     b14:	0f be       	out	0x3f, r0	; 63
     b16:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     b18:	82 e0       	ldi	r24, 0x02	; 2
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	9d 87       	std	Y+13, r25	; 0x0d
     b1e:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     b20:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     b22:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     b24:	18 8a       	std	Y+16, r1	; 0x10
	
	IR_calibrate();
     b26:	ec dc       	rcall	.-1576   	; 0x500 <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     b28:	ce 01       	movw	r24, r28
     b2a:	0c 96       	adiw	r24, 0x0c	; 12
     b2c:	56 db       	rcall	.-2388   	; 0x1da <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     b2e:	2f dd       	rcall	.-1442   	; 0x58e <is_goal>
     b30:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     b32:	ce 01       	movw	r24, r28
     b34:	01 96       	adiw	r24, 0x01	; 1
     b36:	7d db       	rcall	.-2310   	; 0x232 <CAN_receive>
     b38:	88 23       	and	r24, r24
     b3a:	89 f0       	breq	.+34     	; 0xb5e <pong_JOY+0x5a>
			//CAN_print(&msg);
			motor_set_direction(instructions.data[0]);
     b3c:	8c 81       	ldd	r24, Y+4	; 0x04
     b3e:	f3 dd       	rcall	.-1050   	; 0x726 <motor_set_direction>
			motor_set_speed(instructions.data[0]);
     b40:	8c 81       	ldd	r24, Y+4	; 0x04
     b42:	06 de       	rcall	.-1012   	; 0x750 <motor_set_speed>
			//set_servo(instructions.data[1]);
			set_servo(127);
     b44:	8f e7       	ldi	r24, 0x7F	; 127
     b46:	e2 d0       	rcall	.+452    	; 0xd0c <set_servo>
			solenoid_fire(instructions.data[2]);
     b48:	8e 81       	ldd	r24, Y+6	; 0x06
     b4a:	2d d1       	rcall	.+602    	; 0xda6 <solenoid_fire>
     b4c:	8f e3       	ldi	r24, 0x3F	; 63
     b4e:	9c e9       	ldi	r25, 0x9C	; 156
     b50:	01 97       	sbiw	r24, 0x01	; 1
     b52:	f1 f7       	brne	.-4      	; 0xb50 <pong_JOY+0x4c>
     b54:	00 c0       	rjmp	.+0      	; 0xb56 <pong_JOY+0x52>
     b56:	00 00       	nop
			_delay_ms(10); // Needed for solenoid disturbance
			CAN_message_send(&results);
     b58:	ce 01       	movw	r24, r28
     b5a:	0c 96       	adiw	r24, 0x0c	; 12
     b5c:	3e db       	rcall	.-2436   	; 0x1da <CAN_message_send>
		}
		
		game_over = is_game_over();
     b5e:	3c dd       	rcall	.-1416   	; 0x5d8 <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     b60:	88 23       	and	r24, r24
     b62:	29 f3       	breq	.-54     	; 0xb2e <pong_JOY+0x2a>
			CAN_message_send(&results);
		}
		
		game_over = is_game_over();
	}
	results.data[0] = game_over;
     b64:	8f 87       	std	Y+15, r24	; 0x0f
	CAN_print(&results);
     b66:	ce 01       	movw	r24, r28
     b68:	0c 96       	adiw	r24, 0x0c	; 12
     b6a:	9e db       	rcall	.-2244   	; 0x2a8 <CAN_print>
	CAN_message_send(&results);
     b6c:	ce 01       	movw	r24, r28
     b6e:	0c 96       	adiw	r24, 0x0c	; 12
     b70:	34 db       	rcall	.-2456   	; 0x1da <CAN_message_send>
}
     b72:	66 96       	adiw	r28, 0x16	; 22
     b74:	0f b6       	in	r0, 0x3f	; 63
     b76:	f8 94       	cli
     b78:	de bf       	out	0x3e, r29	; 62
     b7a:	0f be       	out	0x3f, r0	; 63
     b7c:	cd bf       	out	0x3d, r28	; 61
     b7e:	df 91       	pop	r29
     b80:	cf 91       	pop	r28
     b82:	08 95       	ret

00000b84 <pong_slider>:



void pong_slider(void){
     b84:	cf 93       	push	r28
     b86:	df 93       	push	r29
     b88:	cd b7       	in	r28, 0x3d	; 61
     b8a:	de b7       	in	r29, 0x3e	; 62
     b8c:	66 97       	sbiw	r28, 0x16	; 22
     b8e:	0f b6       	in	r0, 0x3f	; 63
     b90:	f8 94       	cli
     b92:	de bf       	out	0x3e, r29	; 62
     b94:	0f be       	out	0x3f, r0	; 63
     b96:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     b98:	82 e0       	ldi	r24, 0x02	; 2
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	9d 87       	std	Y+13, r25	; 0x0d
     b9e:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     ba0:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     ba2:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     ba4:	18 8a       	std	Y+16, r1	; 0x10
	
	motor_calibrate();
     ba6:	4f de       	rcall	.-866    	; 0x846 <motor_calibrate>
	IR_calibrate();
     ba8:	ab dc       	rcall	.-1706   	; 0x500 <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     baa:	ce 01       	movw	r24, r28
     bac:	0c 96       	adiw	r24, 0x0c	; 12
     bae:	15 db       	rcall	.-2518   	; 0x1da <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     bb0:	ee dc       	rcall	.-1572   	; 0x58e <is_goal>
     bb2:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     bb4:	ce 01       	movw	r24, r28
     bb6:	01 96       	adiw	r24, 0x01	; 1
     bb8:	3c db       	rcall	.-2440   	; 0x232 <CAN_receive>
     bba:	88 23       	and	r24, r24
     bbc:	99 f0       	breq	.+38     	; 0xbe4 <pong_slider+0x60>
			//CAN_print(&instructions);
			PID_update_pos_ref(instructions.data[1]);
     bbe:	8d 81       	ldd	r24, Y+5	; 0x05
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	9b df       	rcall	.-202    	; 0xafa <PID_update_pos_ref>
			PID();
     bc4:	a6 de       	rcall	.-692    	; 0x912 <PID>
			set_servo(instructions.data[1]);
     bc6:	8d 81       	ldd	r24, Y+5	; 0x05
     bc8:	a1 d0       	rcall	.+322    	; 0xd0c <set_servo>
			//printf("results.data[0]: %d\n", results.data[0]);
			set_servo(instructions.data[0]);
     bca:	8c 81       	ldd	r24, Y+4	; 0x04
     bcc:	9f d0       	rcall	.+318    	; 0xd0c <set_servo>
			solenoid_fire(instructions.data[2]);
     bce:	8e 81       	ldd	r24, Y+6	; 0x06
     bd0:	ea d0       	rcall	.+468    	; 0xda6 <solenoid_fire>
     bd2:	8f e3       	ldi	r24, 0x3F	; 63
     bd4:	9c e9       	ldi	r25, 0x9C	; 156
     bd6:	01 97       	sbiw	r24, 0x01	; 1
     bd8:	f1 f7       	brne	.-4      	; 0xbd6 <pong_slider+0x52>
     bda:	00 c0       	rjmp	.+0      	; 0xbdc <pong_slider+0x58>
     bdc:	00 00       	nop
			_delay_ms(10);
			CAN_message_send(&results);
     bde:	ce 01       	movw	r24, r28
     be0:	0c 96       	adiw	r24, 0x0c	; 12
     be2:	fb da       	rcall	.-2570   	; 0x1da <CAN_message_send>
		}
		game_over = is_game_over();
     be4:	f9 dc       	rcall	.-1550   	; 0x5d8 <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     be6:	88 23       	and	r24, r24
     be8:	19 f3       	breq	.-58     	; 0xbb0 <pong_slider+0x2c>
			CAN_message_send(&results);
		}
		game_over = is_game_over();
	}
	
	results.data[0] = game_over;
     bea:	8f 87       	std	Y+15, r24	; 0x0f
	motor_set_speed(127);
     bec:	8f e7       	ldi	r24, 0x7F	; 127
     bee:	b0 dd       	rcall	.-1184   	; 0x750 <motor_set_speed>
	CAN_print(&results);
     bf0:	ce 01       	movw	r24, r28
     bf2:	0c 96       	adiw	r24, 0x0c	; 12
     bf4:	59 db       	rcall	.-2382   	; 0x2a8 <CAN_print>
	CAN_message_send(&results);
     bf6:	ce 01       	movw	r24, r28
     bf8:	0c 96       	adiw	r24, 0x0c	; 12
     bfa:	ef da       	rcall	.-2594   	; 0x1da <CAN_message_send>
}
     bfc:	66 96       	adiw	r28, 0x16	; 22
     bfe:	0f b6       	in	r0, 0x3f	; 63
     c00:	f8 94       	cli
     c02:	de bf       	out	0x3e, r29	; 62
     c04:	0f be       	out	0x3f, r0	; 63
     c06:	cd bf       	out	0x3d, r28	; 61
     c08:	df 91       	pop	r29
     c0a:	cf 91       	pop	r28
     c0c:	08 95       	ret

00000c0e <pong_play>:
 *  Author: mariuesk
 */ 
#include "Pong.h"

void pong_play(game_mode mode){
	switch(mode){
     c0e:	88 23       	and	r24, r24
     c10:	19 f0       	breq	.+6      	; 0xc18 <pong_play+0xa>
     c12:	81 30       	cpi	r24, 0x01	; 1
     c14:	19 f0       	breq	.+6      	; 0xc1c <pong_play+0xe>
     c16:	08 95       	ret
		case(JOY):
			pong_JOY();
     c18:	75 cf       	rjmp	.-278    	; 0xb04 <pong_JOY>
			break;
     c1a:	08 95       	ret
		case(SLIDER):
			pong_slider();
     c1c:	b3 cf       	rjmp	.-154    	; 0xb84 <pong_slider>
     c1e:	08 95       	ret

00000c20 <PWM_set_period>:

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
}

void PWM_set_period(float period){
     c20:	cf 92       	push	r12
     c22:	df 92       	push	r13
     c24:	ef 92       	push	r14
     c26:	ff 92       	push	r15
     c28:	6b 01       	movw	r12, r22
     c2a:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     c2c:	e1 e8       	ldi	r30, 0x81	; 129
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	84 60       	ori	r24, 0x04	; 4
     c34:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     c36:	80 81       	ld	r24, Z
     c38:	8d 7f       	andi	r24, 0xFD	; 253
     c3a:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     c3c:	80 81       	ld	r24, Z
     c3e:	8e 7f       	andi	r24, 0xFE	; 254
     c40:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t top = pwm_timer_freq*period;
     c42:	60 91 43 03 	lds	r22, 0x0343
     c46:	70 91 44 03 	lds	r23, 0x0344
     c4a:	80 e0       	ldi	r24, 0x00	; 0
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	9b d2       	rcall	.+1334   	; 0x1186 <__floatunsisf>
     c50:	a7 01       	movw	r20, r14
     c52:	96 01       	movw	r18, r12
     c54:	4e d3       	rcall	.+1692   	; 0x12f2 <__mulsf3>
     c56:	6b d2       	rcall	.+1238   	; 0x112e <__fixunssfsi>
	ICR1 = top;
     c58:	70 93 87 00 	sts	0x0087, r23
     c5c:	60 93 86 00 	sts	0x0086, r22
	
}
     c60:	ff 90       	pop	r15
     c62:	ef 90       	pop	r14
     c64:	df 90       	pop	r13
     c66:	cf 90       	pop	r12
     c68:	08 95       	ret

00000c6a <PWM_init>:
 */ 

#include "PWM.h"
static uint16_t pwm_timer_freq;

void PWM_init(float period, uint32_t clock_freq){
     c6a:	0f 93       	push	r16
     c6c:	1f 93       	push	r17
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     c6e:	e1 e8       	ldi	r30, 0x81	; 129
     c70:	f0 e0       	ldi	r31, 0x00	; 0
     c72:	a0 81       	ld	r26, Z
     c74:	a0 61       	ori	r26, 0x10	; 16
     c76:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     c78:	a0 81       	ld	r26, Z
     c7a:	a8 60       	ori	r26, 0x08	; 8
     c7c:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     c7e:	e0 e8       	ldi	r30, 0x80	; 128
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	a0 81       	ld	r26, Z
     c84:	a2 60       	ori	r26, 0x02	; 2
     c86:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     c88:	a0 81       	ld	r26, Z
     c8a:	ae 7f       	andi	r26, 0xFE	; 254
     c8c:	a0 83       	st	Z, r26
	
	//Set compare output on PB6 (OC1B)
	set_bit(TCCR1A, COM1B1);
     c8e:	a0 81       	ld	r26, Z
     c90:	a0 62       	ori	r26, 0x20	; 32
     c92:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1B0);
     c94:	a0 81       	ld	r26, Z
     c96:	af 7e       	andi	r26, 0xEF	; 239
     c98:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_freq/prescaler;
     c9a:	03 2f       	mov	r16, r19
     c9c:	14 2f       	mov	r17, r20
     c9e:	25 2f       	mov	r18, r21
     ca0:	33 27       	eor	r19, r19
     ca2:	10 93 44 03 	sts	0x0344, r17
     ca6:	00 93 43 03 	sts	0x0343, r16
	PWM_set_period(period);
     caa:	ba df       	rcall	.-140    	; 0xc20 <PWM_set_period>
	

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
     cac:	26 9a       	sbi	0x04, 6	; 4
}
     cae:	1f 91       	pop	r17
     cb0:	0f 91       	pop	r16
     cb2:	08 95       	ret

00000cb4 <PWM_pulse_set>:
	uint16_t top = pwm_timer_freq*period;
	ICR1 = top;
	
}

void PWM_pulse_set(float width) {
     cb4:	cf 92       	push	r12
     cb6:	df 92       	push	r13
     cb8:	ef 92       	push	r14
     cba:	ff 92       	push	r15
     cbc:	6b 01       	movw	r12, r22
     cbe:	7c 01       	movw	r14, r24
	
	uint16_t pulse = pwm_timer_freq*width-0.5;
     cc0:	60 91 43 03 	lds	r22, 0x0343
     cc4:	70 91 44 03 	lds	r23, 0x0344
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	5c d2       	rcall	.+1208   	; 0x1186 <__floatunsisf>
     cce:	a7 01       	movw	r20, r14
     cd0:	96 01       	movw	r18, r12
     cd2:	0f d3       	rcall	.+1566   	; 0x12f2 <__mulsf3>
     cd4:	20 e0       	ldi	r18, 0x00	; 0
     cd6:	30 e0       	ldi	r19, 0x00	; 0
     cd8:	40 e0       	ldi	r20, 0x00	; 0
     cda:	5f e3       	ldi	r21, 0x3F	; 63
     cdc:	52 d1       	rcall	.+676    	; 0xf82 <__subsf3>
     cde:	27 d2       	rcall	.+1102   	; 0x112e <__fixunssfsi>
	//printf("Width: %d \t Pulse: %d \n",width, pulse);
	
	OCR1B = pulse;
     ce0:	70 93 8b 00 	sts	0x008B, r23
     ce4:	60 93 8a 00 	sts	0x008A, r22
     ce8:	ff 90       	pop	r15
     cea:	ef 90       	pop	r14
     cec:	df 90       	pop	r13
     cee:	cf 90       	pop	r12
     cf0:	08 95       	ret

00000cf2 <servo_init>:
 * Created: 29.10.2017 12:39:17
 *  Author: mariuesk
 */ 
#include "servo.h"

void servo_init(uint32_t clock_freq){
     cf2:	9b 01       	movw	r18, r22
     cf4:	ac 01       	movw	r20, r24
	float period = 0.02;
	float initial_pos = 0.0015;
	PWM_init(period,clock_freq);
     cf6:	6a e0       	ldi	r22, 0x0A	; 10
     cf8:	77 ed       	ldi	r23, 0xD7	; 215
     cfa:	83 ea       	ldi	r24, 0xA3	; 163
     cfc:	9c e3       	ldi	r25, 0x3C	; 60
     cfe:	b5 df       	rcall	.-150    	; 0xc6a <PWM_init>
	PWM_pulse_set(initial_pos);
     d00:	66 ea       	ldi	r22, 0xA6	; 166
     d02:	7b e9       	ldi	r23, 0x9B	; 155
     d04:	84 ec       	ldi	r24, 0xC4	; 196
     d06:	9a e3       	ldi	r25, 0x3A	; 58
     d08:	d5 cf       	rjmp	.-86     	; 0xcb4 <PWM_pulse_set>
     d0a:	08 95       	ret

00000d0c <set_servo>:
}

void set_servo(uint8_t servo_dir){
     d0c:	cf 92       	push	r12
     d0e:	df 92       	push	r13
     d10:	ef 92       	push	r14
     d12:	ff 92       	push	r15
	//printf("servo dir: %d \n", servo_dir);
	if(servo_dir-37 >= 0){
     d14:	28 2f       	mov	r18, r24
     d16:	30 e0       	ldi	r19, 0x00	; 0
     d18:	25 52       	subi	r18, 0x25	; 37
     d1a:	31 09       	sbc	r19, r1
     d1c:	33 23       	and	r19, r19
     d1e:	0c f0       	brlt	.+2      	; 0xd22 <set_servo+0x16>
		servo_dir -= 37;
     d20:	85 52       	subi	r24, 0x25	; 37

	float min_pw = 0.00095;
	float max_pw = 0.00205;
	
	
	float dir = (float)servo_dir;
     d22:	68 2f       	mov	r22, r24
     d24:	70 e0       	ldi	r23, 0x00	; 0
     d26:	80 e0       	ldi	r24, 0x00	; 0
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	2d d2       	rcall	.+1114   	; 0x1186 <__floatunsisf>
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
     d2c:	2d ea       	ldi	r18, 0xAD	; 173
     d2e:	34 eb       	ldi	r19, 0xB4	; 180
     d30:	4e e4       	ldi	r20, 0x4E	; 78
     d32:	58 e4       	ldi	r21, 0x48	; 72
     d34:	8f d1       	rcall	.+798    	; 0x1054 <__divsf3>
     d36:	2a ef       	ldi	r18, 0xFA	; 250
     d38:	3d ee       	ldi	r19, 0xED	; 237
     d3a:	4b e6       	ldi	r20, 0x6B	; 107
     d3c:	5a e3       	ldi	r21, 0x3A	; 58
     d3e:	22 d1       	rcall	.+580    	; 0xf84 <__addsf3>
     d40:	6b 01       	movw	r12, r22
     d42:	7c 01       	movw	r14, r24
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
     d44:	2c e6       	ldi	r18, 0x6C	; 108
     d46:	39 e0       	ldi	r19, 0x09	; 9
     d48:	49 e7       	ldi	r20, 0x79	; 121
     d4a:	5a e3       	ldi	r21, 0x3A	; 58
     d4c:	7f d1       	rcall	.+766    	; 0x104c <__cmpsf2>
     d4e:	88 23       	and	r24, r24
     d50:	54 f0       	brlt	.+20     	; 0xd66 <set_servo+0x5a>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     d52:	2b e4       	ldi	r18, 0x4B	; 75
     d54:	39 e5       	ldi	r19, 0x59	; 89
     d56:	46 e0       	ldi	r20, 0x06	; 6
     d58:	5b e3       	ldi	r21, 0x3B	; 59
     d5a:	c7 01       	movw	r24, r14
     d5c:	b6 01       	movw	r22, r12
     d5e:	c5 d2       	rcall	.+1418   	; 0x12ea <__gesf2>
     d60:	18 16       	cp	r1, r24
     d62:	64 f0       	brlt	.+24     	; 0xd7c <set_servo+0x70>
     d64:	15 c0       	rjmp	.+42     	; 0xd90 <set_servo+0x84>
	float dir = (float)servo_dir;
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     d66:	0f 2e       	mov	r0, r31
     d68:	fc e6       	ldi	r31, 0x6C	; 108
     d6a:	cf 2e       	mov	r12, r31
     d6c:	f9 e0       	ldi	r31, 0x09	; 9
     d6e:	df 2e       	mov	r13, r31
     d70:	f9 e7       	ldi	r31, 0x79	; 121
     d72:	ef 2e       	mov	r14, r31
     d74:	fa e3       	ldi	r31, 0x3A	; 58
     d76:	ff 2e       	mov	r15, r31
     d78:	f0 2d       	mov	r31, r0
     d7a:	0a c0       	rjmp	.+20     	; 0xd90 <set_servo+0x84>
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
     d7c:	0f 2e       	mov	r0, r31
     d7e:	fb e4       	ldi	r31, 0x4B	; 75
     d80:	cf 2e       	mov	r12, r31
     d82:	f9 e5       	ldi	r31, 0x59	; 89
     d84:	df 2e       	mov	r13, r31
     d86:	f6 e0       	ldi	r31, 0x06	; 6
     d88:	ef 2e       	mov	r14, r31
     d8a:	fb e3       	ldi	r31, 0x3B	; 59
     d8c:	ff 2e       	mov	r15, r31
     d8e:	f0 2d       	mov	r31, r0
	}
	
	PWM_pulse_set(servo_pw);
     d90:	c7 01       	movw	r24, r14
     d92:	b6 01       	movw	r22, r12
     d94:	8f df       	rcall	.-226    	; 0xcb4 <PWM_pulse_set>

     d96:	ff 90       	pop	r15
     d98:	ef 90       	pop	r14
     d9a:	df 90       	pop	r13
     d9c:	cf 90       	pop	r12
     d9e:	08 95       	ret

00000da0 <solenoid_init>:

#include "solenoid.h"

void solenoid_init(void){
	//initialize PB4 as output, PB4 = ?
	set_bit(DDRB,PB4);
     da0:	24 9a       	sbi	0x04, 4	; 4
	PORTB |= (1 << PB4);
     da2:	2c 9a       	sbi	0x05, 4	; 5
     da4:	08 95       	ret

00000da6 <solenoid_fire>:
}

void solenoid_fire(uint8_t button){

		if(button){
     da6:	88 23       	and	r24, r24
     da8:	11 f0       	breq	.+4      	; 0xdae <solenoid_fire+0x8>
		PORTB &= ~(1<<PB4);
     daa:	2c 98       	cbi	0x05, 4	; 5
     dac:	08 95       	ret
		} else{
		PORTB |= (1<<PB4);
     dae:	2c 9a       	sbi	0x05, 4	; 5
     db0:	08 95       	ret

00000db2 <SPI_MasterInit>:

#include "SPI.h"
#include "Utilities.h"
void SPI_MasterInit(){
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<DDB0)|(1<< DDB7)|(1<<DDB1)|(1<<DDB2); // Setter outputs som rikitg 
     db2:	84 b1       	in	r24, 0x04	; 4
     db4:	87 68       	ori	r24, 0x87	; 135
     db6:	84 b9       	out	0x04, r24	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<MSTR)|(1<<SPR0);
     db8:	81 e1       	ldi	r24, 0x11	; 17
     dba:	8c bd       	out	0x2c, r24	; 44
	SPCR |= (1<<SPE);
     dbc:	8c b5       	in	r24, 0x2c	; 44
     dbe:	80 64       	ori	r24, 0x40	; 64
     dc0:	8c bd       	out	0x2c, r24	; 44
     dc2:	08 95       	ret

00000dc4 <SPI_Read>:
}

char SPI_Read(){
	/* Start transmission */
	SPDR = 0xFF;
     dc4:	8f ef       	ldi	r24, 0xFF	; 255
     dc6:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     dc8:	0d b4       	in	r0, 0x2d	; 45
     dca:	07 fe       	sbrs	r0, 7
     dcc:	fd cf       	rjmp	.-6      	; 0xdc8 <SPI_Read+0x4>
	return SPDR;
     dce:	8e b5       	in	r24, 0x2e	; 46
}
     dd0:	08 95       	ret

00000dd2 <SPI_Send>:

void SPI_Send(char cData){
	/* Start transmission */
	SPDR = cData;
     dd2:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     dd4:	0d b4       	in	r0, 0x2d	; 45
     dd6:	07 fe       	sbrs	r0, 7
     dd8:	fd cf       	rjmp	.-6      	; 0xdd4 <SPI_Send+0x2>
     dda:	08 95       	ret

00000ddc <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     ddc:	8c e0       	ldi	r24, 0x0C	; 12
     dde:	80 93 b8 00 	sts	0x00B8, r24
     de2:	8f ef       	ldi	r24, 0xFF	; 255
     de4:	80 93 bb 00 	sts	0x00BB, r24
     de8:	84 e0       	ldi	r24, 0x04	; 4
     dea:	80 93 bc 00 	sts	0x00BC, r24
     dee:	08 95       	ret

00000df0 <TWI_Start_Transceiver_With_Data>:
     df0:	ec eb       	ldi	r30, 0xBC	; 188
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	20 81       	ld	r18, Z
     df6:	20 fd       	sbrc	r18, 0
     df8:	fd cf       	rjmp	.-6      	; 0xdf4 <TWI_Start_Transceiver_With_Data+0x4>
     dfa:	60 93 47 03 	sts	0x0347, r22
     dfe:	fc 01       	movw	r30, r24
     e00:	20 81       	ld	r18, Z
     e02:	20 93 48 03 	sts	0x0348, r18
     e06:	20 fd       	sbrc	r18, 0
     e08:	0c c0       	rjmp	.+24     	; 0xe22 <TWI_Start_Transceiver_With_Data+0x32>
     e0a:	62 30       	cpi	r22, 0x02	; 2
     e0c:	50 f0       	brcs	.+20     	; 0xe22 <TWI_Start_Transceiver_With_Data+0x32>
     e0e:	dc 01       	movw	r26, r24
     e10:	11 96       	adiw	r26, 0x01	; 1
     e12:	e9 e4       	ldi	r30, 0x49	; 73
     e14:	f3 e0       	ldi	r31, 0x03	; 3
     e16:	81 e0       	ldi	r24, 0x01	; 1
     e18:	9d 91       	ld	r25, X+
     e1a:	91 93       	st	Z+, r25
     e1c:	8f 5f       	subi	r24, 0xFF	; 255
     e1e:	86 13       	cpse	r24, r22
     e20:	fb cf       	rjmp	.-10     	; 0xe18 <TWI_Start_Transceiver_With_Data+0x28>
     e22:	10 92 46 03 	sts	0x0346, r1
     e26:	88 ef       	ldi	r24, 0xF8	; 248
     e28:	80 93 18 02 	sts	0x0218, r24
     e2c:	85 ea       	ldi	r24, 0xA5	; 165
     e2e:	80 93 bc 00 	sts	0x00BC, r24
     e32:	08 95       	ret

00000e34 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     e34:	1f 92       	push	r1
     e36:	0f 92       	push	r0
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	0f 92       	push	r0
     e3c:	11 24       	eor	r1, r1
     e3e:	0b b6       	in	r0, 0x3b	; 59
     e40:	0f 92       	push	r0
     e42:	2f 93       	push	r18
     e44:	3f 93       	push	r19
     e46:	8f 93       	push	r24
     e48:	9f 93       	push	r25
     e4a:	af 93       	push	r26
     e4c:	bf 93       	push	r27
     e4e:	ef 93       	push	r30
     e50:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e52:	80 91 b9 00 	lds	r24, 0x00B9
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	fc 01       	movw	r30, r24
     e5a:	38 97       	sbiw	r30, 0x08	; 8
     e5c:	e1 35       	cpi	r30, 0x51	; 81
     e5e:	f1 05       	cpc	r31, r1
     e60:	08 f0       	brcs	.+2      	; 0xe64 <__vector_39+0x30>
     e62:	55 c0       	rjmp	.+170    	; 0xf0e <__vector_39+0xda>
     e64:	ee 58       	subi	r30, 0x8E	; 142
     e66:	ff 4f       	sbci	r31, 0xFF	; 255
     e68:	a7 c2       	rjmp	.+1358   	; 0x13b8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e6a:	10 92 45 03 	sts	0x0345, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e6e:	e0 91 45 03 	lds	r30, 0x0345
     e72:	80 91 47 03 	lds	r24, 0x0347
     e76:	e8 17       	cp	r30, r24
     e78:	70 f4       	brcc	.+28     	; 0xe96 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	8e 0f       	add	r24, r30
     e7e:	80 93 45 03 	sts	0x0345, r24
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	e8 5b       	subi	r30, 0xB8	; 184
     e86:	fc 4f       	sbci	r31, 0xFC	; 252
     e88:	80 81       	ld	r24, Z
     e8a:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e8e:	85 e8       	ldi	r24, 0x85	; 133
     e90:	80 93 bc 00 	sts	0x00BC, r24
     e94:	43 c0       	rjmp	.+134    	; 0xf1c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e96:	80 91 46 03 	lds	r24, 0x0346
     e9a:	81 60       	ori	r24, 0x01	; 1
     e9c:	80 93 46 03 	sts	0x0346, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ea0:	84 e9       	ldi	r24, 0x94	; 148
     ea2:	80 93 bc 00 	sts	0x00BC, r24
     ea6:	3a c0       	rjmp	.+116    	; 0xf1c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     ea8:	e0 91 45 03 	lds	r30, 0x0345
     eac:	81 e0       	ldi	r24, 0x01	; 1
     eae:	8e 0f       	add	r24, r30
     eb0:	80 93 45 03 	sts	0x0345, r24
     eb4:	80 91 bb 00 	lds	r24, 0x00BB
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	e8 5b       	subi	r30, 0xB8	; 184
     ebc:	fc 4f       	sbci	r31, 0xFC	; 252
     ebe:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     ec0:	20 91 45 03 	lds	r18, 0x0345
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	80 91 47 03 	lds	r24, 0x0347
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	01 97       	sbiw	r24, 0x01	; 1
     ece:	28 17       	cp	r18, r24
     ed0:	39 07       	cpc	r19, r25
     ed2:	24 f4       	brge	.+8      	; 0xedc <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ed4:	85 ec       	ldi	r24, 0xC5	; 197
     ed6:	80 93 bc 00 	sts	0x00BC, r24
     eda:	20 c0       	rjmp	.+64     	; 0xf1c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     edc:	85 e8       	ldi	r24, 0x85	; 133
     ede:	80 93 bc 00 	sts	0x00BC, r24
     ee2:	1c c0       	rjmp	.+56     	; 0xf1c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ee4:	80 91 bb 00 	lds	r24, 0x00BB
     ee8:	e0 91 45 03 	lds	r30, 0x0345
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	e8 5b       	subi	r30, 0xB8	; 184
     ef0:	fc 4f       	sbci	r31, 0xFC	; 252
     ef2:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ef4:	80 91 46 03 	lds	r24, 0x0346
     ef8:	81 60       	ori	r24, 0x01	; 1
     efa:	80 93 46 03 	sts	0x0346, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     efe:	84 e9       	ldi	r24, 0x94	; 148
     f00:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     f04:	0b c0       	rjmp	.+22     	; 0xf1c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f06:	85 ea       	ldi	r24, 0xA5	; 165
     f08:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     f0c:	07 c0       	rjmp	.+14     	; 0xf1c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     f0e:	80 91 b9 00 	lds	r24, 0x00B9
     f12:	80 93 18 02 	sts	0x0218, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f16:	84 e0       	ldi	r24, 0x04	; 4
     f18:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f1c:	ff 91       	pop	r31
     f1e:	ef 91       	pop	r30
     f20:	bf 91       	pop	r27
     f22:	af 91       	pop	r26
     f24:	9f 91       	pop	r25
     f26:	8f 91       	pop	r24
     f28:	3f 91       	pop	r19
     f2a:	2f 91       	pop	r18
     f2c:	0f 90       	pop	r0
     f2e:	0b be       	out	0x3b, r0	; 59
     f30:	0f 90       	pop	r0
     f32:	0f be       	out	0x3f, r0	; 63
     f34:	0f 90       	pop	r0
     f36:	1f 90       	pop	r1
     f38:	18 95       	reti

00000f3a <USART_Transmit>:
}

int USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
     f3a:	e0 ec       	ldi	r30, 0xC0	; 192
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	90 81       	ld	r25, Z
     f40:	95 ff       	sbrs	r25, 5
     f42:	fd cf       	rjmp	.-6      	; 0xf3e <USART_Transmit+0x4>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
     f44:	80 93 c6 00 	sts	0x00C6, r24
	return 0;
}
     f48:	80 e0       	ldi	r24, 0x00	; 0
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	08 95       	ret

00000f4e <USART_Receive>:

int USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) );
     f4e:	e0 ec       	ldi	r30, 0xC0	; 192
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	80 81       	ld	r24, Z
     f54:	88 23       	and	r24, r24
     f56:	ec f7       	brge	.-6      	; 0xf52 <USART_Receive+0x4>
	/* Get and return received data from buffer */
	return UDR0;
     f58:	80 91 c6 00 	lds	r24, 0x00C6
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	08 95       	ret

00000f60 <USART_Init>:

void USART_Init(void){
	//int ubrr = 11; // Usart_init parameter
	/* Set baud rate */
	uint16_t ubrr = F_CPU / 16 / BAUD - 1;
	UBRR0H = (unsigned char)(ubrr>>8);
     f60:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     f64:	87 e6       	ldi	r24, 0x67	; 103
     f66:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     f6a:	88 e1       	ldi	r24, 0x18	; 24
     f6c:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     f70:	8e e0       	ldi	r24, 0x0E	; 14
     f72:	80 93 c2 00 	sts	0x00C2, r24
	fdevopen(USART_Transmit, USART_Receive);
     f76:	67 ea       	ldi	r22, 0xA7	; 167
     f78:	77 e0       	ldi	r23, 0x07	; 7
     f7a:	8d e9       	ldi	r24, 0x9D	; 157
     f7c:	97 e0       	ldi	r25, 0x07	; 7
     f7e:	31 c2       	rjmp	.+1122   	; 0x13e2 <fdevopen>
     f80:	08 95       	ret

00000f82 <__subsf3>:
     f82:	50 58       	subi	r21, 0x80	; 128

00000f84 <__addsf3>:
     f84:	bb 27       	eor	r27, r27
     f86:	aa 27       	eor	r26, r26
     f88:	0e d0       	rcall	.+28     	; 0xfa6 <__addsf3x>
     f8a:	75 c1       	rjmp	.+746    	; 0x1276 <__fp_round>
     f8c:	66 d1       	rcall	.+716    	; 0x125a <__fp_pscA>
     f8e:	30 f0       	brcs	.+12     	; 0xf9c <__addsf3+0x18>
     f90:	6b d1       	rcall	.+726    	; 0x1268 <__fp_pscB>
     f92:	20 f0       	brcs	.+8      	; 0xf9c <__addsf3+0x18>
     f94:	31 f4       	brne	.+12     	; 0xfa2 <__addsf3+0x1e>
     f96:	9f 3f       	cpi	r25, 0xFF	; 255
     f98:	11 f4       	brne	.+4      	; 0xf9e <__addsf3+0x1a>
     f9a:	1e f4       	brtc	.+6      	; 0xfa2 <__addsf3+0x1e>
     f9c:	5b c1       	rjmp	.+694    	; 0x1254 <__fp_nan>
     f9e:	0e f4       	brtc	.+2      	; 0xfa2 <__addsf3+0x1e>
     fa0:	e0 95       	com	r30
     fa2:	e7 fb       	bst	r30, 7
     fa4:	51 c1       	rjmp	.+674    	; 0x1248 <__fp_inf>

00000fa6 <__addsf3x>:
     fa6:	e9 2f       	mov	r30, r25
     fa8:	77 d1       	rcall	.+750    	; 0x1298 <__fp_split3>
     faa:	80 f3       	brcs	.-32     	; 0xf8c <__addsf3+0x8>
     fac:	ba 17       	cp	r27, r26
     fae:	62 07       	cpc	r22, r18
     fb0:	73 07       	cpc	r23, r19
     fb2:	84 07       	cpc	r24, r20
     fb4:	95 07       	cpc	r25, r21
     fb6:	18 f0       	brcs	.+6      	; 0xfbe <__addsf3x+0x18>
     fb8:	71 f4       	brne	.+28     	; 0xfd6 <__addsf3x+0x30>
     fba:	9e f5       	brtc	.+102    	; 0x1022 <__addsf3x+0x7c>
     fbc:	8f c1       	rjmp	.+798    	; 0x12dc <__fp_zero>
     fbe:	0e f4       	brtc	.+2      	; 0xfc2 <__addsf3x+0x1c>
     fc0:	e0 95       	com	r30
     fc2:	0b 2e       	mov	r0, r27
     fc4:	ba 2f       	mov	r27, r26
     fc6:	a0 2d       	mov	r26, r0
     fc8:	0b 01       	movw	r0, r22
     fca:	b9 01       	movw	r22, r18
     fcc:	90 01       	movw	r18, r0
     fce:	0c 01       	movw	r0, r24
     fd0:	ca 01       	movw	r24, r20
     fd2:	a0 01       	movw	r20, r0
     fd4:	11 24       	eor	r1, r1
     fd6:	ff 27       	eor	r31, r31
     fd8:	59 1b       	sub	r21, r25
     fda:	99 f0       	breq	.+38     	; 0x1002 <__addsf3x+0x5c>
     fdc:	59 3f       	cpi	r21, 0xF9	; 249
     fde:	50 f4       	brcc	.+20     	; 0xff4 <__addsf3x+0x4e>
     fe0:	50 3e       	cpi	r21, 0xE0	; 224
     fe2:	68 f1       	brcs	.+90     	; 0x103e <__addsf3x+0x98>
     fe4:	1a 16       	cp	r1, r26
     fe6:	f0 40       	sbci	r31, 0x00	; 0
     fe8:	a2 2f       	mov	r26, r18
     fea:	23 2f       	mov	r18, r19
     fec:	34 2f       	mov	r19, r20
     fee:	44 27       	eor	r20, r20
     ff0:	58 5f       	subi	r21, 0xF8	; 248
     ff2:	f3 cf       	rjmp	.-26     	; 0xfda <__addsf3x+0x34>
     ff4:	46 95       	lsr	r20
     ff6:	37 95       	ror	r19
     ff8:	27 95       	ror	r18
     ffa:	a7 95       	ror	r26
     ffc:	f0 40       	sbci	r31, 0x00	; 0
     ffe:	53 95       	inc	r21
    1000:	c9 f7       	brne	.-14     	; 0xff4 <__addsf3x+0x4e>
    1002:	7e f4       	brtc	.+30     	; 0x1022 <__addsf3x+0x7c>
    1004:	1f 16       	cp	r1, r31
    1006:	ba 0b       	sbc	r27, r26
    1008:	62 0b       	sbc	r22, r18
    100a:	73 0b       	sbc	r23, r19
    100c:	84 0b       	sbc	r24, r20
    100e:	ba f0       	brmi	.+46     	; 0x103e <__addsf3x+0x98>
    1010:	91 50       	subi	r25, 0x01	; 1
    1012:	a1 f0       	breq	.+40     	; 0x103c <__addsf3x+0x96>
    1014:	ff 0f       	add	r31, r31
    1016:	bb 1f       	adc	r27, r27
    1018:	66 1f       	adc	r22, r22
    101a:	77 1f       	adc	r23, r23
    101c:	88 1f       	adc	r24, r24
    101e:	c2 f7       	brpl	.-16     	; 0x1010 <__addsf3x+0x6a>
    1020:	0e c0       	rjmp	.+28     	; 0x103e <__addsf3x+0x98>
    1022:	ba 0f       	add	r27, r26
    1024:	62 1f       	adc	r22, r18
    1026:	73 1f       	adc	r23, r19
    1028:	84 1f       	adc	r24, r20
    102a:	48 f4       	brcc	.+18     	; 0x103e <__addsf3x+0x98>
    102c:	87 95       	ror	r24
    102e:	77 95       	ror	r23
    1030:	67 95       	ror	r22
    1032:	b7 95       	ror	r27
    1034:	f7 95       	ror	r31
    1036:	9e 3f       	cpi	r25, 0xFE	; 254
    1038:	08 f0       	brcs	.+2      	; 0x103c <__addsf3x+0x96>
    103a:	b3 cf       	rjmp	.-154    	; 0xfa2 <__addsf3+0x1e>
    103c:	93 95       	inc	r25
    103e:	88 0f       	add	r24, r24
    1040:	08 f0       	brcs	.+2      	; 0x1044 <__addsf3x+0x9e>
    1042:	99 27       	eor	r25, r25
    1044:	ee 0f       	add	r30, r30
    1046:	97 95       	ror	r25
    1048:	87 95       	ror	r24
    104a:	08 95       	ret

0000104c <__cmpsf2>:
    104c:	d9 d0       	rcall	.+434    	; 0x1200 <__fp_cmp>
    104e:	08 f4       	brcc	.+2      	; 0x1052 <__cmpsf2+0x6>
    1050:	81 e0       	ldi	r24, 0x01	; 1
    1052:	08 95       	ret

00001054 <__divsf3>:
    1054:	0c d0       	rcall	.+24     	; 0x106e <__divsf3x>
    1056:	0f c1       	rjmp	.+542    	; 0x1276 <__fp_round>
    1058:	07 d1       	rcall	.+526    	; 0x1268 <__fp_pscB>
    105a:	40 f0       	brcs	.+16     	; 0x106c <__divsf3+0x18>
    105c:	fe d0       	rcall	.+508    	; 0x125a <__fp_pscA>
    105e:	30 f0       	brcs	.+12     	; 0x106c <__divsf3+0x18>
    1060:	21 f4       	brne	.+8      	; 0x106a <__divsf3+0x16>
    1062:	5f 3f       	cpi	r21, 0xFF	; 255
    1064:	19 f0       	breq	.+6      	; 0x106c <__divsf3+0x18>
    1066:	f0 c0       	rjmp	.+480    	; 0x1248 <__fp_inf>
    1068:	51 11       	cpse	r21, r1
    106a:	39 c1       	rjmp	.+626    	; 0x12de <__fp_szero>
    106c:	f3 c0       	rjmp	.+486    	; 0x1254 <__fp_nan>

0000106e <__divsf3x>:
    106e:	14 d1       	rcall	.+552    	; 0x1298 <__fp_split3>
    1070:	98 f3       	brcs	.-26     	; 0x1058 <__divsf3+0x4>

00001072 <__divsf3_pse>:
    1072:	99 23       	and	r25, r25
    1074:	c9 f3       	breq	.-14     	; 0x1068 <__divsf3+0x14>
    1076:	55 23       	and	r21, r21
    1078:	b1 f3       	breq	.-20     	; 0x1066 <__divsf3+0x12>
    107a:	95 1b       	sub	r25, r21
    107c:	55 0b       	sbc	r21, r21
    107e:	bb 27       	eor	r27, r27
    1080:	aa 27       	eor	r26, r26
    1082:	62 17       	cp	r22, r18
    1084:	73 07       	cpc	r23, r19
    1086:	84 07       	cpc	r24, r20
    1088:	38 f0       	brcs	.+14     	; 0x1098 <__divsf3_pse+0x26>
    108a:	9f 5f       	subi	r25, 0xFF	; 255
    108c:	5f 4f       	sbci	r21, 0xFF	; 255
    108e:	22 0f       	add	r18, r18
    1090:	33 1f       	adc	r19, r19
    1092:	44 1f       	adc	r20, r20
    1094:	aa 1f       	adc	r26, r26
    1096:	a9 f3       	breq	.-22     	; 0x1082 <__divsf3_pse+0x10>
    1098:	33 d0       	rcall	.+102    	; 0x1100 <__divsf3_pse+0x8e>
    109a:	0e 2e       	mov	r0, r30
    109c:	3a f0       	brmi	.+14     	; 0x10ac <__divsf3_pse+0x3a>
    109e:	e0 e8       	ldi	r30, 0x80	; 128
    10a0:	30 d0       	rcall	.+96     	; 0x1102 <__divsf3_pse+0x90>
    10a2:	91 50       	subi	r25, 0x01	; 1
    10a4:	50 40       	sbci	r21, 0x00	; 0
    10a6:	e6 95       	lsr	r30
    10a8:	00 1c       	adc	r0, r0
    10aa:	ca f7       	brpl	.-14     	; 0x109e <__divsf3_pse+0x2c>
    10ac:	29 d0       	rcall	.+82     	; 0x1100 <__divsf3_pse+0x8e>
    10ae:	fe 2f       	mov	r31, r30
    10b0:	27 d0       	rcall	.+78     	; 0x1100 <__divsf3_pse+0x8e>
    10b2:	66 0f       	add	r22, r22
    10b4:	77 1f       	adc	r23, r23
    10b6:	88 1f       	adc	r24, r24
    10b8:	bb 1f       	adc	r27, r27
    10ba:	26 17       	cp	r18, r22
    10bc:	37 07       	cpc	r19, r23
    10be:	48 07       	cpc	r20, r24
    10c0:	ab 07       	cpc	r26, r27
    10c2:	b0 e8       	ldi	r27, 0x80	; 128
    10c4:	09 f0       	breq	.+2      	; 0x10c8 <__divsf3_pse+0x56>
    10c6:	bb 0b       	sbc	r27, r27
    10c8:	80 2d       	mov	r24, r0
    10ca:	bf 01       	movw	r22, r30
    10cc:	ff 27       	eor	r31, r31
    10ce:	93 58       	subi	r25, 0x83	; 131
    10d0:	5f 4f       	sbci	r21, 0xFF	; 255
    10d2:	2a f0       	brmi	.+10     	; 0x10de <__divsf3_pse+0x6c>
    10d4:	9e 3f       	cpi	r25, 0xFE	; 254
    10d6:	51 05       	cpc	r21, r1
    10d8:	68 f0       	brcs	.+26     	; 0x10f4 <__divsf3_pse+0x82>
    10da:	b6 c0       	rjmp	.+364    	; 0x1248 <__fp_inf>
    10dc:	00 c1       	rjmp	.+512    	; 0x12de <__fp_szero>
    10de:	5f 3f       	cpi	r21, 0xFF	; 255
    10e0:	ec f3       	brlt	.-6      	; 0x10dc <__divsf3_pse+0x6a>
    10e2:	98 3e       	cpi	r25, 0xE8	; 232
    10e4:	dc f3       	brlt	.-10     	; 0x10dc <__divsf3_pse+0x6a>
    10e6:	86 95       	lsr	r24
    10e8:	77 95       	ror	r23
    10ea:	67 95       	ror	r22
    10ec:	b7 95       	ror	r27
    10ee:	f7 95       	ror	r31
    10f0:	9f 5f       	subi	r25, 0xFF	; 255
    10f2:	c9 f7       	brne	.-14     	; 0x10e6 <__divsf3_pse+0x74>
    10f4:	88 0f       	add	r24, r24
    10f6:	91 1d       	adc	r25, r1
    10f8:	96 95       	lsr	r25
    10fa:	87 95       	ror	r24
    10fc:	97 f9       	bld	r25, 7
    10fe:	08 95       	ret
    1100:	e1 e0       	ldi	r30, 0x01	; 1
    1102:	66 0f       	add	r22, r22
    1104:	77 1f       	adc	r23, r23
    1106:	88 1f       	adc	r24, r24
    1108:	bb 1f       	adc	r27, r27
    110a:	62 17       	cp	r22, r18
    110c:	73 07       	cpc	r23, r19
    110e:	84 07       	cpc	r24, r20
    1110:	ba 07       	cpc	r27, r26
    1112:	20 f0       	brcs	.+8      	; 0x111c <__divsf3_pse+0xaa>
    1114:	62 1b       	sub	r22, r18
    1116:	73 0b       	sbc	r23, r19
    1118:	84 0b       	sbc	r24, r20
    111a:	ba 0b       	sbc	r27, r26
    111c:	ee 1f       	adc	r30, r30
    111e:	88 f7       	brcc	.-30     	; 0x1102 <__divsf3_pse+0x90>
    1120:	e0 95       	com	r30
    1122:	08 95       	ret

00001124 <__fixsfsi>:
    1124:	04 d0       	rcall	.+8      	; 0x112e <__fixunssfsi>
    1126:	68 94       	set
    1128:	b1 11       	cpse	r27, r1
    112a:	d9 c0       	rjmp	.+434    	; 0x12de <__fp_szero>
    112c:	08 95       	ret

0000112e <__fixunssfsi>:
    112e:	bc d0       	rcall	.+376    	; 0x12a8 <__fp_splitA>
    1130:	88 f0       	brcs	.+34     	; 0x1154 <__fixunssfsi+0x26>
    1132:	9f 57       	subi	r25, 0x7F	; 127
    1134:	90 f0       	brcs	.+36     	; 0x115a <__fixunssfsi+0x2c>
    1136:	b9 2f       	mov	r27, r25
    1138:	99 27       	eor	r25, r25
    113a:	b7 51       	subi	r27, 0x17	; 23
    113c:	a0 f0       	brcs	.+40     	; 0x1166 <__fixunssfsi+0x38>
    113e:	d1 f0       	breq	.+52     	; 0x1174 <__fixunssfsi+0x46>
    1140:	66 0f       	add	r22, r22
    1142:	77 1f       	adc	r23, r23
    1144:	88 1f       	adc	r24, r24
    1146:	99 1f       	adc	r25, r25
    1148:	1a f0       	brmi	.+6      	; 0x1150 <__fixunssfsi+0x22>
    114a:	ba 95       	dec	r27
    114c:	c9 f7       	brne	.-14     	; 0x1140 <__fixunssfsi+0x12>
    114e:	12 c0       	rjmp	.+36     	; 0x1174 <__fixunssfsi+0x46>
    1150:	b1 30       	cpi	r27, 0x01	; 1
    1152:	81 f0       	breq	.+32     	; 0x1174 <__fixunssfsi+0x46>
    1154:	c3 d0       	rcall	.+390    	; 0x12dc <__fp_zero>
    1156:	b1 e0       	ldi	r27, 0x01	; 1
    1158:	08 95       	ret
    115a:	c0 c0       	rjmp	.+384    	; 0x12dc <__fp_zero>
    115c:	67 2f       	mov	r22, r23
    115e:	78 2f       	mov	r23, r24
    1160:	88 27       	eor	r24, r24
    1162:	b8 5f       	subi	r27, 0xF8	; 248
    1164:	39 f0       	breq	.+14     	; 0x1174 <__fixunssfsi+0x46>
    1166:	b9 3f       	cpi	r27, 0xF9	; 249
    1168:	cc f3       	brlt	.-14     	; 0x115c <__fixunssfsi+0x2e>
    116a:	86 95       	lsr	r24
    116c:	77 95       	ror	r23
    116e:	67 95       	ror	r22
    1170:	b3 95       	inc	r27
    1172:	d9 f7       	brne	.-10     	; 0x116a <__fixunssfsi+0x3c>
    1174:	3e f4       	brtc	.+14     	; 0x1184 <__fixunssfsi+0x56>
    1176:	90 95       	com	r25
    1178:	80 95       	com	r24
    117a:	70 95       	com	r23
    117c:	61 95       	neg	r22
    117e:	7f 4f       	sbci	r23, 0xFF	; 255
    1180:	8f 4f       	sbci	r24, 0xFF	; 255
    1182:	9f 4f       	sbci	r25, 0xFF	; 255
    1184:	08 95       	ret

00001186 <__floatunsisf>:
    1186:	e8 94       	clt
    1188:	09 c0       	rjmp	.+18     	; 0x119c <__floatsisf+0x12>

0000118a <__floatsisf>:
    118a:	97 fb       	bst	r25, 7
    118c:	3e f4       	brtc	.+14     	; 0x119c <__floatsisf+0x12>
    118e:	90 95       	com	r25
    1190:	80 95       	com	r24
    1192:	70 95       	com	r23
    1194:	61 95       	neg	r22
    1196:	7f 4f       	sbci	r23, 0xFF	; 255
    1198:	8f 4f       	sbci	r24, 0xFF	; 255
    119a:	9f 4f       	sbci	r25, 0xFF	; 255
    119c:	99 23       	and	r25, r25
    119e:	a9 f0       	breq	.+42     	; 0x11ca <__floatsisf+0x40>
    11a0:	f9 2f       	mov	r31, r25
    11a2:	96 e9       	ldi	r25, 0x96	; 150
    11a4:	bb 27       	eor	r27, r27
    11a6:	93 95       	inc	r25
    11a8:	f6 95       	lsr	r31
    11aa:	87 95       	ror	r24
    11ac:	77 95       	ror	r23
    11ae:	67 95       	ror	r22
    11b0:	b7 95       	ror	r27
    11b2:	f1 11       	cpse	r31, r1
    11b4:	f8 cf       	rjmp	.-16     	; 0x11a6 <__floatsisf+0x1c>
    11b6:	fa f4       	brpl	.+62     	; 0x11f6 <__floatsisf+0x6c>
    11b8:	bb 0f       	add	r27, r27
    11ba:	11 f4       	brne	.+4      	; 0x11c0 <__floatsisf+0x36>
    11bc:	60 ff       	sbrs	r22, 0
    11be:	1b c0       	rjmp	.+54     	; 0x11f6 <__floatsisf+0x6c>
    11c0:	6f 5f       	subi	r22, 0xFF	; 255
    11c2:	7f 4f       	sbci	r23, 0xFF	; 255
    11c4:	8f 4f       	sbci	r24, 0xFF	; 255
    11c6:	9f 4f       	sbci	r25, 0xFF	; 255
    11c8:	16 c0       	rjmp	.+44     	; 0x11f6 <__floatsisf+0x6c>
    11ca:	88 23       	and	r24, r24
    11cc:	11 f0       	breq	.+4      	; 0x11d2 <__floatsisf+0x48>
    11ce:	96 e9       	ldi	r25, 0x96	; 150
    11d0:	11 c0       	rjmp	.+34     	; 0x11f4 <__floatsisf+0x6a>
    11d2:	77 23       	and	r23, r23
    11d4:	21 f0       	breq	.+8      	; 0x11de <__floatsisf+0x54>
    11d6:	9e e8       	ldi	r25, 0x8E	; 142
    11d8:	87 2f       	mov	r24, r23
    11da:	76 2f       	mov	r23, r22
    11dc:	05 c0       	rjmp	.+10     	; 0x11e8 <__floatsisf+0x5e>
    11de:	66 23       	and	r22, r22
    11e0:	71 f0       	breq	.+28     	; 0x11fe <__floatsisf+0x74>
    11e2:	96 e8       	ldi	r25, 0x86	; 134
    11e4:	86 2f       	mov	r24, r22
    11e6:	70 e0       	ldi	r23, 0x00	; 0
    11e8:	60 e0       	ldi	r22, 0x00	; 0
    11ea:	2a f0       	brmi	.+10     	; 0x11f6 <__floatsisf+0x6c>
    11ec:	9a 95       	dec	r25
    11ee:	66 0f       	add	r22, r22
    11f0:	77 1f       	adc	r23, r23
    11f2:	88 1f       	adc	r24, r24
    11f4:	da f7       	brpl	.-10     	; 0x11ec <__floatsisf+0x62>
    11f6:	88 0f       	add	r24, r24
    11f8:	96 95       	lsr	r25
    11fa:	87 95       	ror	r24
    11fc:	97 f9       	bld	r25, 7
    11fe:	08 95       	ret

00001200 <__fp_cmp>:
    1200:	99 0f       	add	r25, r25
    1202:	00 08       	sbc	r0, r0
    1204:	55 0f       	add	r21, r21
    1206:	aa 0b       	sbc	r26, r26
    1208:	e0 e8       	ldi	r30, 0x80	; 128
    120a:	fe ef       	ldi	r31, 0xFE	; 254
    120c:	16 16       	cp	r1, r22
    120e:	17 06       	cpc	r1, r23
    1210:	e8 07       	cpc	r30, r24
    1212:	f9 07       	cpc	r31, r25
    1214:	c0 f0       	brcs	.+48     	; 0x1246 <__fp_cmp+0x46>
    1216:	12 16       	cp	r1, r18
    1218:	13 06       	cpc	r1, r19
    121a:	e4 07       	cpc	r30, r20
    121c:	f5 07       	cpc	r31, r21
    121e:	98 f0       	brcs	.+38     	; 0x1246 <__fp_cmp+0x46>
    1220:	62 1b       	sub	r22, r18
    1222:	73 0b       	sbc	r23, r19
    1224:	84 0b       	sbc	r24, r20
    1226:	95 0b       	sbc	r25, r21
    1228:	39 f4       	brne	.+14     	; 0x1238 <__fp_cmp+0x38>
    122a:	0a 26       	eor	r0, r26
    122c:	61 f0       	breq	.+24     	; 0x1246 <__fp_cmp+0x46>
    122e:	23 2b       	or	r18, r19
    1230:	24 2b       	or	r18, r20
    1232:	25 2b       	or	r18, r21
    1234:	21 f4       	brne	.+8      	; 0x123e <__fp_cmp+0x3e>
    1236:	08 95       	ret
    1238:	0a 26       	eor	r0, r26
    123a:	09 f4       	brne	.+2      	; 0x123e <__fp_cmp+0x3e>
    123c:	a1 40       	sbci	r26, 0x01	; 1
    123e:	a6 95       	lsr	r26
    1240:	8f ef       	ldi	r24, 0xFF	; 255
    1242:	81 1d       	adc	r24, r1
    1244:	81 1d       	adc	r24, r1
    1246:	08 95       	ret

00001248 <__fp_inf>:
    1248:	97 f9       	bld	r25, 7
    124a:	9f 67       	ori	r25, 0x7F	; 127
    124c:	80 e8       	ldi	r24, 0x80	; 128
    124e:	70 e0       	ldi	r23, 0x00	; 0
    1250:	60 e0       	ldi	r22, 0x00	; 0
    1252:	08 95       	ret

00001254 <__fp_nan>:
    1254:	9f ef       	ldi	r25, 0xFF	; 255
    1256:	80 ec       	ldi	r24, 0xC0	; 192
    1258:	08 95       	ret

0000125a <__fp_pscA>:
    125a:	00 24       	eor	r0, r0
    125c:	0a 94       	dec	r0
    125e:	16 16       	cp	r1, r22
    1260:	17 06       	cpc	r1, r23
    1262:	18 06       	cpc	r1, r24
    1264:	09 06       	cpc	r0, r25
    1266:	08 95       	ret

00001268 <__fp_pscB>:
    1268:	00 24       	eor	r0, r0
    126a:	0a 94       	dec	r0
    126c:	12 16       	cp	r1, r18
    126e:	13 06       	cpc	r1, r19
    1270:	14 06       	cpc	r1, r20
    1272:	05 06       	cpc	r0, r21
    1274:	08 95       	ret

00001276 <__fp_round>:
    1276:	09 2e       	mov	r0, r25
    1278:	03 94       	inc	r0
    127a:	00 0c       	add	r0, r0
    127c:	11 f4       	brne	.+4      	; 0x1282 <__fp_round+0xc>
    127e:	88 23       	and	r24, r24
    1280:	52 f0       	brmi	.+20     	; 0x1296 <__fp_round+0x20>
    1282:	bb 0f       	add	r27, r27
    1284:	40 f4       	brcc	.+16     	; 0x1296 <__fp_round+0x20>
    1286:	bf 2b       	or	r27, r31
    1288:	11 f4       	brne	.+4      	; 0x128e <__fp_round+0x18>
    128a:	60 ff       	sbrs	r22, 0
    128c:	04 c0       	rjmp	.+8      	; 0x1296 <__fp_round+0x20>
    128e:	6f 5f       	subi	r22, 0xFF	; 255
    1290:	7f 4f       	sbci	r23, 0xFF	; 255
    1292:	8f 4f       	sbci	r24, 0xFF	; 255
    1294:	9f 4f       	sbci	r25, 0xFF	; 255
    1296:	08 95       	ret

00001298 <__fp_split3>:
    1298:	57 fd       	sbrc	r21, 7
    129a:	90 58       	subi	r25, 0x80	; 128
    129c:	44 0f       	add	r20, r20
    129e:	55 1f       	adc	r21, r21
    12a0:	59 f0       	breq	.+22     	; 0x12b8 <__fp_splitA+0x10>
    12a2:	5f 3f       	cpi	r21, 0xFF	; 255
    12a4:	71 f0       	breq	.+28     	; 0x12c2 <__fp_splitA+0x1a>
    12a6:	47 95       	ror	r20

000012a8 <__fp_splitA>:
    12a8:	88 0f       	add	r24, r24
    12aa:	97 fb       	bst	r25, 7
    12ac:	99 1f       	adc	r25, r25
    12ae:	61 f0       	breq	.+24     	; 0x12c8 <__fp_splitA+0x20>
    12b0:	9f 3f       	cpi	r25, 0xFF	; 255
    12b2:	79 f0       	breq	.+30     	; 0x12d2 <__fp_splitA+0x2a>
    12b4:	87 95       	ror	r24
    12b6:	08 95       	ret
    12b8:	12 16       	cp	r1, r18
    12ba:	13 06       	cpc	r1, r19
    12bc:	14 06       	cpc	r1, r20
    12be:	55 1f       	adc	r21, r21
    12c0:	f2 cf       	rjmp	.-28     	; 0x12a6 <__fp_split3+0xe>
    12c2:	46 95       	lsr	r20
    12c4:	f1 df       	rcall	.-30     	; 0x12a8 <__fp_splitA>
    12c6:	08 c0       	rjmp	.+16     	; 0x12d8 <__fp_splitA+0x30>
    12c8:	16 16       	cp	r1, r22
    12ca:	17 06       	cpc	r1, r23
    12cc:	18 06       	cpc	r1, r24
    12ce:	99 1f       	adc	r25, r25
    12d0:	f1 cf       	rjmp	.-30     	; 0x12b4 <__fp_splitA+0xc>
    12d2:	86 95       	lsr	r24
    12d4:	71 05       	cpc	r23, r1
    12d6:	61 05       	cpc	r22, r1
    12d8:	08 94       	sec
    12da:	08 95       	ret

000012dc <__fp_zero>:
    12dc:	e8 94       	clt

000012de <__fp_szero>:
    12de:	bb 27       	eor	r27, r27
    12e0:	66 27       	eor	r22, r22
    12e2:	77 27       	eor	r23, r23
    12e4:	cb 01       	movw	r24, r22
    12e6:	97 f9       	bld	r25, 7
    12e8:	08 95       	ret

000012ea <__gesf2>:
    12ea:	8a df       	rcall	.-236    	; 0x1200 <__fp_cmp>
    12ec:	08 f4       	brcc	.+2      	; 0x12f0 <__gesf2+0x6>
    12ee:	8f ef       	ldi	r24, 0xFF	; 255
    12f0:	08 95       	ret

000012f2 <__mulsf3>:
    12f2:	0b d0       	rcall	.+22     	; 0x130a <__mulsf3x>
    12f4:	c0 cf       	rjmp	.-128    	; 0x1276 <__fp_round>
    12f6:	b1 df       	rcall	.-158    	; 0x125a <__fp_pscA>
    12f8:	28 f0       	brcs	.+10     	; 0x1304 <__mulsf3+0x12>
    12fa:	b6 df       	rcall	.-148    	; 0x1268 <__fp_pscB>
    12fc:	18 f0       	brcs	.+6      	; 0x1304 <__mulsf3+0x12>
    12fe:	95 23       	and	r25, r21
    1300:	09 f0       	breq	.+2      	; 0x1304 <__mulsf3+0x12>
    1302:	a2 cf       	rjmp	.-188    	; 0x1248 <__fp_inf>
    1304:	a7 cf       	rjmp	.-178    	; 0x1254 <__fp_nan>
    1306:	11 24       	eor	r1, r1
    1308:	ea cf       	rjmp	.-44     	; 0x12de <__fp_szero>

0000130a <__mulsf3x>:
    130a:	c6 df       	rcall	.-116    	; 0x1298 <__fp_split3>
    130c:	a0 f3       	brcs	.-24     	; 0x12f6 <__mulsf3+0x4>

0000130e <__mulsf3_pse>:
    130e:	95 9f       	mul	r25, r21
    1310:	d1 f3       	breq	.-12     	; 0x1306 <__mulsf3+0x14>
    1312:	95 0f       	add	r25, r21
    1314:	50 e0       	ldi	r21, 0x00	; 0
    1316:	55 1f       	adc	r21, r21
    1318:	62 9f       	mul	r22, r18
    131a:	f0 01       	movw	r30, r0
    131c:	72 9f       	mul	r23, r18
    131e:	bb 27       	eor	r27, r27
    1320:	f0 0d       	add	r31, r0
    1322:	b1 1d       	adc	r27, r1
    1324:	63 9f       	mul	r22, r19
    1326:	aa 27       	eor	r26, r26
    1328:	f0 0d       	add	r31, r0
    132a:	b1 1d       	adc	r27, r1
    132c:	aa 1f       	adc	r26, r26
    132e:	64 9f       	mul	r22, r20
    1330:	66 27       	eor	r22, r22
    1332:	b0 0d       	add	r27, r0
    1334:	a1 1d       	adc	r26, r1
    1336:	66 1f       	adc	r22, r22
    1338:	82 9f       	mul	r24, r18
    133a:	22 27       	eor	r18, r18
    133c:	b0 0d       	add	r27, r0
    133e:	a1 1d       	adc	r26, r1
    1340:	62 1f       	adc	r22, r18
    1342:	73 9f       	mul	r23, r19
    1344:	b0 0d       	add	r27, r0
    1346:	a1 1d       	adc	r26, r1
    1348:	62 1f       	adc	r22, r18
    134a:	83 9f       	mul	r24, r19
    134c:	a0 0d       	add	r26, r0
    134e:	61 1d       	adc	r22, r1
    1350:	22 1f       	adc	r18, r18
    1352:	74 9f       	mul	r23, r20
    1354:	33 27       	eor	r19, r19
    1356:	a0 0d       	add	r26, r0
    1358:	61 1d       	adc	r22, r1
    135a:	23 1f       	adc	r18, r19
    135c:	84 9f       	mul	r24, r20
    135e:	60 0d       	add	r22, r0
    1360:	21 1d       	adc	r18, r1
    1362:	82 2f       	mov	r24, r18
    1364:	76 2f       	mov	r23, r22
    1366:	6a 2f       	mov	r22, r26
    1368:	11 24       	eor	r1, r1
    136a:	9f 57       	subi	r25, 0x7F	; 127
    136c:	50 40       	sbci	r21, 0x00	; 0
    136e:	8a f0       	brmi	.+34     	; 0x1392 <__mulsf3_pse+0x84>
    1370:	e1 f0       	breq	.+56     	; 0x13aa <__mulsf3_pse+0x9c>
    1372:	88 23       	and	r24, r24
    1374:	4a f0       	brmi	.+18     	; 0x1388 <__mulsf3_pse+0x7a>
    1376:	ee 0f       	add	r30, r30
    1378:	ff 1f       	adc	r31, r31
    137a:	bb 1f       	adc	r27, r27
    137c:	66 1f       	adc	r22, r22
    137e:	77 1f       	adc	r23, r23
    1380:	88 1f       	adc	r24, r24
    1382:	91 50       	subi	r25, 0x01	; 1
    1384:	50 40       	sbci	r21, 0x00	; 0
    1386:	a9 f7       	brne	.-22     	; 0x1372 <__mulsf3_pse+0x64>
    1388:	9e 3f       	cpi	r25, 0xFE	; 254
    138a:	51 05       	cpc	r21, r1
    138c:	70 f0       	brcs	.+28     	; 0x13aa <__mulsf3_pse+0x9c>
    138e:	5c cf       	rjmp	.-328    	; 0x1248 <__fp_inf>
    1390:	a6 cf       	rjmp	.-180    	; 0x12de <__fp_szero>
    1392:	5f 3f       	cpi	r21, 0xFF	; 255
    1394:	ec f3       	brlt	.-6      	; 0x1390 <__mulsf3_pse+0x82>
    1396:	98 3e       	cpi	r25, 0xE8	; 232
    1398:	dc f3       	brlt	.-10     	; 0x1390 <__mulsf3_pse+0x82>
    139a:	86 95       	lsr	r24
    139c:	77 95       	ror	r23
    139e:	67 95       	ror	r22
    13a0:	b7 95       	ror	r27
    13a2:	f7 95       	ror	r31
    13a4:	e7 95       	ror	r30
    13a6:	9f 5f       	subi	r25, 0xFF	; 255
    13a8:	c1 f7       	brne	.-16     	; 0x139a <__mulsf3_pse+0x8c>
    13aa:	fe 2b       	or	r31, r30
    13ac:	88 0f       	add	r24, r24
    13ae:	91 1d       	adc	r25, r1
    13b0:	96 95       	lsr	r25
    13b2:	87 95       	ror	r24
    13b4:	97 f9       	bld	r25, 7
    13b6:	08 95       	ret

000013b8 <__tablejump2__>:
    13b8:	ee 0f       	add	r30, r30
    13ba:	ff 1f       	adc	r31, r31

000013bc <__tablejump__>:
    13bc:	05 90       	lpm	r0, Z+
    13be:	f4 91       	lpm	r31, Z
    13c0:	e0 2d       	mov	r30, r0
    13c2:	19 94       	eijmp

000013c4 <__umulhisi3>:
    13c4:	a2 9f       	mul	r26, r18
    13c6:	b0 01       	movw	r22, r0
    13c8:	b3 9f       	mul	r27, r19
    13ca:	c0 01       	movw	r24, r0
    13cc:	a3 9f       	mul	r26, r19
    13ce:	70 0d       	add	r23, r0
    13d0:	81 1d       	adc	r24, r1
    13d2:	11 24       	eor	r1, r1
    13d4:	91 1d       	adc	r25, r1
    13d6:	b2 9f       	mul	r27, r18
    13d8:	70 0d       	add	r23, r0
    13da:	81 1d       	adc	r24, r1
    13dc:	11 24       	eor	r1, r1
    13de:	91 1d       	adc	r25, r1
    13e0:	08 95       	ret

000013e2 <fdevopen>:
    13e2:	0f 93       	push	r16
    13e4:	1f 93       	push	r17
    13e6:	cf 93       	push	r28
    13e8:	df 93       	push	r29
    13ea:	ec 01       	movw	r28, r24
    13ec:	8b 01       	movw	r16, r22
    13ee:	00 97       	sbiw	r24, 0x00	; 0
    13f0:	31 f4       	brne	.+12     	; 0x13fe <fdevopen+0x1c>
    13f2:	61 15       	cp	r22, r1
    13f4:	71 05       	cpc	r23, r1
    13f6:	19 f4       	brne	.+6      	; 0x13fe <fdevopen+0x1c>
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	37 c0       	rjmp	.+110    	; 0x146c <fdevopen+0x8a>
    13fe:	6e e0       	ldi	r22, 0x0E	; 14
    1400:	70 e0       	ldi	r23, 0x00	; 0
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	3b d2       	rcall	.+1142   	; 0x187e <calloc>
    1408:	fc 01       	movw	r30, r24
    140a:	00 97       	sbiw	r24, 0x00	; 0
    140c:	a9 f3       	breq	.-22     	; 0x13f8 <fdevopen+0x16>
    140e:	80 e8       	ldi	r24, 0x80	; 128
    1410:	83 83       	std	Z+3, r24	; 0x03
    1412:	01 15       	cp	r16, r1
    1414:	11 05       	cpc	r17, r1
    1416:	71 f0       	breq	.+28     	; 0x1434 <fdevopen+0x52>
    1418:	13 87       	std	Z+11, r17	; 0x0b
    141a:	02 87       	std	Z+10, r16	; 0x0a
    141c:	81 e8       	ldi	r24, 0x81	; 129
    141e:	83 83       	std	Z+3, r24	; 0x03
    1420:	80 91 4c 03 	lds	r24, 0x034C
    1424:	90 91 4d 03 	lds	r25, 0x034D
    1428:	89 2b       	or	r24, r25
    142a:	21 f4       	brne	.+8      	; 0x1434 <fdevopen+0x52>
    142c:	f0 93 4d 03 	sts	0x034D, r31
    1430:	e0 93 4c 03 	sts	0x034C, r30
    1434:	20 97       	sbiw	r28, 0x00	; 0
    1436:	c9 f0       	breq	.+50     	; 0x146a <fdevopen+0x88>
    1438:	d1 87       	std	Z+9, r29	; 0x09
    143a:	c0 87       	std	Z+8, r28	; 0x08
    143c:	83 81       	ldd	r24, Z+3	; 0x03
    143e:	82 60       	ori	r24, 0x02	; 2
    1440:	83 83       	std	Z+3, r24	; 0x03
    1442:	80 91 4e 03 	lds	r24, 0x034E
    1446:	90 91 4f 03 	lds	r25, 0x034F
    144a:	89 2b       	or	r24, r25
    144c:	71 f4       	brne	.+28     	; 0x146a <fdevopen+0x88>
    144e:	f0 93 4f 03 	sts	0x034F, r31
    1452:	e0 93 4e 03 	sts	0x034E, r30
    1456:	80 91 50 03 	lds	r24, 0x0350
    145a:	90 91 51 03 	lds	r25, 0x0351
    145e:	89 2b       	or	r24, r25
    1460:	21 f4       	brne	.+8      	; 0x146a <fdevopen+0x88>
    1462:	f0 93 51 03 	sts	0x0351, r31
    1466:	e0 93 50 03 	sts	0x0350, r30
    146a:	cf 01       	movw	r24, r30
    146c:	df 91       	pop	r29
    146e:	cf 91       	pop	r28
    1470:	1f 91       	pop	r17
    1472:	0f 91       	pop	r16
    1474:	08 95       	ret

00001476 <printf>:
    1476:	cf 93       	push	r28
    1478:	df 93       	push	r29
    147a:	cd b7       	in	r28, 0x3d	; 61
    147c:	de b7       	in	r29, 0x3e	; 62
    147e:	fe 01       	movw	r30, r28
    1480:	36 96       	adiw	r30, 0x06	; 6
    1482:	61 91       	ld	r22, Z+
    1484:	71 91       	ld	r23, Z+
    1486:	af 01       	movw	r20, r30
    1488:	80 91 4e 03 	lds	r24, 0x034E
    148c:	90 91 4f 03 	lds	r25, 0x034F
    1490:	08 d0       	rcall	.+16     	; 0x14a2 <vfprintf>
    1492:	df 91       	pop	r29
    1494:	cf 91       	pop	r28
    1496:	08 95       	ret

00001498 <putchar>:
    1498:	60 91 4e 03 	lds	r22, 0x034E
    149c:	70 91 4f 03 	lds	r23, 0x034F
    14a0:	4c c3       	rjmp	.+1688   	; 0x1b3a <fputc>

000014a2 <vfprintf>:
    14a2:	2f 92       	push	r2
    14a4:	3f 92       	push	r3
    14a6:	4f 92       	push	r4
    14a8:	5f 92       	push	r5
    14aa:	6f 92       	push	r6
    14ac:	7f 92       	push	r7
    14ae:	8f 92       	push	r8
    14b0:	9f 92       	push	r9
    14b2:	af 92       	push	r10
    14b4:	bf 92       	push	r11
    14b6:	cf 92       	push	r12
    14b8:	df 92       	push	r13
    14ba:	ef 92       	push	r14
    14bc:	ff 92       	push	r15
    14be:	0f 93       	push	r16
    14c0:	1f 93       	push	r17
    14c2:	cf 93       	push	r28
    14c4:	df 93       	push	r29
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
    14ca:	2c 97       	sbiw	r28, 0x0c	; 12
    14cc:	0f b6       	in	r0, 0x3f	; 63
    14ce:	f8 94       	cli
    14d0:	de bf       	out	0x3e, r29	; 62
    14d2:	0f be       	out	0x3f, r0	; 63
    14d4:	cd bf       	out	0x3d, r28	; 61
    14d6:	7c 01       	movw	r14, r24
    14d8:	6b 01       	movw	r12, r22
    14da:	8a 01       	movw	r16, r20
    14dc:	fc 01       	movw	r30, r24
    14de:	17 82       	std	Z+7, r1	; 0x07
    14e0:	16 82       	std	Z+6, r1	; 0x06
    14e2:	83 81       	ldd	r24, Z+3	; 0x03
    14e4:	81 ff       	sbrs	r24, 1
    14e6:	b0 c1       	rjmp	.+864    	; 0x1848 <vfprintf+0x3a6>
    14e8:	ce 01       	movw	r24, r28
    14ea:	01 96       	adiw	r24, 0x01	; 1
    14ec:	4c 01       	movw	r8, r24
    14ee:	f7 01       	movw	r30, r14
    14f0:	93 81       	ldd	r25, Z+3	; 0x03
    14f2:	f6 01       	movw	r30, r12
    14f4:	93 fd       	sbrc	r25, 3
    14f6:	85 91       	lpm	r24, Z+
    14f8:	93 ff       	sbrs	r25, 3
    14fa:	81 91       	ld	r24, Z+
    14fc:	6f 01       	movw	r12, r30
    14fe:	88 23       	and	r24, r24
    1500:	09 f4       	brne	.+2      	; 0x1504 <vfprintf+0x62>
    1502:	9e c1       	rjmp	.+828    	; 0x1840 <vfprintf+0x39e>
    1504:	85 32       	cpi	r24, 0x25	; 37
    1506:	39 f4       	brne	.+14     	; 0x1516 <vfprintf+0x74>
    1508:	93 fd       	sbrc	r25, 3
    150a:	85 91       	lpm	r24, Z+
    150c:	93 ff       	sbrs	r25, 3
    150e:	81 91       	ld	r24, Z+
    1510:	6f 01       	movw	r12, r30
    1512:	85 32       	cpi	r24, 0x25	; 37
    1514:	21 f4       	brne	.+8      	; 0x151e <vfprintf+0x7c>
    1516:	b7 01       	movw	r22, r14
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	0f d3       	rcall	.+1566   	; 0x1b3a <fputc>
    151c:	e8 cf       	rjmp	.-48     	; 0x14ee <vfprintf+0x4c>
    151e:	51 2c       	mov	r5, r1
    1520:	31 2c       	mov	r3, r1
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	20 32       	cpi	r18, 0x20	; 32
    1526:	a0 f4       	brcc	.+40     	; 0x1550 <vfprintf+0xae>
    1528:	8b 32       	cpi	r24, 0x2B	; 43
    152a:	69 f0       	breq	.+26     	; 0x1546 <vfprintf+0xa4>
    152c:	30 f4       	brcc	.+12     	; 0x153a <vfprintf+0x98>
    152e:	80 32       	cpi	r24, 0x20	; 32
    1530:	59 f0       	breq	.+22     	; 0x1548 <vfprintf+0xa6>
    1532:	83 32       	cpi	r24, 0x23	; 35
    1534:	69 f4       	brne	.+26     	; 0x1550 <vfprintf+0xae>
    1536:	20 61       	ori	r18, 0x10	; 16
    1538:	2c c0       	rjmp	.+88     	; 0x1592 <vfprintf+0xf0>
    153a:	8d 32       	cpi	r24, 0x2D	; 45
    153c:	39 f0       	breq	.+14     	; 0x154c <vfprintf+0xaa>
    153e:	80 33       	cpi	r24, 0x30	; 48
    1540:	39 f4       	brne	.+14     	; 0x1550 <vfprintf+0xae>
    1542:	21 60       	ori	r18, 0x01	; 1
    1544:	26 c0       	rjmp	.+76     	; 0x1592 <vfprintf+0xf0>
    1546:	22 60       	ori	r18, 0x02	; 2
    1548:	24 60       	ori	r18, 0x04	; 4
    154a:	23 c0       	rjmp	.+70     	; 0x1592 <vfprintf+0xf0>
    154c:	28 60       	ori	r18, 0x08	; 8
    154e:	21 c0       	rjmp	.+66     	; 0x1592 <vfprintf+0xf0>
    1550:	27 fd       	sbrc	r18, 7
    1552:	27 c0       	rjmp	.+78     	; 0x15a2 <vfprintf+0x100>
    1554:	30 ed       	ldi	r19, 0xD0	; 208
    1556:	38 0f       	add	r19, r24
    1558:	3a 30       	cpi	r19, 0x0A	; 10
    155a:	78 f4       	brcc	.+30     	; 0x157a <vfprintf+0xd8>
    155c:	26 ff       	sbrs	r18, 6
    155e:	06 c0       	rjmp	.+12     	; 0x156c <vfprintf+0xca>
    1560:	fa e0       	ldi	r31, 0x0A	; 10
    1562:	5f 9e       	mul	r5, r31
    1564:	30 0d       	add	r19, r0
    1566:	11 24       	eor	r1, r1
    1568:	53 2e       	mov	r5, r19
    156a:	13 c0       	rjmp	.+38     	; 0x1592 <vfprintf+0xf0>
    156c:	8a e0       	ldi	r24, 0x0A	; 10
    156e:	38 9e       	mul	r3, r24
    1570:	30 0d       	add	r19, r0
    1572:	11 24       	eor	r1, r1
    1574:	33 2e       	mov	r3, r19
    1576:	20 62       	ori	r18, 0x20	; 32
    1578:	0c c0       	rjmp	.+24     	; 0x1592 <vfprintf+0xf0>
    157a:	8e 32       	cpi	r24, 0x2E	; 46
    157c:	21 f4       	brne	.+8      	; 0x1586 <vfprintf+0xe4>
    157e:	26 fd       	sbrc	r18, 6
    1580:	5f c1       	rjmp	.+702    	; 0x1840 <vfprintf+0x39e>
    1582:	20 64       	ori	r18, 0x40	; 64
    1584:	06 c0       	rjmp	.+12     	; 0x1592 <vfprintf+0xf0>
    1586:	8c 36       	cpi	r24, 0x6C	; 108
    1588:	11 f4       	brne	.+4      	; 0x158e <vfprintf+0xec>
    158a:	20 68       	ori	r18, 0x80	; 128
    158c:	02 c0       	rjmp	.+4      	; 0x1592 <vfprintf+0xf0>
    158e:	88 36       	cpi	r24, 0x68	; 104
    1590:	41 f4       	brne	.+16     	; 0x15a2 <vfprintf+0x100>
    1592:	f6 01       	movw	r30, r12
    1594:	93 fd       	sbrc	r25, 3
    1596:	85 91       	lpm	r24, Z+
    1598:	93 ff       	sbrs	r25, 3
    159a:	81 91       	ld	r24, Z+
    159c:	6f 01       	movw	r12, r30
    159e:	81 11       	cpse	r24, r1
    15a0:	c1 cf       	rjmp	.-126    	; 0x1524 <vfprintf+0x82>
    15a2:	98 2f       	mov	r25, r24
    15a4:	9f 7d       	andi	r25, 0xDF	; 223
    15a6:	95 54       	subi	r25, 0x45	; 69
    15a8:	93 30       	cpi	r25, 0x03	; 3
    15aa:	28 f4       	brcc	.+10     	; 0x15b6 <vfprintf+0x114>
    15ac:	0c 5f       	subi	r16, 0xFC	; 252
    15ae:	1f 4f       	sbci	r17, 0xFF	; 255
    15b0:	ff e3       	ldi	r31, 0x3F	; 63
    15b2:	f9 83       	std	Y+1, r31	; 0x01
    15b4:	0d c0       	rjmp	.+26     	; 0x15d0 <vfprintf+0x12e>
    15b6:	83 36       	cpi	r24, 0x63	; 99
    15b8:	31 f0       	breq	.+12     	; 0x15c6 <vfprintf+0x124>
    15ba:	83 37       	cpi	r24, 0x73	; 115
    15bc:	71 f0       	breq	.+28     	; 0x15da <vfprintf+0x138>
    15be:	83 35       	cpi	r24, 0x53	; 83
    15c0:	09 f0       	breq	.+2      	; 0x15c4 <vfprintf+0x122>
    15c2:	57 c0       	rjmp	.+174    	; 0x1672 <vfprintf+0x1d0>
    15c4:	21 c0       	rjmp	.+66     	; 0x1608 <vfprintf+0x166>
    15c6:	f8 01       	movw	r30, r16
    15c8:	80 81       	ld	r24, Z
    15ca:	89 83       	std	Y+1, r24	; 0x01
    15cc:	0e 5f       	subi	r16, 0xFE	; 254
    15ce:	1f 4f       	sbci	r17, 0xFF	; 255
    15d0:	44 24       	eor	r4, r4
    15d2:	43 94       	inc	r4
    15d4:	51 2c       	mov	r5, r1
    15d6:	54 01       	movw	r10, r8
    15d8:	14 c0       	rjmp	.+40     	; 0x1602 <vfprintf+0x160>
    15da:	38 01       	movw	r6, r16
    15dc:	f2 e0       	ldi	r31, 0x02	; 2
    15de:	6f 0e       	add	r6, r31
    15e0:	71 1c       	adc	r7, r1
    15e2:	f8 01       	movw	r30, r16
    15e4:	a0 80       	ld	r10, Z
    15e6:	b1 80       	ldd	r11, Z+1	; 0x01
    15e8:	26 ff       	sbrs	r18, 6
    15ea:	03 c0       	rjmp	.+6      	; 0x15f2 <vfprintf+0x150>
    15ec:	65 2d       	mov	r22, r5
    15ee:	70 e0       	ldi	r23, 0x00	; 0
    15f0:	02 c0       	rjmp	.+4      	; 0x15f6 <vfprintf+0x154>
    15f2:	6f ef       	ldi	r22, 0xFF	; 255
    15f4:	7f ef       	ldi	r23, 0xFF	; 255
    15f6:	c5 01       	movw	r24, r10
    15f8:	2c 87       	std	Y+12, r18	; 0x0c
    15fa:	94 d2       	rcall	.+1320   	; 0x1b24 <strnlen>
    15fc:	2c 01       	movw	r4, r24
    15fe:	83 01       	movw	r16, r6
    1600:	2c 85       	ldd	r18, Y+12	; 0x0c
    1602:	2f 77       	andi	r18, 0x7F	; 127
    1604:	22 2e       	mov	r2, r18
    1606:	16 c0       	rjmp	.+44     	; 0x1634 <vfprintf+0x192>
    1608:	38 01       	movw	r6, r16
    160a:	f2 e0       	ldi	r31, 0x02	; 2
    160c:	6f 0e       	add	r6, r31
    160e:	71 1c       	adc	r7, r1
    1610:	f8 01       	movw	r30, r16
    1612:	a0 80       	ld	r10, Z
    1614:	b1 80       	ldd	r11, Z+1	; 0x01
    1616:	26 ff       	sbrs	r18, 6
    1618:	03 c0       	rjmp	.+6      	; 0x1620 <vfprintf+0x17e>
    161a:	65 2d       	mov	r22, r5
    161c:	70 e0       	ldi	r23, 0x00	; 0
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <vfprintf+0x182>
    1620:	6f ef       	ldi	r22, 0xFF	; 255
    1622:	7f ef       	ldi	r23, 0xFF	; 255
    1624:	c5 01       	movw	r24, r10
    1626:	2c 87       	std	Y+12, r18	; 0x0c
    1628:	6b d2       	rcall	.+1238   	; 0x1b00 <strnlen_P>
    162a:	2c 01       	movw	r4, r24
    162c:	2c 85       	ldd	r18, Y+12	; 0x0c
    162e:	20 68       	ori	r18, 0x80	; 128
    1630:	22 2e       	mov	r2, r18
    1632:	83 01       	movw	r16, r6
    1634:	23 fc       	sbrc	r2, 3
    1636:	19 c0       	rjmp	.+50     	; 0x166a <vfprintf+0x1c8>
    1638:	83 2d       	mov	r24, r3
    163a:	90 e0       	ldi	r25, 0x00	; 0
    163c:	48 16       	cp	r4, r24
    163e:	59 06       	cpc	r5, r25
    1640:	a0 f4       	brcc	.+40     	; 0x166a <vfprintf+0x1c8>
    1642:	b7 01       	movw	r22, r14
    1644:	80 e2       	ldi	r24, 0x20	; 32
    1646:	90 e0       	ldi	r25, 0x00	; 0
    1648:	78 d2       	rcall	.+1264   	; 0x1b3a <fputc>
    164a:	3a 94       	dec	r3
    164c:	f5 cf       	rjmp	.-22     	; 0x1638 <vfprintf+0x196>
    164e:	f5 01       	movw	r30, r10
    1650:	27 fc       	sbrc	r2, 7
    1652:	85 91       	lpm	r24, Z+
    1654:	27 fe       	sbrs	r2, 7
    1656:	81 91       	ld	r24, Z+
    1658:	5f 01       	movw	r10, r30
    165a:	b7 01       	movw	r22, r14
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	6d d2       	rcall	.+1242   	; 0x1b3a <fputc>
    1660:	31 10       	cpse	r3, r1
    1662:	3a 94       	dec	r3
    1664:	f1 e0       	ldi	r31, 0x01	; 1
    1666:	4f 1a       	sub	r4, r31
    1668:	51 08       	sbc	r5, r1
    166a:	41 14       	cp	r4, r1
    166c:	51 04       	cpc	r5, r1
    166e:	79 f7       	brne	.-34     	; 0x164e <vfprintf+0x1ac>
    1670:	de c0       	rjmp	.+444    	; 0x182e <vfprintf+0x38c>
    1672:	84 36       	cpi	r24, 0x64	; 100
    1674:	11 f0       	breq	.+4      	; 0x167a <vfprintf+0x1d8>
    1676:	89 36       	cpi	r24, 0x69	; 105
    1678:	31 f5       	brne	.+76     	; 0x16c6 <vfprintf+0x224>
    167a:	f8 01       	movw	r30, r16
    167c:	27 ff       	sbrs	r18, 7
    167e:	07 c0       	rjmp	.+14     	; 0x168e <vfprintf+0x1ec>
    1680:	60 81       	ld	r22, Z
    1682:	71 81       	ldd	r23, Z+1	; 0x01
    1684:	82 81       	ldd	r24, Z+2	; 0x02
    1686:	93 81       	ldd	r25, Z+3	; 0x03
    1688:	0c 5f       	subi	r16, 0xFC	; 252
    168a:	1f 4f       	sbci	r17, 0xFF	; 255
    168c:	08 c0       	rjmp	.+16     	; 0x169e <vfprintf+0x1fc>
    168e:	60 81       	ld	r22, Z
    1690:	71 81       	ldd	r23, Z+1	; 0x01
    1692:	88 27       	eor	r24, r24
    1694:	77 fd       	sbrc	r23, 7
    1696:	80 95       	com	r24
    1698:	98 2f       	mov	r25, r24
    169a:	0e 5f       	subi	r16, 0xFE	; 254
    169c:	1f 4f       	sbci	r17, 0xFF	; 255
    169e:	2f 76       	andi	r18, 0x6F	; 111
    16a0:	b2 2e       	mov	r11, r18
    16a2:	97 ff       	sbrs	r25, 7
    16a4:	09 c0       	rjmp	.+18     	; 0x16b8 <vfprintf+0x216>
    16a6:	90 95       	com	r25
    16a8:	80 95       	com	r24
    16aa:	70 95       	com	r23
    16ac:	61 95       	neg	r22
    16ae:	7f 4f       	sbci	r23, 0xFF	; 255
    16b0:	8f 4f       	sbci	r24, 0xFF	; 255
    16b2:	9f 4f       	sbci	r25, 0xFF	; 255
    16b4:	20 68       	ori	r18, 0x80	; 128
    16b6:	b2 2e       	mov	r11, r18
    16b8:	2a e0       	ldi	r18, 0x0A	; 10
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	a4 01       	movw	r20, r8
    16be:	6f d2       	rcall	.+1246   	; 0x1b9e <__ultoa_invert>
    16c0:	a8 2e       	mov	r10, r24
    16c2:	a8 18       	sub	r10, r8
    16c4:	43 c0       	rjmp	.+134    	; 0x174c <vfprintf+0x2aa>
    16c6:	85 37       	cpi	r24, 0x75	; 117
    16c8:	29 f4       	brne	.+10     	; 0x16d4 <vfprintf+0x232>
    16ca:	2f 7e       	andi	r18, 0xEF	; 239
    16cc:	b2 2e       	mov	r11, r18
    16ce:	2a e0       	ldi	r18, 0x0A	; 10
    16d0:	30 e0       	ldi	r19, 0x00	; 0
    16d2:	25 c0       	rjmp	.+74     	; 0x171e <vfprintf+0x27c>
    16d4:	f2 2f       	mov	r31, r18
    16d6:	f9 7f       	andi	r31, 0xF9	; 249
    16d8:	bf 2e       	mov	r11, r31
    16da:	8f 36       	cpi	r24, 0x6F	; 111
    16dc:	c1 f0       	breq	.+48     	; 0x170e <vfprintf+0x26c>
    16de:	18 f4       	brcc	.+6      	; 0x16e6 <vfprintf+0x244>
    16e0:	88 35       	cpi	r24, 0x58	; 88
    16e2:	79 f0       	breq	.+30     	; 0x1702 <vfprintf+0x260>
    16e4:	ad c0       	rjmp	.+346    	; 0x1840 <vfprintf+0x39e>
    16e6:	80 37       	cpi	r24, 0x70	; 112
    16e8:	19 f0       	breq	.+6      	; 0x16f0 <vfprintf+0x24e>
    16ea:	88 37       	cpi	r24, 0x78	; 120
    16ec:	21 f0       	breq	.+8      	; 0x16f6 <vfprintf+0x254>
    16ee:	a8 c0       	rjmp	.+336    	; 0x1840 <vfprintf+0x39e>
    16f0:	2f 2f       	mov	r18, r31
    16f2:	20 61       	ori	r18, 0x10	; 16
    16f4:	b2 2e       	mov	r11, r18
    16f6:	b4 fe       	sbrs	r11, 4
    16f8:	0d c0       	rjmp	.+26     	; 0x1714 <vfprintf+0x272>
    16fa:	8b 2d       	mov	r24, r11
    16fc:	84 60       	ori	r24, 0x04	; 4
    16fe:	b8 2e       	mov	r11, r24
    1700:	09 c0       	rjmp	.+18     	; 0x1714 <vfprintf+0x272>
    1702:	24 ff       	sbrs	r18, 4
    1704:	0a c0       	rjmp	.+20     	; 0x171a <vfprintf+0x278>
    1706:	9f 2f       	mov	r25, r31
    1708:	96 60       	ori	r25, 0x06	; 6
    170a:	b9 2e       	mov	r11, r25
    170c:	06 c0       	rjmp	.+12     	; 0x171a <vfprintf+0x278>
    170e:	28 e0       	ldi	r18, 0x08	; 8
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	05 c0       	rjmp	.+10     	; 0x171e <vfprintf+0x27c>
    1714:	20 e1       	ldi	r18, 0x10	; 16
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	02 c0       	rjmp	.+4      	; 0x171e <vfprintf+0x27c>
    171a:	20 e1       	ldi	r18, 0x10	; 16
    171c:	32 e0       	ldi	r19, 0x02	; 2
    171e:	f8 01       	movw	r30, r16
    1720:	b7 fe       	sbrs	r11, 7
    1722:	07 c0       	rjmp	.+14     	; 0x1732 <vfprintf+0x290>
    1724:	60 81       	ld	r22, Z
    1726:	71 81       	ldd	r23, Z+1	; 0x01
    1728:	82 81       	ldd	r24, Z+2	; 0x02
    172a:	93 81       	ldd	r25, Z+3	; 0x03
    172c:	0c 5f       	subi	r16, 0xFC	; 252
    172e:	1f 4f       	sbci	r17, 0xFF	; 255
    1730:	06 c0       	rjmp	.+12     	; 0x173e <vfprintf+0x29c>
    1732:	60 81       	ld	r22, Z
    1734:	71 81       	ldd	r23, Z+1	; 0x01
    1736:	80 e0       	ldi	r24, 0x00	; 0
    1738:	90 e0       	ldi	r25, 0x00	; 0
    173a:	0e 5f       	subi	r16, 0xFE	; 254
    173c:	1f 4f       	sbci	r17, 0xFF	; 255
    173e:	a4 01       	movw	r20, r8
    1740:	2e d2       	rcall	.+1116   	; 0x1b9e <__ultoa_invert>
    1742:	a8 2e       	mov	r10, r24
    1744:	a8 18       	sub	r10, r8
    1746:	fb 2d       	mov	r31, r11
    1748:	ff 77       	andi	r31, 0x7F	; 127
    174a:	bf 2e       	mov	r11, r31
    174c:	b6 fe       	sbrs	r11, 6
    174e:	0b c0       	rjmp	.+22     	; 0x1766 <vfprintf+0x2c4>
    1750:	2b 2d       	mov	r18, r11
    1752:	2e 7f       	andi	r18, 0xFE	; 254
    1754:	a5 14       	cp	r10, r5
    1756:	50 f4       	brcc	.+20     	; 0x176c <vfprintf+0x2ca>
    1758:	b4 fe       	sbrs	r11, 4
    175a:	0a c0       	rjmp	.+20     	; 0x1770 <vfprintf+0x2ce>
    175c:	b2 fc       	sbrc	r11, 2
    175e:	08 c0       	rjmp	.+16     	; 0x1770 <vfprintf+0x2ce>
    1760:	2b 2d       	mov	r18, r11
    1762:	2e 7e       	andi	r18, 0xEE	; 238
    1764:	05 c0       	rjmp	.+10     	; 0x1770 <vfprintf+0x2ce>
    1766:	7a 2c       	mov	r7, r10
    1768:	2b 2d       	mov	r18, r11
    176a:	03 c0       	rjmp	.+6      	; 0x1772 <vfprintf+0x2d0>
    176c:	7a 2c       	mov	r7, r10
    176e:	01 c0       	rjmp	.+2      	; 0x1772 <vfprintf+0x2d0>
    1770:	75 2c       	mov	r7, r5
    1772:	24 ff       	sbrs	r18, 4
    1774:	0d c0       	rjmp	.+26     	; 0x1790 <vfprintf+0x2ee>
    1776:	fe 01       	movw	r30, r28
    1778:	ea 0d       	add	r30, r10
    177a:	f1 1d       	adc	r31, r1
    177c:	80 81       	ld	r24, Z
    177e:	80 33       	cpi	r24, 0x30	; 48
    1780:	11 f4       	brne	.+4      	; 0x1786 <vfprintf+0x2e4>
    1782:	29 7e       	andi	r18, 0xE9	; 233
    1784:	09 c0       	rjmp	.+18     	; 0x1798 <vfprintf+0x2f6>
    1786:	22 ff       	sbrs	r18, 2
    1788:	06 c0       	rjmp	.+12     	; 0x1796 <vfprintf+0x2f4>
    178a:	73 94       	inc	r7
    178c:	73 94       	inc	r7
    178e:	04 c0       	rjmp	.+8      	; 0x1798 <vfprintf+0x2f6>
    1790:	82 2f       	mov	r24, r18
    1792:	86 78       	andi	r24, 0x86	; 134
    1794:	09 f0       	breq	.+2      	; 0x1798 <vfprintf+0x2f6>
    1796:	73 94       	inc	r7
    1798:	23 fd       	sbrc	r18, 3
    179a:	12 c0       	rjmp	.+36     	; 0x17c0 <vfprintf+0x31e>
    179c:	20 ff       	sbrs	r18, 0
    179e:	06 c0       	rjmp	.+12     	; 0x17ac <vfprintf+0x30a>
    17a0:	5a 2c       	mov	r5, r10
    17a2:	73 14       	cp	r7, r3
    17a4:	18 f4       	brcc	.+6      	; 0x17ac <vfprintf+0x30a>
    17a6:	53 0c       	add	r5, r3
    17a8:	57 18       	sub	r5, r7
    17aa:	73 2c       	mov	r7, r3
    17ac:	73 14       	cp	r7, r3
    17ae:	60 f4       	brcc	.+24     	; 0x17c8 <vfprintf+0x326>
    17b0:	b7 01       	movw	r22, r14
    17b2:	80 e2       	ldi	r24, 0x20	; 32
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	2c 87       	std	Y+12, r18	; 0x0c
    17b8:	c0 d1       	rcall	.+896    	; 0x1b3a <fputc>
    17ba:	73 94       	inc	r7
    17bc:	2c 85       	ldd	r18, Y+12	; 0x0c
    17be:	f6 cf       	rjmp	.-20     	; 0x17ac <vfprintf+0x30a>
    17c0:	73 14       	cp	r7, r3
    17c2:	10 f4       	brcc	.+4      	; 0x17c8 <vfprintf+0x326>
    17c4:	37 18       	sub	r3, r7
    17c6:	01 c0       	rjmp	.+2      	; 0x17ca <vfprintf+0x328>
    17c8:	31 2c       	mov	r3, r1
    17ca:	24 ff       	sbrs	r18, 4
    17cc:	11 c0       	rjmp	.+34     	; 0x17f0 <vfprintf+0x34e>
    17ce:	b7 01       	movw	r22, r14
    17d0:	80 e3       	ldi	r24, 0x30	; 48
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	2c 87       	std	Y+12, r18	; 0x0c
    17d6:	b1 d1       	rcall	.+866    	; 0x1b3a <fputc>
    17d8:	2c 85       	ldd	r18, Y+12	; 0x0c
    17da:	22 ff       	sbrs	r18, 2
    17dc:	16 c0       	rjmp	.+44     	; 0x180a <vfprintf+0x368>
    17de:	21 ff       	sbrs	r18, 1
    17e0:	03 c0       	rjmp	.+6      	; 0x17e8 <vfprintf+0x346>
    17e2:	88 e5       	ldi	r24, 0x58	; 88
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	02 c0       	rjmp	.+4      	; 0x17ec <vfprintf+0x34a>
    17e8:	88 e7       	ldi	r24, 0x78	; 120
    17ea:	90 e0       	ldi	r25, 0x00	; 0
    17ec:	b7 01       	movw	r22, r14
    17ee:	0c c0       	rjmp	.+24     	; 0x1808 <vfprintf+0x366>
    17f0:	82 2f       	mov	r24, r18
    17f2:	86 78       	andi	r24, 0x86	; 134
    17f4:	51 f0       	breq	.+20     	; 0x180a <vfprintf+0x368>
    17f6:	21 fd       	sbrc	r18, 1
    17f8:	02 c0       	rjmp	.+4      	; 0x17fe <vfprintf+0x35c>
    17fa:	80 e2       	ldi	r24, 0x20	; 32
    17fc:	01 c0       	rjmp	.+2      	; 0x1800 <vfprintf+0x35e>
    17fe:	8b e2       	ldi	r24, 0x2B	; 43
    1800:	27 fd       	sbrc	r18, 7
    1802:	8d e2       	ldi	r24, 0x2D	; 45
    1804:	b7 01       	movw	r22, r14
    1806:	90 e0       	ldi	r25, 0x00	; 0
    1808:	98 d1       	rcall	.+816    	; 0x1b3a <fputc>
    180a:	a5 14       	cp	r10, r5
    180c:	30 f4       	brcc	.+12     	; 0x181a <vfprintf+0x378>
    180e:	b7 01       	movw	r22, r14
    1810:	80 e3       	ldi	r24, 0x30	; 48
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	92 d1       	rcall	.+804    	; 0x1b3a <fputc>
    1816:	5a 94       	dec	r5
    1818:	f8 cf       	rjmp	.-16     	; 0x180a <vfprintf+0x368>
    181a:	aa 94       	dec	r10
    181c:	f4 01       	movw	r30, r8
    181e:	ea 0d       	add	r30, r10
    1820:	f1 1d       	adc	r31, r1
    1822:	80 81       	ld	r24, Z
    1824:	b7 01       	movw	r22, r14
    1826:	90 e0       	ldi	r25, 0x00	; 0
    1828:	88 d1       	rcall	.+784    	; 0x1b3a <fputc>
    182a:	a1 10       	cpse	r10, r1
    182c:	f6 cf       	rjmp	.-20     	; 0x181a <vfprintf+0x378>
    182e:	33 20       	and	r3, r3
    1830:	09 f4       	brne	.+2      	; 0x1834 <vfprintf+0x392>
    1832:	5d ce       	rjmp	.-838    	; 0x14ee <vfprintf+0x4c>
    1834:	b7 01       	movw	r22, r14
    1836:	80 e2       	ldi	r24, 0x20	; 32
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	7f d1       	rcall	.+766    	; 0x1b3a <fputc>
    183c:	3a 94       	dec	r3
    183e:	f7 cf       	rjmp	.-18     	; 0x182e <vfprintf+0x38c>
    1840:	f7 01       	movw	r30, r14
    1842:	86 81       	ldd	r24, Z+6	; 0x06
    1844:	97 81       	ldd	r25, Z+7	; 0x07
    1846:	02 c0       	rjmp	.+4      	; 0x184c <vfprintf+0x3aa>
    1848:	8f ef       	ldi	r24, 0xFF	; 255
    184a:	9f ef       	ldi	r25, 0xFF	; 255
    184c:	2c 96       	adiw	r28, 0x0c	; 12
    184e:	0f b6       	in	r0, 0x3f	; 63
    1850:	f8 94       	cli
    1852:	de bf       	out	0x3e, r29	; 62
    1854:	0f be       	out	0x3f, r0	; 63
    1856:	cd bf       	out	0x3d, r28	; 61
    1858:	df 91       	pop	r29
    185a:	cf 91       	pop	r28
    185c:	1f 91       	pop	r17
    185e:	0f 91       	pop	r16
    1860:	ff 90       	pop	r15
    1862:	ef 90       	pop	r14
    1864:	df 90       	pop	r13
    1866:	cf 90       	pop	r12
    1868:	bf 90       	pop	r11
    186a:	af 90       	pop	r10
    186c:	9f 90       	pop	r9
    186e:	8f 90       	pop	r8
    1870:	7f 90       	pop	r7
    1872:	6f 90       	pop	r6
    1874:	5f 90       	pop	r5
    1876:	4f 90       	pop	r4
    1878:	3f 90       	pop	r3
    187a:	2f 90       	pop	r2
    187c:	08 95       	ret

0000187e <calloc>:
    187e:	0f 93       	push	r16
    1880:	1f 93       	push	r17
    1882:	cf 93       	push	r28
    1884:	df 93       	push	r29
    1886:	86 9f       	mul	r24, r22
    1888:	80 01       	movw	r16, r0
    188a:	87 9f       	mul	r24, r23
    188c:	10 0d       	add	r17, r0
    188e:	96 9f       	mul	r25, r22
    1890:	10 0d       	add	r17, r0
    1892:	11 24       	eor	r1, r1
    1894:	c8 01       	movw	r24, r16
    1896:	0d d0       	rcall	.+26     	; 0x18b2 <malloc>
    1898:	ec 01       	movw	r28, r24
    189a:	00 97       	sbiw	r24, 0x00	; 0
    189c:	21 f0       	breq	.+8      	; 0x18a6 <calloc+0x28>
    189e:	a8 01       	movw	r20, r16
    18a0:	60 e0       	ldi	r22, 0x00	; 0
    18a2:	70 e0       	ldi	r23, 0x00	; 0
    18a4:	38 d1       	rcall	.+624    	; 0x1b16 <memset>
    18a6:	ce 01       	movw	r24, r28
    18a8:	df 91       	pop	r29
    18aa:	cf 91       	pop	r28
    18ac:	1f 91       	pop	r17
    18ae:	0f 91       	pop	r16
    18b0:	08 95       	ret

000018b2 <malloc>:
    18b2:	cf 93       	push	r28
    18b4:	df 93       	push	r29
    18b6:	82 30       	cpi	r24, 0x02	; 2
    18b8:	91 05       	cpc	r25, r1
    18ba:	10 f4       	brcc	.+4      	; 0x18c0 <malloc+0xe>
    18bc:	82 e0       	ldi	r24, 0x02	; 2
    18be:	90 e0       	ldi	r25, 0x00	; 0
    18c0:	e0 91 54 03 	lds	r30, 0x0354
    18c4:	f0 91 55 03 	lds	r31, 0x0355
    18c8:	20 e0       	ldi	r18, 0x00	; 0
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	a0 e0       	ldi	r26, 0x00	; 0
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	30 97       	sbiw	r30, 0x00	; 0
    18d2:	39 f1       	breq	.+78     	; 0x1922 <malloc+0x70>
    18d4:	40 81       	ld	r20, Z
    18d6:	51 81       	ldd	r21, Z+1	; 0x01
    18d8:	48 17       	cp	r20, r24
    18da:	59 07       	cpc	r21, r25
    18dc:	b8 f0       	brcs	.+46     	; 0x190c <malloc+0x5a>
    18de:	48 17       	cp	r20, r24
    18e0:	59 07       	cpc	r21, r25
    18e2:	71 f4       	brne	.+28     	; 0x1900 <malloc+0x4e>
    18e4:	82 81       	ldd	r24, Z+2	; 0x02
    18e6:	93 81       	ldd	r25, Z+3	; 0x03
    18e8:	10 97       	sbiw	r26, 0x00	; 0
    18ea:	29 f0       	breq	.+10     	; 0x18f6 <malloc+0x44>
    18ec:	13 96       	adiw	r26, 0x03	; 3
    18ee:	9c 93       	st	X, r25
    18f0:	8e 93       	st	-X, r24
    18f2:	12 97       	sbiw	r26, 0x02	; 2
    18f4:	2c c0       	rjmp	.+88     	; 0x194e <malloc+0x9c>
    18f6:	90 93 55 03 	sts	0x0355, r25
    18fa:	80 93 54 03 	sts	0x0354, r24
    18fe:	27 c0       	rjmp	.+78     	; 0x194e <malloc+0x9c>
    1900:	21 15       	cp	r18, r1
    1902:	31 05       	cpc	r19, r1
    1904:	31 f0       	breq	.+12     	; 0x1912 <malloc+0x60>
    1906:	42 17       	cp	r20, r18
    1908:	53 07       	cpc	r21, r19
    190a:	18 f0       	brcs	.+6      	; 0x1912 <malloc+0x60>
    190c:	a9 01       	movw	r20, r18
    190e:	db 01       	movw	r26, r22
    1910:	01 c0       	rjmp	.+2      	; 0x1914 <malloc+0x62>
    1912:	ef 01       	movw	r28, r30
    1914:	9a 01       	movw	r18, r20
    1916:	bd 01       	movw	r22, r26
    1918:	df 01       	movw	r26, r30
    191a:	02 80       	ldd	r0, Z+2	; 0x02
    191c:	f3 81       	ldd	r31, Z+3	; 0x03
    191e:	e0 2d       	mov	r30, r0
    1920:	d7 cf       	rjmp	.-82     	; 0x18d0 <malloc+0x1e>
    1922:	21 15       	cp	r18, r1
    1924:	31 05       	cpc	r19, r1
    1926:	f9 f0       	breq	.+62     	; 0x1966 <malloc+0xb4>
    1928:	28 1b       	sub	r18, r24
    192a:	39 0b       	sbc	r19, r25
    192c:	24 30       	cpi	r18, 0x04	; 4
    192e:	31 05       	cpc	r19, r1
    1930:	80 f4       	brcc	.+32     	; 0x1952 <malloc+0xa0>
    1932:	8a 81       	ldd	r24, Y+2	; 0x02
    1934:	9b 81       	ldd	r25, Y+3	; 0x03
    1936:	61 15       	cp	r22, r1
    1938:	71 05       	cpc	r23, r1
    193a:	21 f0       	breq	.+8      	; 0x1944 <malloc+0x92>
    193c:	fb 01       	movw	r30, r22
    193e:	93 83       	std	Z+3, r25	; 0x03
    1940:	82 83       	std	Z+2, r24	; 0x02
    1942:	04 c0       	rjmp	.+8      	; 0x194c <malloc+0x9a>
    1944:	90 93 55 03 	sts	0x0355, r25
    1948:	80 93 54 03 	sts	0x0354, r24
    194c:	fe 01       	movw	r30, r28
    194e:	32 96       	adiw	r30, 0x02	; 2
    1950:	44 c0       	rjmp	.+136    	; 0x19da <malloc+0x128>
    1952:	fe 01       	movw	r30, r28
    1954:	e2 0f       	add	r30, r18
    1956:	f3 1f       	adc	r31, r19
    1958:	81 93       	st	Z+, r24
    195a:	91 93       	st	Z+, r25
    195c:	22 50       	subi	r18, 0x02	; 2
    195e:	31 09       	sbc	r19, r1
    1960:	39 83       	std	Y+1, r19	; 0x01
    1962:	28 83       	st	Y, r18
    1964:	3a c0       	rjmp	.+116    	; 0x19da <malloc+0x128>
    1966:	20 91 52 03 	lds	r18, 0x0352
    196a:	30 91 53 03 	lds	r19, 0x0353
    196e:	23 2b       	or	r18, r19
    1970:	41 f4       	brne	.+16     	; 0x1982 <malloc+0xd0>
    1972:	20 91 02 02 	lds	r18, 0x0202
    1976:	30 91 03 02 	lds	r19, 0x0203
    197a:	30 93 53 03 	sts	0x0353, r19
    197e:	20 93 52 03 	sts	0x0352, r18
    1982:	20 91 00 02 	lds	r18, 0x0200
    1986:	30 91 01 02 	lds	r19, 0x0201
    198a:	21 15       	cp	r18, r1
    198c:	31 05       	cpc	r19, r1
    198e:	41 f4       	brne	.+16     	; 0x19a0 <malloc+0xee>
    1990:	2d b7       	in	r18, 0x3d	; 61
    1992:	3e b7       	in	r19, 0x3e	; 62
    1994:	40 91 04 02 	lds	r20, 0x0204
    1998:	50 91 05 02 	lds	r21, 0x0205
    199c:	24 1b       	sub	r18, r20
    199e:	35 0b       	sbc	r19, r21
    19a0:	e0 91 52 03 	lds	r30, 0x0352
    19a4:	f0 91 53 03 	lds	r31, 0x0353
    19a8:	e2 17       	cp	r30, r18
    19aa:	f3 07       	cpc	r31, r19
    19ac:	a0 f4       	brcc	.+40     	; 0x19d6 <malloc+0x124>
    19ae:	2e 1b       	sub	r18, r30
    19b0:	3f 0b       	sbc	r19, r31
    19b2:	28 17       	cp	r18, r24
    19b4:	39 07       	cpc	r19, r25
    19b6:	78 f0       	brcs	.+30     	; 0x19d6 <malloc+0x124>
    19b8:	ac 01       	movw	r20, r24
    19ba:	4e 5f       	subi	r20, 0xFE	; 254
    19bc:	5f 4f       	sbci	r21, 0xFF	; 255
    19be:	24 17       	cp	r18, r20
    19c0:	35 07       	cpc	r19, r21
    19c2:	48 f0       	brcs	.+18     	; 0x19d6 <malloc+0x124>
    19c4:	4e 0f       	add	r20, r30
    19c6:	5f 1f       	adc	r21, r31
    19c8:	50 93 53 03 	sts	0x0353, r21
    19cc:	40 93 52 03 	sts	0x0352, r20
    19d0:	81 93       	st	Z+, r24
    19d2:	91 93       	st	Z+, r25
    19d4:	02 c0       	rjmp	.+4      	; 0x19da <malloc+0x128>
    19d6:	e0 e0       	ldi	r30, 0x00	; 0
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	cf 01       	movw	r24, r30
    19dc:	df 91       	pop	r29
    19de:	cf 91       	pop	r28
    19e0:	08 95       	ret

000019e2 <free>:
    19e2:	cf 93       	push	r28
    19e4:	df 93       	push	r29
    19e6:	00 97       	sbiw	r24, 0x00	; 0
    19e8:	09 f4       	brne	.+2      	; 0x19ec <free+0xa>
    19ea:	87 c0       	rjmp	.+270    	; 0x1afa <free+0x118>
    19ec:	fc 01       	movw	r30, r24
    19ee:	32 97       	sbiw	r30, 0x02	; 2
    19f0:	13 82       	std	Z+3, r1	; 0x03
    19f2:	12 82       	std	Z+2, r1	; 0x02
    19f4:	c0 91 54 03 	lds	r28, 0x0354
    19f8:	d0 91 55 03 	lds	r29, 0x0355
    19fc:	20 97       	sbiw	r28, 0x00	; 0
    19fe:	81 f4       	brne	.+32     	; 0x1a20 <free+0x3e>
    1a00:	20 81       	ld	r18, Z
    1a02:	31 81       	ldd	r19, Z+1	; 0x01
    1a04:	28 0f       	add	r18, r24
    1a06:	39 1f       	adc	r19, r25
    1a08:	80 91 52 03 	lds	r24, 0x0352
    1a0c:	90 91 53 03 	lds	r25, 0x0353
    1a10:	82 17       	cp	r24, r18
    1a12:	93 07       	cpc	r25, r19
    1a14:	79 f5       	brne	.+94     	; 0x1a74 <free+0x92>
    1a16:	f0 93 53 03 	sts	0x0353, r31
    1a1a:	e0 93 52 03 	sts	0x0352, r30
    1a1e:	6d c0       	rjmp	.+218    	; 0x1afa <free+0x118>
    1a20:	de 01       	movw	r26, r28
    1a22:	20 e0       	ldi	r18, 0x00	; 0
    1a24:	30 e0       	ldi	r19, 0x00	; 0
    1a26:	ae 17       	cp	r26, r30
    1a28:	bf 07       	cpc	r27, r31
    1a2a:	50 f4       	brcc	.+20     	; 0x1a40 <free+0x5e>
    1a2c:	12 96       	adiw	r26, 0x02	; 2
    1a2e:	4d 91       	ld	r20, X+
    1a30:	5c 91       	ld	r21, X
    1a32:	13 97       	sbiw	r26, 0x03	; 3
    1a34:	9d 01       	movw	r18, r26
    1a36:	41 15       	cp	r20, r1
    1a38:	51 05       	cpc	r21, r1
    1a3a:	09 f1       	breq	.+66     	; 0x1a7e <free+0x9c>
    1a3c:	da 01       	movw	r26, r20
    1a3e:	f3 cf       	rjmp	.-26     	; 0x1a26 <free+0x44>
    1a40:	b3 83       	std	Z+3, r27	; 0x03
    1a42:	a2 83       	std	Z+2, r26	; 0x02
    1a44:	40 81       	ld	r20, Z
    1a46:	51 81       	ldd	r21, Z+1	; 0x01
    1a48:	84 0f       	add	r24, r20
    1a4a:	95 1f       	adc	r25, r21
    1a4c:	8a 17       	cp	r24, r26
    1a4e:	9b 07       	cpc	r25, r27
    1a50:	71 f4       	brne	.+28     	; 0x1a6e <free+0x8c>
    1a52:	8d 91       	ld	r24, X+
    1a54:	9c 91       	ld	r25, X
    1a56:	11 97       	sbiw	r26, 0x01	; 1
    1a58:	84 0f       	add	r24, r20
    1a5a:	95 1f       	adc	r25, r21
    1a5c:	02 96       	adiw	r24, 0x02	; 2
    1a5e:	91 83       	std	Z+1, r25	; 0x01
    1a60:	80 83       	st	Z, r24
    1a62:	12 96       	adiw	r26, 0x02	; 2
    1a64:	8d 91       	ld	r24, X+
    1a66:	9c 91       	ld	r25, X
    1a68:	13 97       	sbiw	r26, 0x03	; 3
    1a6a:	93 83       	std	Z+3, r25	; 0x03
    1a6c:	82 83       	std	Z+2, r24	; 0x02
    1a6e:	21 15       	cp	r18, r1
    1a70:	31 05       	cpc	r19, r1
    1a72:	29 f4       	brne	.+10     	; 0x1a7e <free+0x9c>
    1a74:	f0 93 55 03 	sts	0x0355, r31
    1a78:	e0 93 54 03 	sts	0x0354, r30
    1a7c:	3e c0       	rjmp	.+124    	; 0x1afa <free+0x118>
    1a7e:	d9 01       	movw	r26, r18
    1a80:	13 96       	adiw	r26, 0x03	; 3
    1a82:	fc 93       	st	X, r31
    1a84:	ee 93       	st	-X, r30
    1a86:	12 97       	sbiw	r26, 0x02	; 2
    1a88:	4d 91       	ld	r20, X+
    1a8a:	5d 91       	ld	r21, X+
    1a8c:	a4 0f       	add	r26, r20
    1a8e:	b5 1f       	adc	r27, r21
    1a90:	ea 17       	cp	r30, r26
    1a92:	fb 07       	cpc	r31, r27
    1a94:	79 f4       	brne	.+30     	; 0x1ab4 <free+0xd2>
    1a96:	80 81       	ld	r24, Z
    1a98:	91 81       	ldd	r25, Z+1	; 0x01
    1a9a:	84 0f       	add	r24, r20
    1a9c:	95 1f       	adc	r25, r21
    1a9e:	02 96       	adiw	r24, 0x02	; 2
    1aa0:	d9 01       	movw	r26, r18
    1aa2:	11 96       	adiw	r26, 0x01	; 1
    1aa4:	9c 93       	st	X, r25
    1aa6:	8e 93       	st	-X, r24
    1aa8:	82 81       	ldd	r24, Z+2	; 0x02
    1aaa:	93 81       	ldd	r25, Z+3	; 0x03
    1aac:	13 96       	adiw	r26, 0x03	; 3
    1aae:	9c 93       	st	X, r25
    1ab0:	8e 93       	st	-X, r24
    1ab2:	12 97       	sbiw	r26, 0x02	; 2
    1ab4:	e0 e0       	ldi	r30, 0x00	; 0
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aba:	9b 81       	ldd	r25, Y+3	; 0x03
    1abc:	00 97       	sbiw	r24, 0x00	; 0
    1abe:	19 f0       	breq	.+6      	; 0x1ac6 <free+0xe4>
    1ac0:	fe 01       	movw	r30, r28
    1ac2:	ec 01       	movw	r28, r24
    1ac4:	f9 cf       	rjmp	.-14     	; 0x1ab8 <free+0xd6>
    1ac6:	ce 01       	movw	r24, r28
    1ac8:	02 96       	adiw	r24, 0x02	; 2
    1aca:	28 81       	ld	r18, Y
    1acc:	39 81       	ldd	r19, Y+1	; 0x01
    1ace:	82 0f       	add	r24, r18
    1ad0:	93 1f       	adc	r25, r19
    1ad2:	20 91 52 03 	lds	r18, 0x0352
    1ad6:	30 91 53 03 	lds	r19, 0x0353
    1ada:	28 17       	cp	r18, r24
    1adc:	39 07       	cpc	r19, r25
    1ade:	69 f4       	brne	.+26     	; 0x1afa <free+0x118>
    1ae0:	30 97       	sbiw	r30, 0x00	; 0
    1ae2:	29 f4       	brne	.+10     	; 0x1aee <free+0x10c>
    1ae4:	10 92 55 03 	sts	0x0355, r1
    1ae8:	10 92 54 03 	sts	0x0354, r1
    1aec:	02 c0       	rjmp	.+4      	; 0x1af2 <free+0x110>
    1aee:	13 82       	std	Z+3, r1	; 0x03
    1af0:	12 82       	std	Z+2, r1	; 0x02
    1af2:	d0 93 53 03 	sts	0x0353, r29
    1af6:	c0 93 52 03 	sts	0x0352, r28
    1afa:	df 91       	pop	r29
    1afc:	cf 91       	pop	r28
    1afe:	08 95       	ret

00001b00 <strnlen_P>:
    1b00:	fc 01       	movw	r30, r24
    1b02:	05 90       	lpm	r0, Z+
    1b04:	61 50       	subi	r22, 0x01	; 1
    1b06:	70 40       	sbci	r23, 0x00	; 0
    1b08:	01 10       	cpse	r0, r1
    1b0a:	d8 f7       	brcc	.-10     	; 0x1b02 <strnlen_P+0x2>
    1b0c:	80 95       	com	r24
    1b0e:	90 95       	com	r25
    1b10:	8e 0f       	add	r24, r30
    1b12:	9f 1f       	adc	r25, r31
    1b14:	08 95       	ret

00001b16 <memset>:
    1b16:	dc 01       	movw	r26, r24
    1b18:	01 c0       	rjmp	.+2      	; 0x1b1c <memset+0x6>
    1b1a:	6d 93       	st	X+, r22
    1b1c:	41 50       	subi	r20, 0x01	; 1
    1b1e:	50 40       	sbci	r21, 0x00	; 0
    1b20:	e0 f7       	brcc	.-8      	; 0x1b1a <memset+0x4>
    1b22:	08 95       	ret

00001b24 <strnlen>:
    1b24:	fc 01       	movw	r30, r24
    1b26:	61 50       	subi	r22, 0x01	; 1
    1b28:	70 40       	sbci	r23, 0x00	; 0
    1b2a:	01 90       	ld	r0, Z+
    1b2c:	01 10       	cpse	r0, r1
    1b2e:	d8 f7       	brcc	.-10     	; 0x1b26 <strnlen+0x2>
    1b30:	80 95       	com	r24
    1b32:	90 95       	com	r25
    1b34:	8e 0f       	add	r24, r30
    1b36:	9f 1f       	adc	r25, r31
    1b38:	08 95       	ret

00001b3a <fputc>:
    1b3a:	0f 93       	push	r16
    1b3c:	1f 93       	push	r17
    1b3e:	cf 93       	push	r28
    1b40:	df 93       	push	r29
    1b42:	18 2f       	mov	r17, r24
    1b44:	09 2f       	mov	r16, r25
    1b46:	eb 01       	movw	r28, r22
    1b48:	8b 81       	ldd	r24, Y+3	; 0x03
    1b4a:	81 fd       	sbrc	r24, 1
    1b4c:	03 c0       	rjmp	.+6      	; 0x1b54 <fputc+0x1a>
    1b4e:	8f ef       	ldi	r24, 0xFF	; 255
    1b50:	9f ef       	ldi	r25, 0xFF	; 255
    1b52:	20 c0       	rjmp	.+64     	; 0x1b94 <fputc+0x5a>
    1b54:	82 ff       	sbrs	r24, 2
    1b56:	10 c0       	rjmp	.+32     	; 0x1b78 <fputc+0x3e>
    1b58:	4e 81       	ldd	r20, Y+6	; 0x06
    1b5a:	5f 81       	ldd	r21, Y+7	; 0x07
    1b5c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b5e:	3d 81       	ldd	r19, Y+5	; 0x05
    1b60:	42 17       	cp	r20, r18
    1b62:	53 07       	cpc	r21, r19
    1b64:	7c f4       	brge	.+30     	; 0x1b84 <fputc+0x4a>
    1b66:	e8 81       	ld	r30, Y
    1b68:	f9 81       	ldd	r31, Y+1	; 0x01
    1b6a:	9f 01       	movw	r18, r30
    1b6c:	2f 5f       	subi	r18, 0xFF	; 255
    1b6e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b70:	39 83       	std	Y+1, r19	; 0x01
    1b72:	28 83       	st	Y, r18
    1b74:	10 83       	st	Z, r17
    1b76:	06 c0       	rjmp	.+12     	; 0x1b84 <fputc+0x4a>
    1b78:	e8 85       	ldd	r30, Y+8	; 0x08
    1b7a:	f9 85       	ldd	r31, Y+9	; 0x09
    1b7c:	81 2f       	mov	r24, r17
    1b7e:	19 95       	eicall
    1b80:	89 2b       	or	r24, r25
    1b82:	29 f7       	brne	.-54     	; 0x1b4e <fputc+0x14>
    1b84:	2e 81       	ldd	r18, Y+6	; 0x06
    1b86:	3f 81       	ldd	r19, Y+7	; 0x07
    1b88:	2f 5f       	subi	r18, 0xFF	; 255
    1b8a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b8c:	3f 83       	std	Y+7, r19	; 0x07
    1b8e:	2e 83       	std	Y+6, r18	; 0x06
    1b90:	81 2f       	mov	r24, r17
    1b92:	90 2f       	mov	r25, r16
    1b94:	df 91       	pop	r29
    1b96:	cf 91       	pop	r28
    1b98:	1f 91       	pop	r17
    1b9a:	0f 91       	pop	r16
    1b9c:	08 95       	ret

00001b9e <__ultoa_invert>:
    1b9e:	fa 01       	movw	r30, r20
    1ba0:	aa 27       	eor	r26, r26
    1ba2:	28 30       	cpi	r18, 0x08	; 8
    1ba4:	51 f1       	breq	.+84     	; 0x1bfa <__ultoa_invert+0x5c>
    1ba6:	20 31       	cpi	r18, 0x10	; 16
    1ba8:	81 f1       	breq	.+96     	; 0x1c0a <__ultoa_invert+0x6c>
    1baa:	e8 94       	clt
    1bac:	6f 93       	push	r22
    1bae:	6e 7f       	andi	r22, 0xFE	; 254
    1bb0:	6e 5f       	subi	r22, 0xFE	; 254
    1bb2:	7f 4f       	sbci	r23, 0xFF	; 255
    1bb4:	8f 4f       	sbci	r24, 0xFF	; 255
    1bb6:	9f 4f       	sbci	r25, 0xFF	; 255
    1bb8:	af 4f       	sbci	r26, 0xFF	; 255
    1bba:	b1 e0       	ldi	r27, 0x01	; 1
    1bbc:	3e d0       	rcall	.+124    	; 0x1c3a <__ultoa_invert+0x9c>
    1bbe:	b4 e0       	ldi	r27, 0x04	; 4
    1bc0:	3c d0       	rcall	.+120    	; 0x1c3a <__ultoa_invert+0x9c>
    1bc2:	67 0f       	add	r22, r23
    1bc4:	78 1f       	adc	r23, r24
    1bc6:	89 1f       	adc	r24, r25
    1bc8:	9a 1f       	adc	r25, r26
    1bca:	a1 1d       	adc	r26, r1
    1bcc:	68 0f       	add	r22, r24
    1bce:	79 1f       	adc	r23, r25
    1bd0:	8a 1f       	adc	r24, r26
    1bd2:	91 1d       	adc	r25, r1
    1bd4:	a1 1d       	adc	r26, r1
    1bd6:	6a 0f       	add	r22, r26
    1bd8:	71 1d       	adc	r23, r1
    1bda:	81 1d       	adc	r24, r1
    1bdc:	91 1d       	adc	r25, r1
    1bde:	a1 1d       	adc	r26, r1
    1be0:	20 d0       	rcall	.+64     	; 0x1c22 <__ultoa_invert+0x84>
    1be2:	09 f4       	brne	.+2      	; 0x1be6 <__ultoa_invert+0x48>
    1be4:	68 94       	set
    1be6:	3f 91       	pop	r19
    1be8:	2a e0       	ldi	r18, 0x0A	; 10
    1bea:	26 9f       	mul	r18, r22
    1bec:	11 24       	eor	r1, r1
    1bee:	30 19       	sub	r19, r0
    1bf0:	30 5d       	subi	r19, 0xD0	; 208
    1bf2:	31 93       	st	Z+, r19
    1bf4:	de f6       	brtc	.-74     	; 0x1bac <__ultoa_invert+0xe>
    1bf6:	cf 01       	movw	r24, r30
    1bf8:	08 95       	ret
    1bfa:	46 2f       	mov	r20, r22
    1bfc:	47 70       	andi	r20, 0x07	; 7
    1bfe:	40 5d       	subi	r20, 0xD0	; 208
    1c00:	41 93       	st	Z+, r20
    1c02:	b3 e0       	ldi	r27, 0x03	; 3
    1c04:	0f d0       	rcall	.+30     	; 0x1c24 <__ultoa_invert+0x86>
    1c06:	c9 f7       	brne	.-14     	; 0x1bfa <__ultoa_invert+0x5c>
    1c08:	f6 cf       	rjmp	.-20     	; 0x1bf6 <__ultoa_invert+0x58>
    1c0a:	46 2f       	mov	r20, r22
    1c0c:	4f 70       	andi	r20, 0x0F	; 15
    1c0e:	40 5d       	subi	r20, 0xD0	; 208
    1c10:	4a 33       	cpi	r20, 0x3A	; 58
    1c12:	18 f0       	brcs	.+6      	; 0x1c1a <__ultoa_invert+0x7c>
    1c14:	49 5d       	subi	r20, 0xD9	; 217
    1c16:	31 fd       	sbrc	r19, 1
    1c18:	40 52       	subi	r20, 0x20	; 32
    1c1a:	41 93       	st	Z+, r20
    1c1c:	02 d0       	rcall	.+4      	; 0x1c22 <__ultoa_invert+0x84>
    1c1e:	a9 f7       	brne	.-22     	; 0x1c0a <__ultoa_invert+0x6c>
    1c20:	ea cf       	rjmp	.-44     	; 0x1bf6 <__ultoa_invert+0x58>
    1c22:	b4 e0       	ldi	r27, 0x04	; 4
    1c24:	a6 95       	lsr	r26
    1c26:	97 95       	ror	r25
    1c28:	87 95       	ror	r24
    1c2a:	77 95       	ror	r23
    1c2c:	67 95       	ror	r22
    1c2e:	ba 95       	dec	r27
    1c30:	c9 f7       	brne	.-14     	; 0x1c24 <__ultoa_invert+0x86>
    1c32:	00 97       	sbiw	r24, 0x00	; 0
    1c34:	61 05       	cpc	r22, r1
    1c36:	71 05       	cpc	r23, r1
    1c38:	08 95       	ret
    1c3a:	9b 01       	movw	r18, r22
    1c3c:	ac 01       	movw	r20, r24
    1c3e:	0a 2e       	mov	r0, r26
    1c40:	06 94       	lsr	r0
    1c42:	57 95       	ror	r21
    1c44:	47 95       	ror	r20
    1c46:	37 95       	ror	r19
    1c48:	27 95       	ror	r18
    1c4a:	ba 95       	dec	r27
    1c4c:	c9 f7       	brne	.-14     	; 0x1c40 <__ultoa_invert+0xa2>
    1c4e:	62 0f       	add	r22, r18
    1c50:	73 1f       	adc	r23, r19
    1c52:	84 1f       	adc	r24, r20
    1c54:	95 1f       	adc	r25, r21
    1c56:	a0 1d       	adc	r26, r0
    1c58:	08 95       	ret

00001c5a <_exit>:
    1c5a:	f8 94       	cli

00001c5c <__stop_program>:
    1c5c:	ff cf       	rjmp	.-2      	; 0x1c5c <__stop_program>
