!PADS-POWERPCB-V5.0-MILS! DESIGN DATABASE ASCII FILE 1.0
*REMARK* !Precience PCBNavigator  Rev 3.3 2001 

*PCB*    GENERAL PARAMETERS OF THE PCB DESIGN
UNITS        0
VIAMODE      T
LINEWIDTH    6
MAXIMUMLAYER 2



*PARTTYPE* ITEMS
*REMARK* NAME DECALNM UNITS TYPES GATES SIGPINS PINNMS FLAGS ECO

c0402 c0402 I TTL 0 0 0 0 Y

r0402 r0402 I TTL 0 0 0 0 Y

C0603 C0603 I TTL 0 0 0 0 Y

R0603 R0603 I TTL 0 0 0 0 Y

UPG2214TB UPG2214TB I TTL 0 0 0 0 Y

SMA_TH_5_08MM SMA_TH_5_08MM I TTL 0 0 0 0 Y

LED0603 LED0603 I TTL 0 0 0 0 Y

SI4432_B9S SI4432_B9S I TTL 0 0 0 0 Y

JTAG_16X2 JTAG_16X2 I TTL 0 0 0 0 Y

con2_2mm con2_2mm I TTL 0 0 0 0 Y

con4_2mm con4_2mm I TTL 0 0 0 0 Y

Y5032 Y5032 I TTL 0 0 0 0 Y

JTAG_10X2 JTAG_10X2 I TTL 0 0 0 0 Y

STM32_LQFP64 STM32_LQFP64 I TTL 0 0 0 0 Y

*PART*
*REMARK* REF PTYPE X Y ORI GLUE MIRROR ALT CLSTID CLSTATTR BROTHERID LABELS
C18 c0402 0 0 0 U N 0 -1 0 -1
L6 r0402 0 0 0 U N 0 -1 0 -1
C25 C0603 0 0 0 U N 0 -1 0 -1
C14 c0402 0 0 0 U N 0 -1 0 -1
C2 C0603 0 0 0 U N 0 -1 0 -1
R3 R0603 0 0 0 U N 0 -1 0 -1
FB1 R0603 0 0 0 U N 0 -1 0 -1
R2 R0603 0 0 0 U N 0 -1 0 -1
FB3 R0603 0 0 0 U N 0 -1 0 -1
C22 c0402 0 0 0 U N 0 -1 0 -1
U3 UPG2214TB 0 0 0 U N 0 -1 0 -1
J4 SMA_TH_5_08MM 0 0 0 U N 0 -1 0 -1
C19 c0402 0 0 0 U N 0 -1 0 -1
L5 r0402 0 0 0 U N 0 -1 0 -1
C10 c0402 0 0 0 U N 0 -1 0 -1
C23 c0402 0 0 0 U N 0 -1 0 -1
C16 c0402 0 0 0 U N 0 -1 0 -1
C4 C0603 0 0 0 U N 0 -1 0 -1
D1 LED0603 0 0 0 U N 0 -1 0 -1
R5 r0402 0 0 0 U N 0 -1 0 -1
R4 r0402 0 0 0 U N 0 -1 0 -1
U2 SI4432_B9S 0 0 0 U N 0 -1 0 -1
C24 c0402 0 0 0 U N 0 -1 0 -1
L3 r0402 0 0 0 U N 0 -1 0 -1
FB2 R0603 0 0 0 U N 0 -1 0 -1
L2 r0402 0 0 0 U N 0 -1 0 -1
C8 c0402 0 0 0 U N 0 -1 0 -1
C12 c0402 0 0 0 U N 0 -1 0 -1
J1 JTAG_16X2 0 0 0 U N 0 -1 0 -1
FB4 R0603 0 0 0 U N 0 -1 0 -1
J2 con2_2mm 0 0 0 U N 0 -1 0 -1
J3 con4_2mm 0 0 0 U N 0 -1 0 -1
C13 c0402 0 0 0 U N 0 -1 0 -1
C3 C0603 0 0 0 U N 0 -1 0 -1
L1 r0402 0 0 0 U N 0 -1 0 -1
C7 C0603 0 0 0 U N 0 -1 0 -1
C20 c0402 0 0 0 U N 0 -1 0 -1
Y2 Y5032 0 0 0 U N 0 -1 0 -1
J5 JTAG_10X2 0 0 0 U N 0 -1 0 -1
C15 c0402 0 0 0 U N 0 -1 0 -1
C5 C0603 0 0 0 U N 0 -1 0 -1
C6 C0603 0 0 0 U N 0 -1 0 -1
C21 c0402 0 0 0 U N 0 -1 0 -1
L4 r0402 0 0 0 U N 0 -1 0 -1
C11 c0402 0 0 0 U N 0 -1 0 -1
C1 C0603 0 0 0 U N 0 -1 0 -1
Y1 Y5032 0 0 0 U N 0 -1 0 -1
U1 STM32_LQFP64 0 0 0 U N 0 -1 0 -1
R1 R0603 0 0 0 U N 0 -1 0 -1
C9 c0402 0 0 0 U N 0 -1 0 -1
C17 c0402 0 0 0 U N 0 -1 0 -1

*NET*
*REMARK* *SIGNAL* SIGNAME SIGFLAG COLOR

*SIGNAL* N14793308 0 -2
U2.10 C24.1 C23.1 
*SIGNAL* RF_SW2 0 -2
C12.2 U3.4 U2.8 
*SIGNAL* N14793032 0 -2
U2.19 Y2.1 
*SIGNAL* N14793120 0 -2
L1.2 R5.1 
*SIGNAL* GND_EARTH 0 -2
C8.2 C7.2 C20.2 U2.21 C9.2 C19.2 C10.2 
C24.2 C12.1 FB3.2 C23.2 FB4.2 J4.3 J4.2 
C22.2 C16.2 R4.2 U3.2 C17.2 C18.2 J4.5 J4.4 
*SIGNAL* N14794112 0 -2
U3.3 C14.2 
*SIGNAL* N14793160 0 -2
C22.1 U2.4 L6.2 
*SIGNAL* N14794102 0 -2
Y2.2 U2.18 
*SIGNAL* N14793402 0 -2
L4.2 C16.1 L3.1 
*SIGNAL* RF_SW1 0 -2
U2.9 C20.1 U3.6 
*SIGNAL* N14793224 0 -2
C11.2 L3.2 L2.2 C13.2 
*SIGNAL* N14794022 0 -2
U2.2 L1.1 C13.1 
*SIGNAL* VDD_RF 0 -2
R5.2 C9.1 C10.1 U2.1 C7.1 FB1.2 C8.1 
*SIGNAL* N14793370 0 -2
C14.1 L4.1 
*SIGNAL* N14793116 0 -2
L6.1 C21.1 U2.3 
*SIGNAL* N14793448 0 -2
C15.2 C17.1 L5.1 
*SIGNAL* N14793712 0 -2
U2.12 FB2.2 C19.1 
*SIGNAL* N14793394 0 -2
C21.2 U3.1 
*SIGNAL* N14793336 0 -2
C11.1 L2.1 R4.1 
*SIGNAL* N14793406 0 -2
C15.1 U3.5 
*SIGNAL* N14793072 0 -2
L5.2 J4.1 C18.1 
*SIGNAL* ADC_IN12 0 -2
U1.10 J1.21 
*SIGNAL* ADC_IN11 0 -2
U1.9 J1.20 
*SIGNAL* ADC_IN10 0 -2
U1.8 J1.19 
*SIGNAL* SPI1_NSS 0 -2
U1.20 J1.24 
*SIGNAL* SPI1_SCK 0 -2
U1.21 J1.25 
*SIGNAL* SPI1_MISO 0 -2
U1.22 J1.26 
*SIGNAL* SPI1_MOSI 0 -2
U1.23 J1.27 
*SIGNAL* JTDI 0 -2
U1.50 J1.5 
*SIGNAL* 4432_NSEL 0 -2
U1.33 U2.16 
*SIGNAL* NJRST 0 -2
U1.56 J1.9 
*SIGNAL* GND 0 -2
U1.47 U1.12 U1.18 U1.31 C5.2 C4.2 C1.2 C2.2 
C3.2 U1.63 C6.2 R1.2 R2.1 D1.2 J3.4 FB3.1 
FB4.1 J1.16 J1.17 J5.1 J5.2 J5.3 J5.4 J5.5 
J5.6 J5.7 J5.8 J5.9 J5.10 J5.11 J5.12 J5.13 
J5.14 J5.15 J5.16 J5.17 J5.18 J5.19 J5.20 
C25.2 
*SIGNAL* NRST 0 -2
U1.7 J1.18 
*SIGNAL* OSC_O 0 -2
C6.1 U1.6 Y1.1 
*SIGNAL* MCU_RXD 0 -2
U1.43 J3.2 J1.2 
*SIGNAL* OSC_I 0 -2
C5.1 U1.5 Y1.2 
*SIGNAL* MCU_TXD 0 -2
U1.42 J3.3 J1.1 
*SIGNAL* 4432_SCLK 0 -2
U1.34 U2.15 
*SIGNAL* JTDO 0 -2
U1.55 J1.8 
*SIGNAL* USART2_RX 0 -2
U1.17 J1.23 
*SIGNAL* V3_3 0 -2
U1.1 U1.19 U1.32 C4.1 C1.1 C2.1 C3.1 U1.48 
J2.2 J3.1 U1.64 U1.13 FB2.1 FB1.1 J1.31 
J1.32 C25.1 
*SIGNAL* USART2_TX 0 -2
U1.16 J1.22 
*SIGNAL* BOOT0 0 -2
R1.1 U1.60 J2.1 J1.13 
*SIGNAL* JTCK 0 -2
U1.49 J1.4 
*SIGNAL* JTMS 0 -2
U1.46 J1.3 
*SIGNAL* 4432_SDO 0 -2
U1.35 U2.13 
*SIGNAL* 4432_SDN 0 -2
U1.38 U2.20 
*SIGNAL* LED 0 -2
R3.1 U1.41 
*SIGNAL* 4432_NIRQ 0 -2
U1.37 U2.17 
*SIGNAL* 4432_SDI 0 -2
U1.36 U2.14 
*SIGNAL* I2C2_SCL 0 -2
J1.29 U1.29 
*SIGNAL* PB1_CS 0 -2
J1.28 U1.27 
*SIGNAL* N14787012 0 -2
U1.28 R2.2 
*SIGNAL* I2C2_SDA 0 -2
J1.30 U1.30 
*SIGNAL* N14787128 0 -2
D1.1 R3.2 
*SIGNAL* I2C1_SCL 0 -2
U1.58 J1.11 
*SIGNAL* I2C1_SMBAI 0 -2
U1.57 J1.10 
*SIGNAL* I2C1_SDA 0 -2
U1.59 J1.12 
*SIGNAL* PC11_IO 0 -2
U1.52 J1.7 
*SIGNAL* PC12_IO 0 -2
U1.51 J1.6 
*SIGNAL* PB8_IO 0 -2
U1.61 J1.14 
*SIGNAL* PB9_IO 0 -2
U1.62 J1.15 
*MISC*
RULES_SECTION MILS
{
GROUP DATA
{
}
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST : 
{
DEFAULT : 
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 6
VIA_TO_TRACK 6
VIA_TO_VIA 6
PAD_TO_TRACK 6
PAD_TO_VIA 6
PAD_TO_PAD 6
SMD_TO_TRACK 6
SMD_TO_VIA 6
SMD_TO_PAD 6
SMD_TO_SMD 6
COPPER_TO_TRACK 6
COPPER_TO_VIA 6
COPPER_TO_PAD 6
COPPER_TO_SMD 6
TEXT_TO_TRACK 6
TEXT_TO_VIA 6
TEXT_TO_PAD 6
TEXT_TO_SMD 6
OUTLINE_TO_TRACK 6
OUTLINE_TO_VIA 6
OUTLINE_TO_PAD 6
OUTLINE_TO_SMD 6
DRILL_TO_TRACK 6
DRILL_TO_VIA 6
DRILL_TO_PAD 6
DRILL_TO_SMD 6
MIN_TRACK_WIDTH 6
REC_TRACK_WIDTH 12
MAX_TRACK_WIDTH 12
DRILL_TO_DRILL 6
BODY_TO_BODY 6
SAME_NET_PAD_TO_CRN 6
SAME_NET_TRACK_TO_CRN 6
SAME_NET_SMD_TO_VIA 6
SAME_NET_SMD_TO_CRN 6
SAME_NET_VIA_TO_VIA 6
DRILL_TO_COPPER 6
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST : 
{
DEFAULT : 
}
LAYER 0
HIGH_SPEED_RULE :
{
MIN_LENGTH 0
MAX_LENGTH 50000
STUB_LENGTH 1000
MIN_DELAY 0
MAX_DELAY 10
MIN_CAPACITANCE 0
MAX_CAPACITANCE 10
MIN_IMPEDANCE 50
MAX_IMPEDANCE 150
PARALLEL_GAP 200
AGGRESSOR N
TANDEM_LENGTH 1000
TANDEM_GAP 200
SHIELD_GAP 200
MATCH_LENGTH_TOLERANCE 200
PARALLEL_LENGTH 1000
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST : 
{
DEFAULT : 
}
LAYER 0
ROUTE_RULE :
{
TRACE_SHARE Y
VIA_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
ROUTE_PRIORITY 3
LENGTH_MINIMIZATION_TYPE 2
VALID_LAYER 1
VALID_LAYER 2
SHOVE_PROTECTED N
}
}
}
}


*MISC*		MISCELLANEOUS PARAMETERS
LAYER MILS
{
LAYER 0
{
LAYER_THICKNESS 0
DIELECTRIC 3.3
}
LAYER 1
{
LAYER_NAME TOP
LAYER_TYPE COMPONENT
PLANE NONE
ROUTING_DIRECTION HORIZONTAL
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESS 8
COPPER_THICKNESS 1
DIELECTRIC 3.800000
COST 0
}

LAYER 2
{
LAYER_NAME BOTTOM
LAYER_TYPE COMPONENT
PLANE NONE
ROUTING_DIRECTION VERTICAL
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESS 8
COPPER_THICKNESS 1
DIELECTRIC 3.800000
COST 0
}

LAYER 3
{
LAYER_NAME Layer_ 3
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 4
{
LAYER_NAME Layer_ 4
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 5
{
LAYER_NAME Layer_ 5
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 6
{
LAYER_NAME Layer_ 6
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 7
{
LAYER_NAME Layer_ 7
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 8
{
LAYER_NAME Layer_ 8
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 9
{
LAYER_NAME Layer_ 9
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 10
{
LAYER_NAME Layer_10
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 11
{
LAYER_NAME Layer_11
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 12
{
LAYER_NAME Layer_12
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 13
{
LAYER_NAME Layer_13
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 14
{
LAYER_NAME Layer_14
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 15
{
LAYER_NAME Layer_15
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 16
{
LAYER_NAME Layer_16
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 17
{
LAYER_NAME Layer_17
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 18
{
LAYER_NAME Layer_18
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 19
{
LAYER_NAME Layer_19
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 20
{
LAYER_NAME Layer_20
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 21
{
LAYER_NAME Solder Mask Top
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 22
{
LAYER_NAME Paste Mask Bottom
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 23
{
LAYER_NAME Paste Mask Top
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 24
{
LAYER_NAME Drill Drawing
LAYER_TYPE DRILL
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 25
{
LAYER_NAME Layer_25
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 26
{
LAYER_NAME Silkscreen Top
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 27
{
LAYER_NAME Assembly Drawing Top
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 28
{
LAYER_NAME Solder Mask Bottom
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 29
{
LAYER_NAME Silkscreen Bottom
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 30
{
LAYER_NAME Assembly Drawing Bottom
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}

}



ATTRIBUTES DICTIONARY
{

ATTRIBUTE Value
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE ECO Registered
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Tolerance
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Model
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Model File
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Part Number
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Description
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Cost
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Manufacturer #1
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Manufacturer #2
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Assembly_Option
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Geometry.Height
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Alternate PCB Footprint
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Frequency
{
TYPE QUANTITY
QUANTITY Frequency
ABBR Hz
UNIT Hertz
MIN 0Hz
MAX 1000GHz
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Duty Cycle
{
TYPE QUANTITY
QUANTITY
ABBR 
UNIT percent
MIN 0
MAX 100
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model File
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model Pin
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Signal Type
{
TYPE LIST N
{
Address
Analog High Speed
Analog Low Speed
Clock
Data
Do Not Analyze
Power Supply
Strobe
}
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE DFT.Nail Count Per Net
{
TYPE INTEGER
MIN 0
MAX 2000
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
}
ATTRIBUTE PowerGround
{
TYPE BOOLEAN
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
}
ATTRIBUTE Voltage
{
TYPE QUANTITY
QUANTITY Voltage
ABBR V
UNIT Volt
MIN -100kV
MAX 100kV
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Sim Direction
{
TYPE LIST N
{
SIM_BOTH
SIM_IN
SIM_OUT
}
INHERITANCE PIN
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Nail Diameter
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Nail Number
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
}
}

ATTRIBUTE VALUES
{
PART C18
{
}
PART L6
{
}
PART C25
{
}
PART C14
{
}
PART C2
{
}
PART R3
{
}
PART FB1
{
}
PART R2
{
}
PART FB3
{
}
PART C22
{
}
PART U3
{
}
PART J4
{
}
PART C19
{
}
PART L5
{
}
PART C10
{
}
PART C23
{
}
PART C16
{
}
PART C4
{
}
PART D1
{
}
PART R5
{
}
PART R4
{
}
PART U2
{
}
PART C24
{
}
PART L3
{
}
PART FB2
{
}
PART L2
{
}
PART C8
{
}
PART C12
{
}
PART J1
{
}
PART FB4
{
}
PART J2
{
}
PART J3
{
}
PART C13
{
}
PART C3
{
}
PART L1
{
}
PART C7
{
}
PART C20
{
}
PART Y2
{
}
PART J5
{
}
PART C15
{
}
PART C5
{
}
PART C6
{
}
PART C21
{
}
PART L4
{
}
PART C11
{
}
PART C1
{
}
PART Y1
{
}
PART U1
{
}
PART R1
{
}
PART C9
{
}
PART C17
{
}
}
*END*
