// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vsoc_top.h for the primary calling header

#include "Vsoc_top.h"
#include "Vsoc_top__Syms.h"

void Vsoc_top::_eval_initial(Vsoc_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vsoc_top::_eval_initial\n"); );
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint all: 
    IData/*31:0*/ __Vilp;
    // Body
    vlSymsp->TOP__rv_plic_reg_pkg._initial__TOP__rv_plic_reg_pkg__1(vlSymsp);
    __Vilp = 0U;
    while ((__Vilp <= 0x5aU)) {
        vlTOPp->__Vm_traceActivity[__Vilp] = 1U;
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlSymsp->TOP__gpio_reg_pkg._initial__TOP__gpio_reg_pkg__1(vlSymsp);
    vlTOPp->_initial__TOP__1(vlSymsp);
    vlTOPp->__Vclklast__TOP__rst_ni = vlTOPp->rst_ni;
    vlTOPp->__Vclklast__TOP__soc_top__DOT__u_top__DOT__u_core__DOT__clk 
        = vlTOPp->soc_top__DOT__u_top__DOT__u_core__DOT__clk;
    vlTOPp->__Vclklast__TOP__clk_i = vlTOPp->clk_i;
}

void Vsoc_top::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vsoc_top::final\n"); );
    // Variables
    Vsoc_top__Syms* __restrict vlSymsp = this->__VlSymsp;
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void Vsoc_top::_eval_settle(Vsoc_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vsoc_top::_eval_settle\n"); );
    Vsoc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint all: 
    IData/*31:0*/ __Vilp;
    // Body
    vlTOPp->_settle__TOP__2(vlSymsp);
    __Vilp = 0U;
    while ((__Vilp <= 0x5aU)) {
        vlTOPp->__Vm_traceActivity[__Vilp] = 1U;
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlTOPp->_settle__TOP__3(vlSymsp);
}

void Vsoc_top::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vsoc_top::_ctor_var_reset\n"); );
    // Body
    clk_i = VL_RAND_RESET_I(1);
    rst_ni = VL_RAND_RESET_I(1);
    gpio_i = VL_RAND_RESET_I(20);
    gpio_o = VL_RAND_RESET_I(20);
    VL_RAND_RESET_W(86, soc_top__DOT__ifu_to_xbar);
    soc_top__DOT__xbar_to_ifu = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__xbar_to_iccm);
    soc_top__DOT__iccm_to_xbar = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__lsu_to_xbar);
    soc_top__DOT__dccm_to_xbar = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__xbar_to_ldo1);
    soc_top__DOT__ldo1_to_xbar = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__xbar_to_ldo2);
    soc_top__DOT__ldo2_to_xbar = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__xbar_to_dcdc);
    soc_top__DOT__dcdc_to_xbar = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__xbar_to_pll1);
    soc_top__DOT__pll1_to_xbar = VL_RAND_RESET_Q(52);
    soc_top__DOT__tsen1_to_xbar = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__xbar_to_tsen2);
    soc_top__DOT__tsen2_to_xbar = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__xbar_to_dap);
    soc_top__DOT__dap_to_xbar = VL_RAND_RESET_Q(52);
    soc_top__DOT__intr_gpio = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_intr = VL_RAND_RESET_I(32);
    soc_top__DOT__intr_timer = VL_RAND_RESET_I(1);
    soc_top__DOT__rdata_i = VL_RAND_RESET_I(1);
    soc_top__DOT__error_i = VL_RAND_RESET_I(1);
    soc_top__DOT__CLK_REF = VL_RAND_RESET_I(1);
    soc_top__DOT__CLK_LC = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__scan_rst_ni = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__instr_req = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__data_req = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, soc_top__DOT__u_top__DOT____Vcellout__u_core__crash_dump_o);
    soc_top__DOT__u_top__DOT__u_core__DOT__clk = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__fetch_enable_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_a_ecc = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__gen_generic__DOT__u_impl_generic__DOT__en_latch = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_c_id = VL_RAND_RESET_I(16);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_is_compressed_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err_plus2 = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_c_insn_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_id = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(68, soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__imd_val_d_ex);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__imd_val_we_ex = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__icache_inval = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_valid_clear = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_set_spec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_mux_id = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_load_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_store_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_addr_incr_req = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ctrl_busy = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__rf_wdata_wb = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__result_ex = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__mult_sel_ex = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__div_sel_ex = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_access = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_op = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_op_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr = VL_RAND_RESET_I(12);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_in_ready = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_valid = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__lsu_resp_valid = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_req_int = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs = VL_RAND_RESET_I(18);
    VL_RAND_RESET_W(136, soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_pmp_addr);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_pmp_cfg = VL_RAND_RESET_I(24);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__data_req_out = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_if = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_restore_mret_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_restore_dret_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_cause = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_mtvec_init = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_mtval = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_cause = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_csr_save = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_instr_ret_wb = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_jump = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_branch = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_tbranch = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_load = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__perf_store = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_rdata = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_decompressed = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__illegal_c_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__gnt_or_pmp_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rvalid_or_pmp_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_n = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_q = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_rev = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__stored_addr_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_or_pmp_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(96, soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d);
    VL_RAND_RESET_W(96, soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_d = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_d = VL_RAND_RESET_I(31);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q = VL_RAND_RESET_I(31);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ebrk_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mret_insn_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__dret_insn_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ecall_insn_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__wfi_insn_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_in_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_spec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set_raw_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_in_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_raw = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_first_cycle = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_done = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_run = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_branch = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_jump = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multicycle_done = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_we_raw = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_alu = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(68, soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_a_mux_sel = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_en_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_operator = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_type = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_sign_ext = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__csr_pipe_flush = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode = VL_RAND_RESET_I(7);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu = VL_RAND_RESET_I(7);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs = VL_RAND_RESET_I(4);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = VL_RAND_RESET_I(4);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_result = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b = VL_RAND_RESET_Q(33);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a = VL_RAND_RESET_Q(33);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext = VL_RAND_RESET_Q(34);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(68, soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_d);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_we = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed = VL_RAND_RESET_Q(33);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext = VL_RAND_RESET_Q(33);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum = VL_RAND_RESET_Q(34);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d = VL_RAND_RESET_Q(34);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d = VL_RAND_RESET_Q(34);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient = VL_RAND_RESET_Q(33);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q = VL_RAND_RESET_I(5);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d = VL_RAND_RESET_I(5);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_hold = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_hold = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a = VL_RAND_RESET_I(16);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b = VL_RAND_RESET_I(16);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_last_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_update = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ctrl_update = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_update = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q = VL_RAND_RESET_I(24);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_type_q = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_we_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be = VL_RAND_RESET_I(4);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_rdata_ext = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__split_misaligned_access = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__lsu_err_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__lsu_err_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_or_pmp_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_ns = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[__Vi0] = VL_RAND_RESET_I(32);
    }
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__exception_pc = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_d = VL_RAND_RESET_I(2);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_d = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_d = VL_RAND_RESET_I(18);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mscratch_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_d = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtvec_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mip = VL_RAND_RESET_I(18);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_d = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch0_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch1_en = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_d = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_en = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[__Vi0] = VL_RAND_RESET_I(8);
    }
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_d = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_we = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[__Vi0] = VL_RAND_RESET_Q(64);
    }
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[__Vi0] = VL_RAND_RESET_I(32);
    }
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrl_d = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrl_we = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_rdata_int = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_we_int = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wr = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__illegal_csr = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q = VL_RAND_RESET_I(18);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q = VL_RAND_RESET_I(3);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q = VL_RAND_RESET_I(6);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_upd = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_upd = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q = VL_RAND_RESET_Q(64);
    soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(1024, soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg);
    VL_RAND_RESET_W(992, soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q);
    soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__we_a_dec = VL_RAND_RESET_I(31);
    soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_d = VL_RAND_RESET_I(1);
    soc_top__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_q = VL_RAND_RESET_I(1);
    soc_top__DOT__periph_switch__DOT__tl_ldo1_i = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__tl_ldo2_i = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__tl_dcdc_i = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__tl_pll1_i = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__tl_tsen2_i = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__tl_dap_i = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__tl_s1n_10_us_d2h = VL_RAND_RESET_Q(52);
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_d2h[__Vi0] = VL_RAND_RESET_Q(52);
    }
    soc_top__DOT__periph_switch__DOT__dev_sel_s1n_10 = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        soc_top__DOT__periph_switch__DOT____Vcellinp__u_s1n_10__tl_d_i[__Vi0] = VL_RAND_RESET_Q(52);
    }
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT____Vcellout__u_s1n_10__tl_d_o[__Vi0]);
    }
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_i = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__num_req_outstanding = VL_RAND_RESET_I(17);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__dev_select_outstanding = VL_RAND_RESET_I(4);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__hold_all_requests = VL_RAND_RESET_I(1);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__accept_t_req = VL_RAND_RESET_I(1);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__accept_t_rsp = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<11; ++__Vi0) {
        VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_o[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<11; ++__Vi0) {
        soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_u_i[__Vi0] = VL_RAND_RESET_Q(52);
    }
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__tl_t_p = VL_RAND_RESET_Q(52);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__hfifo_reqready = VL_RAND_RESET_I(1);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__err_resp__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(86, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT____Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_h_o = VL_RAND_RESET_Q(52);
    VL_RAND_RESET_W(88, soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_opcode = VL_RAND_RESET_I(3);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_source = VL_RAND_RESET_I(8);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_size = VL_RAND_RESET_I(2);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_req_pending = VL_RAND_RESET_I(1);
    soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_rsp_pending = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(459, soc_top__DOT__gpio_32__DOT__reg2hw);
    VL_RAND_RESET_W(246, soc_top__DOT__gpio_32__DOT__hw2reg);
    soc_top__DOT__gpio_32__DOT__cio_gpio_q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__cio_gpio_en_q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__data_in_d = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__data_in_q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__intr_hw__DOT__new_event = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_re = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__wr_err = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__reg_rdata_next = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__tl_reg_d2h = VL_RAND_RESET_Q(52);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_state_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_enable_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_rising_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_falling_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__ctrl_en_input_filter_we = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_state__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_enable__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__addr_hit = VL_RAND_RESET_I(15);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__outstanding = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__a_ack = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rdata = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__error = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__err_internal = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__reqid = VL_RAND_RESET_I(8);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__reqsz = VL_RAND_RESET_I(2);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rspop = VL_RAND_RESET_I(3);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__rd_req = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__wr_req = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_state__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_state__DOT__wr_data = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_enable__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_data_in__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_data_in__DOT__q = VL_RAND_RESET_I(32);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_rising__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_falling__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_lvlhigh__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_intr_ctrl_en_lvllow__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_ctrl_en_input_filter__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_q = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d = VL_RAND_RESET_I(4);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__filter_q = VL_RAND_RESET_I(1);
    soc_top__DOT__gpio_32__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__we = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__req = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__addr = VL_RAND_RESET_I(12);
    soc_top__DOT__iccm__DOT__wdata = VL_RAND_RESET_I(32);
    soc_top__DOT__iccm__DOT__wmask = VL_RAND_RESET_I(32);
    soc_top__DOT__iccm__DOT__rdata = VL_RAND_RESET_I(32);
    soc_top__DOT__iccm__DOT__rvalid = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__data_we = VL_RAND_RESET_I(4);
    soc_top__DOT__iccm__DOT__instr_valid = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4096; ++__Vi0) {
        soc_top__DOT__iccm__DOT__inst_memory__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    soc_top__DOT__iccm__DOT__inst_mem__DOT__we_o = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__rspfifo_wvalid = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__tlul_error = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__d_ack = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__d_valid = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__wmask_int = VL_RAND_RESET_I(32);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__wdata_int = VL_RAND_RESET_I(32);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__rmask = VL_RAND_RESET_I(32);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword = VL_RAND_RESET_I(32);
    soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o = VL_RAND_RESET_I(13);
    soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o = VL_RAND_RESET_I(5);
    soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o = VL_RAND_RESET_Q(33);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__unnamedblk1__DOT__i = 0;
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__mask_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(2);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(2);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage = VL_RAND_RESET_I(26);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT____Vlvbound1 = VL_RAND_RESET_I(13);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(2);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(2);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage = VL_RAND_RESET_I(10);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT____Vlvbound1 = VL_RAND_RESET_I(5);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(2);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(2);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(66, soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage);
    soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT____Vlvbound1 = VL_RAND_RESET_Q(33);
    soc_top__DOT__dccm__DOT__we = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__req = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__addr = VL_RAND_RESET_I(12);
    soc_top__DOT__dccm__DOT__rdata = VL_RAND_RESET_I(32);
    soc_top__DOT__dccm__DOT__rvalid = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_we = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<4096; ++__Vi0) {
        soc_top__DOT__dccm__DOT__dccm__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    soc_top__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__tlul_error = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__d_ack = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__d_valid = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__wmask_int = VL_RAND_RESET_I(32);
    soc_top__DOT__dccm__DOT__data_mem__DOT__wdata_int = VL_RAND_RESET_I(32);
    soc_top__DOT__dccm__DOT__data_mem__DOT__rmask = VL_RAND_RESET_I(32);
    soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword = VL_RAND_RESET_I(32);
    soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o = VL_RAND_RESET_I(13);
    soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o = VL_RAND_RESET_I(5);
    soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o = VL_RAND_RESET_Q(33);
    soc_top__DOT__dccm__DOT__data_mem__DOT__unnamedblk1__DOT__i = 0;
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(3);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(3);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage = VL_RAND_RESET_Q(52);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT____Vlvbound1 = VL_RAND_RESET_I(13);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(3);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(3);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage = VL_RAND_RESET_I(20);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT____Vlvbound1 = VL_RAND_RESET_I(5);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(3);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(3);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(132, soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage);
    soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT____Vlvbound1 = VL_RAND_RESET_Q(33);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT__irq_id_o[__Vi0] = VL_RAND_RESET_I(5);
    }
    VL_RAND_RESET_W(172, soc_top__DOT__intr_controller__DOT__reg2hw);
    VL_RAND_RESET_W(70, soc_top__DOT__intr_controller__DOT__hw2reg);
    soc_top__DOT__intr_controller__DOT__le = VL_RAND_RESET_I(32);
    soc_top__DOT__intr_controller__DOT__ip = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT__ie[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT__claim_id[__Vi0] = VL_RAND_RESET_I(5);
    }
    soc_top__DOT__intr_controller__DOT__claim = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT__complete_id[__Vi0] = VL_RAND_RESET_I(5);
    }
    soc_top__DOT__intr_controller__DOT__complete = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT__cc_id[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT__prio[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<1; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT__threshold[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        soc_top__DOT__intr_controller__DOT____Vcellinp__gen_target__BRA__0__KET____DOT__u_target__prio_i[__Vi0] = VL_RAND_RESET_I(3);
    }
    soc_top__DOT__intr_controller__DOT__u_gateway__DOT__ia = VL_RAND_RESET_I(32);
    soc_top__DOT__intr_controller__DOT__u_gateway__DOT__set = VL_RAND_RESET_I(32);
    soc_top__DOT__intr_controller__DOT__u_gateway__DOT__src_q = VL_RAND_RESET_I(32);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_re = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__wr_err = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__reg_rdata_next = VL_RAND_RESET_I(32);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h = VL_RAND_RESET_Q(52);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_0_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_1_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_2_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_3_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_4_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_5_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_6_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_7_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_8_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_9_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_10_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_11_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_12_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_13_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_14_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_15_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_16_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_17_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_18_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_19_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_20_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_21_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_22_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_23_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_24_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_25_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_26_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_27_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_28_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_29_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_30_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__le_le_31_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio0_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio1_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio2_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio3_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio4_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio5_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio6_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio8_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio9_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio10_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio11_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio12_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio13_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio14_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio15_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio16_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio17_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio18_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio19_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio20_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio21_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio22_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio23_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio24_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio25_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio26_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio27_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio28_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio29_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio30_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__prio31_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_0_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_1_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_2_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_3_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_4_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_5_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_6_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_7_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_8_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_9_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_10_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_11_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_12_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_13_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_14_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_15_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_16_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_17_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_18_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_19_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_20_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_21_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_22_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_23_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_24_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_25_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_26_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_27_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_28_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_29_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_30_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__ie0_e_31_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__threshold0_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__msip0_we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_0__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_1__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_2__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_3__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_4__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_5__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_6__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_7__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_8__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_9__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_10__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_11__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_12__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_13__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_14__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_15__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_16__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_17__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_18__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_19__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_20__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_21__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_22__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_23__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_24__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_25__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_26__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_27__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_28__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_29__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_30__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_31__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio0__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio1__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio2__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio3__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio4__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio5__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio6__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio7__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio8__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio9__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio10__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio11__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio12__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio13__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio14__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio15__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio16__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio17__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio18__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio19__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio20__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio21__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio22__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio23__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio24__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio25__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio26__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio27__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio28__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio29__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio30__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio31__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_0__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_1__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_2__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_3__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_4__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_5__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_6__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_7__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_8__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_9__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_10__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_11__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_12__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_13__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_14__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_15__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_16__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_17__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_18__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_19__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_20__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_21__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_22__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_23__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_24__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_25__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_26__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_27__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_28__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_29__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_30__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_31__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_threshold0__q = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_msip0__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__addr_hit = VL_RAND_RESET_Q(38);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__outstanding = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__a_ack = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rdata = VL_RAND_RESET_I(32);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__error = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__err_internal = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqid = VL_RAND_RESET_I(8);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqsz = VL_RAND_RESET_I(2);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rspop = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rd_req = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__wr_req = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_0__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_1__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_2__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_3__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_4__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_5__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_6__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_7__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_8__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_9__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_10__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_11__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_12__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_13__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_14__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_15__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_16__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_17__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_18__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_19__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_20__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_21__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_22__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_23__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_24__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_25__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_26__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_27__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_28__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_29__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_30__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_le_le_31__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio0__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio1__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio2__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio3__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio4__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio5__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio6__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__we = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__wd = VL_RAND_RESET_I(3);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio7__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio8__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio9__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio10__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio11__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio12__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio13__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio14__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio15__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio16__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio17__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio18__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio19__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio20__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio21__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio22__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio23__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio24__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio25__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio26__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio27__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio28__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio29__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio30__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_prio31__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_0__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_1__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_2__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_3__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_4__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_5__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_6__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_7__DOT__d = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_7__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_8__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_9__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_10__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_11__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_12__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_13__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_14__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_15__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_16__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_17__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_18__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_19__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_20__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_21__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_22__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_23__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_24__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_25__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_26__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_27__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_28__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_29__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_30__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_31__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_threshold0__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_msip0__DOT__qe = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__is_tree = VL_RAND_RESET_Q(63);
    VL_RAND_RESET_W(378, soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree);
    VL_RAND_RESET_W(189, soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_q = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_id_q = VL_RAND_RESET_I(6);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__0__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__1__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__2__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__3__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__4__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__5__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__6__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__7__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__8__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__9__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__10__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__11__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__12__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__13__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__14__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__gen_tree__BRA__4__KET____DOT__gen_level__BRA__15__KET____DOT__gen_nodes__DOT__sel = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__outstanding = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__a_ack = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__rdata = VL_RAND_RESET_I(32);
    soc_top__DOT__u_tempsense__DOT__error = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__malformed_meta_err = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__reqid = VL_RAND_RESET_I(8);
    soc_top__DOT__u_tempsense__DOT__reqsz = VL_RAND_RESET_I(2);
    soc_top__DOT__u_tempsense__DOT__rspop = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__wr_req = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__CLK_SEL = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__RESET_REGn = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__SEL_CONV_TIME_REG = VL_RAND_RESET_I(4);
    soc_top__DOT__u_tempsense__DOT__en_REG = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__DOUT_REG = VL_RAND_RESET_I(24);
    soc_top__DOT__u_tempsense__DOT__DONE_REG = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT____Vcellout__u_tempsenseInst__DOUT = VL_RAND_RESET_I(24);
    soc_top__DOT__u_tempsense__DOT__DONE = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__u_tempsenseInst__DOT__out = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__u_tempsenseInst__DOT__outb = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__u_err__DOT__addr_sz_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__u_err__DOT__mask_chk = VL_RAND_RESET_I(1);
    soc_top__DOT__u_tempsense__DOT__u_err__DOT__fulldata_chk = VL_RAND_RESET_I(1);
    __Vfunc_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__sv2v_cast_12__2__Vfuncout = VL_RAND_RESET_I(12);
    __Vfunc_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__sv2v_cast_12__2__inp = VL_RAND_RESET_I(12);
    __Vfunc_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__sv2v_cast_6__3__Vfuncout = VL_RAND_RESET_I(6);
    __Vfunc_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__sv2v_cast_6__3__inp = VL_RAND_RESET_I(6);
    __Vfunc_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__sv2v_cast_2__4__Vfuncout = VL_RAND_RESET_I(2);
    __Vfunc_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__sv2v_cast_2__4__inp = VL_RAND_RESET_I(2);
    __Vtableidx1 = 0;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[0] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[1] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[2] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[3] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[4] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[5] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[6] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[7] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[8] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[9] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[10] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[11] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[12] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[13] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[14] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[15] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[16] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[17] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[18] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[19] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[20] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[21] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[22] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[23] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[24] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[25] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[26] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[27] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[28] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[29] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[30] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[31] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[32] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[33] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[34] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[35] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[36] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[37] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[38] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[39] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[40] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[41] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[42] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[43] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[44] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[45] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[46] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[47] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[48] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[49] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[50] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[51] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[52] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[53] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[54] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[55] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[56] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[57] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[58] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[59] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[60] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[61] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[62] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[63] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[0] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[1] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[2] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[3] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[4] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[5] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[6] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[7] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[8] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[9] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[10] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[11] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[12] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[13] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[14] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[15] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[16] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[17] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[18] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[19] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[20] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[21] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[22] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[23] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[24] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[25] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[26] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[27] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[28] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[29] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[30] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[31] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[32] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[33] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[34] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[35] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[36] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[37] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[38] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[39] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[40] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[41] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[42] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[43] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[44] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[45] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[46] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[47] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[48] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[49] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[50] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[51] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[52] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[53] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[54] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[55] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[56] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[57] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[58] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[59] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[60] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[61] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[62] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[63] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[0] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[1] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[2] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[3] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[4] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[5] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[6] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[7] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[8] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[9] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[10] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[11] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[12] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[13] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[14] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[15] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[16] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[17] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[18] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[19] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[20] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[21] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[22] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[23] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[24] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[25] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[26] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[27] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[28] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[29] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[30] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[31] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[32] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[33] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[34] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[35] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[36] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[37] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[38] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[39] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[40] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[41] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[42] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[43] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[44] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[45] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[46] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[47] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[48] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[49] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[50] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[51] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[52] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[53] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[54] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[55] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[56] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[57] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[58] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[59] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[60] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[61] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[62] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[63] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[0] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[1] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[2] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[3] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[4] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[5] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[6] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[7] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[8] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[9] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[10] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[11] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[12] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[13] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[14] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[15] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[16] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[17] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[18] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[19] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[20] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[21] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[22] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[23] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[24] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[25] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[26] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[27] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[28] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[29] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[30] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[31] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[32] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[33] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[34] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[35] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[36] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[37] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[38] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[39] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[40] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[41] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[42] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[43] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[44] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[45] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[46] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[47] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[48] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[49] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[50] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[51] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[52] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[53] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[54] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[55] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[56] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[57] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[58] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[59] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[60] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[61] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[62] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[63] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[0] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[1] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[2] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[3] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[4] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[5] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[6] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[7] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[8] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[9] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[10] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[11] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[12] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[13] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[14] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[15] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[16] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[17] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[18] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[19] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[20] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[21] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[22] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[23] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[24] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[25] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[26] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[27] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[28] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[29] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[30] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[31] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[32] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[33] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[34] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[35] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[36] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[37] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[38] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[39] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[40] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[41] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[42] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[43] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[44] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[45] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[46] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[47] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[48] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[49] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[50] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[51] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[52] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[53] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[54] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[55] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[56] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[57] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[58] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[59] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[60] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[61] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[62] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[63] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[0] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[1] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[2] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[3] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[4] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[5] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[6] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[7] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[8] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[9] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[10] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[11] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[12] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[13] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[14] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[15] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[16] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[17] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[18] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[19] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[20] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[21] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[22] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[23] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[24] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[25] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[26] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[27] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[28] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[29] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[30] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[31] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[32] = 1U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[33] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[34] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[35] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[36] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[37] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[38] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[39] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[40] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[41] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[42] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[43] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[44] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[45] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[46] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[47] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[48] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[49] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[50] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[51] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[52] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[53] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[54] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[55] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[56] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[57] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[58] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[59] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[60] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[61] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[62] = 0U;
    __Vtable1_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[63] = 0U;
    __Vtableidx2 = 0;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[0] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[1] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[2] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[3] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[4] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[5] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[6] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[7] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[8] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[9] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[10] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[11] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[12] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[13] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[14] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[15] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[16] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[17] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[18] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[19] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[20] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[21] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[22] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[23] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[24] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[25] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[26] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[27] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[28] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[29] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[30] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[31] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[32] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[33] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[34] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[35] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[36] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[37] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[38] = 1U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[39] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[40] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[41] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[42] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[43] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[44] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[45] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[46] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[47] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[48] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[49] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[50] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[51] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[52] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[53] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[54] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[55] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[56] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[57] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[58] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[59] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[60] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[61] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[62] = 0U;
    __Vtable2_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[63] = 0U;
    __Vtableidx3 = 0;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[0] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[1] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[2] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[3] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[4] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[5] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[6] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[7] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[8] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[9] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[10] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[11] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[12] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[13] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[14] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[15] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[16] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[17] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[18] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[19] = 1U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[20] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[21] = 1U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[22] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[23] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[24] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[25] = 1U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[26] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[27] = 1U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[28] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[29] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[30] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[31] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[32] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[33] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[34] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[35] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[36] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[37] = 1U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[38] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[39] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[40] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[41] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[42] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[43] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[44] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[45] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[46] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[47] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[48] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[49] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[50] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[51] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[52] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[53] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[54] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[55] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[56] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[57] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[58] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[59] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[60] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[61] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[62] = 0U;
    __Vtable3_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[63] = 0U;
    __Vtableidx4 = 0;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[0] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[1] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[2] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[3] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[4] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[5] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[6] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[7] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[8] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[9] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[10] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[11] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[12] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[13] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[14] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[15] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[16] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[17] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[18] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[19] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[20] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[21] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[22] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[23] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[24] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[25] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[26] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[27] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[28] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[29] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[30] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[31] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[32] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[33] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[34] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[35] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[36] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[37] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[38] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[39] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[40] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[41] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[42] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[43] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[44] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[45] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[46] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[47] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[48] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[49] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[50] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[51] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[52] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[53] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[54] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[55] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[56] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[57] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[58] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[59] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[60] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[61] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[62] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[63] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[64] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[65] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[66] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[67] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[68] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[69] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[70] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[71] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[72] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[73] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[74] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[75] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[76] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[77] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[78] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[79] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[80] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[81] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[82] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[83] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[84] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[85] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[86] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[87] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[88] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[89] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[90] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[91] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[92] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[93] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[94] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[95] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[96] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[97] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[98] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[99] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[100] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[101] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[102] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[103] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[104] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[105] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[106] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[107] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[108] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[109] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[110] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[111] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[112] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[113] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[114] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[115] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[116] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[117] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[118] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[119] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[120] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[121] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[122] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[123] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[124] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[125] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[126] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[127] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[128] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[129] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[130] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[131] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[132] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[133] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[134] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[135] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[136] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[137] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[138] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[139] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[140] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[141] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[142] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[143] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[144] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[145] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[146] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[147] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[148] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[149] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[150] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[151] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[152] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[153] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[154] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[155] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[156] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[157] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[158] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[159] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[160] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[161] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[162] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[163] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[164] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[165] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[166] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[167] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[168] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[169] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[170] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[171] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[172] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[173] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[174] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[175] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[176] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[177] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[178] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[179] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[180] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[181] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[182] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[183] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[184] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[185] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[186] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[187] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[188] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[189] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[190] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[191] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[192] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[193] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[194] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[195] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[196] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[197] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[198] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[199] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[200] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[201] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[202] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[203] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[204] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[205] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[206] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[207] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[208] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[209] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[210] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[211] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[212] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[213] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[214] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[215] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[216] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[217] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[218] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[219] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[220] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[221] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[222] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[223] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[224] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[225] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[226] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[227] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[228] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[229] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[230] = 0U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[231] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[232] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[233] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[234] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[235] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[236] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[237] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[238] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[239] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[240] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[241] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[242] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[243] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[244] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[245] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[246] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[247] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[248] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[249] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[250] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[251] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[252] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[253] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[254] = 1U;
    __Vtable4_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[255] = 1U;
    __Vtableidx5 = 0;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[0] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[1] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[2] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[3] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[4] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[5] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[6] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[7] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[8] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[9] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[10] = 1U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[11] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[12] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[13] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[14] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[15] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[16] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[17] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[18] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[19] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[20] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[21] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[22] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[23] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[24] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[25] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[26] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[27] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[28] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[29] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[30] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[31] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[32] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[33] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[34] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[35] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[36] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[37] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[38] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[39] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[40] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[41] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[42] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[43] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[44] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[45] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[46] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[47] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[48] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[49] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[50] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[51] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[52] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[53] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[54] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[55] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[56] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[57] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[58] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[59] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[60] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[61] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[62] = 0U;
    __Vtable5_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[63] = 0U;
    __Vtableidx6 = 0;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[0] = 0xfU;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[1] = 3U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[2] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[3] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[4] = 0xeU;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[5] = 6U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[6] = 2U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[7] = 2U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[8] = 0xcU;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[9] = 0xcU;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[10] = 4U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[11] = 4U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[12] = 8U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[13] = 8U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[14] = 8U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[15] = 8U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[16] = 0U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[17] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[18] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[19] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[20] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[21] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[22] = 2U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[23] = 2U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[24] = 3U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[25] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[26] = 4U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[27] = 4U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[28] = 7U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[29] = 1U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[30] = 8U;
    __Vtable6_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[31] = 8U;
    __Vdly__soc_top__DOT__periph_switch__DOT__u_s1n_10__DOT__err_resp__DOT__err_rsp_pending = VL_RAND_RESET_I(1);
    __Vdly__soc_top__DOT__gpio_32__DOT__cio_gpio_q = VL_RAND_RESET_I(32);
    __Vdly__soc_top__DOT__gpio_32__DOT__cio_gpio_en_q = VL_RAND_RESET_I(32);
    __Vdly__soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(2);
    __Vdly__soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(2);
    __Vdly__soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(2);
    __Vdly__soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(3);
    __Vdly__soc_top__DOT__intr_controller__DOT__u_gateway__DOT__ia = VL_RAND_RESET_I(32);
    __Vdlyvdim0__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v0 = 0;
    __Vdlyvlsb__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v0 = 0;
    __Vdlyvval__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v0 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v0 = 0;
    __Vdlyvdim0__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v1 = 0;
    __Vdlyvlsb__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v1 = 0;
    __Vdlyvval__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v1 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v1 = 0;
    __Vdlyvdim0__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v2 = 0;
    __Vdlyvlsb__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v2 = 0;
    __Vdlyvval__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v2 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v2 = 0;
    __Vdlyvdim0__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v3 = 0;
    __Vdlyvlsb__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v3 = 0;
    __Vdlyvval__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v3 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__iccm__DOT__inst_memory__DOT__mem__v3 = 0;
    __Vdlyvdim0__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v0 = 0;
    __Vdlyvlsb__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v0 = 0;
    __Vdlyvval__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v0 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v0 = 0;
    __Vdlyvdim0__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v1 = 0;
    __Vdlyvlsb__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v1 = 0;
    __Vdlyvval__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v1 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v1 = 0;
    __Vdlyvdim0__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v2 = 0;
    __Vdlyvlsb__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v2 = 0;
    __Vdlyvval__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v2 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v2 = 0;
    __Vdlyvdim0__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v3 = 0;
    __Vdlyvlsb__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v3 = 0;
    __Vdlyvval__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v3 = VL_RAND_RESET_I(8);
    __Vdlyvset__soc_top__DOT__dccm__DOT__dccm__DOT__mem__v3 = 0;
    __Vchglast__TOP__soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__is_tree = VL_RAND_RESET_Q(63);
    VL_RAND_RESET_W(378, __Vchglast__TOP__soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__id_tree);
    VL_RAND_RESET_W(189, __Vchglast__TOP__soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__max_tree);
    for (int __Vi0=0; __Vi0<91; ++__Vi0) {
        __Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}
