
Verilog and Xilinx ISE Webpack project files for a GPS -> SPI CPLD implementation


Inputs         (From GPS chip)

Q0
Q1
I0
I1


Outputs       (To MCU) 

MISO
CLK
SS


Clocks

CLKGPS_14   14 Mhz GPS data clock
CLKMCU_25   25 Mhz MCU data clock



