<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREI2C_C0_COREI2C_C0_0_COREI2C</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>..\..\..\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\test\user\i2c_spk.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\vlog\test\user\tb_user_corei2c.v</name><userFileType>Verilog</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file><file fileid="2"><name>coreparameters.v</name><userFileType>Verilog</userFileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>rtl\vlog\core\corei2c.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>