module partsel_00863(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [5:31] x4;
  wire signed [28:7] x5;
  wire signed [28:2] x6;
  wire signed [26:5] x7;
  wire [6:25] x8;
  wire signed [6:28] x9;
  wire signed [25:4] x10;
  wire signed [31:0] x11;
  wire [1:25] x12;
  wire signed [4:24] x13;
  wire [25:2] x14;
  wire signed [4:29] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [5:26] p0 = 595673217;
  localparam signed [4:24] p1 = 101134190;
  localparam [1:31] p2 = 885623394;
  localparam [6:26] p3 = 433947861;
  assign x4 = p1;
  assign x5 = x4[21 + s1 -: 7];
  assign x6 = {2{(x3 | ((p0[14 -: 2] & x5[10]) ^ {2{(x0[23 + s1 -: 3] ^ x2)}}))}};
  assign x7 = (!ctrl[3] && !ctrl[2] || !ctrl[3] ? {x6[14 +: 2], p1[10 + s1]} : ((x6[13 + s3 -: 8] + p3[9 + s1]) ^ ((x0[25 + s3 -: 5] - {2{(p0[21] - (x5[6 + s3] ^ ((x3[8] ^ x3[13 + s1]) - x3[8])))}}) & x0)));
  assign x8 = (x7[13 +: 2] ^ (p0 & (p1[15 + s1 -: 5] + ((x6[2 + s2 +: 3] - x2[10 +: 1]) + p3[15]))));
  assign x9 = p1[1 + s0 -: 5];
  assign x10 = ({2{{2{({2{p0[18 +: 2]}} & x8[23])}}}} - x7[2 + s3 +: 3]);
  assign x11 = x6[8 +: 1];
  assign x12 = ((({p0[12], (!ctrl[2] || !ctrl[0] || !ctrl[3] ? (x10[26 + s2 -: 6] - p1[28 + s1 +: 4]) : x8)} + p1[13 + s3 +: 3]) | p1[19 + s3]) ^ x4);
  assign x13 = x9;
  assign x14 = {2{x4[31 + s3 -: 1]}};
  assign x15 = x11[8 + s2 -: 2];
  assign y0 = x5[29 + s1 -: 7];
  assign y1 = (x10[15 + s1] + ({p2[16 + s3 +: 8], {p3, p2}} + p2));
  assign y2 = ({2{x7}} - x2);
  assign y3 = (!ctrl[2] && ctrl[3] || ctrl[1] ? x1 : ((p1[10 +: 1] + x13) + {2{x2}}));
endmodule
