

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Sun Nov 10 10:59:01 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Greyscale
* Solution:       Assignment2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.483 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1005|     1005|  10.050 us|  10.050 us|  1006|  1006|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |     1003|     1003|         5|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     424|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     460|    355|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+----------------+
    |             Instance             |             Module            |   Expression   |
    +----------------------------------+-------------------------------+----------------+
    |am_addmul_9ns_8ns_12ns_21_4_1_U1  |am_addmul_9ns_8ns_12ns_21_4_1  |  (i0 + i1) * i2|
    +----------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_223_p2                |         +|   0|  0|  16|           9|           9|
    |i_1_fu_151_p2                     |         +|   0|  0|  17|          10|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_157_p2               |      icmp|   0|  0|  11|          10|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  58|          37|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_reg_140                |   9|          2|   10|         20|
    |inStream_TDATA_blk_n     |   9|          2|    1|          2|
    |outStream_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  65|         14|   15|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_reg_140                |  10|   0|   10|          0|
    |icmp_ln15_reg_269        |   1|   0|    1|          0|
    |valOut_dest_V_reg_293    |   6|   0|    6|          0|
    |valOut_id_V_reg_288      |   5|   0|    5|          0|
    |valOut_keep_V_reg_273    |   4|   0|    4|          0|
    |valOut_strb_V_reg_278    |   4|   0|    4|          0|
    |valOut_user_V_reg_283    |   2|   0|    2|          0|
    |icmp_ln15_reg_269        |  64|  32|    1|          0|
    |valOut_dest_V_reg_293    |  64|  32|    6|          0|
    |valOut_id_V_reg_288      |  64|  32|    5|          0|
    |valOut_keep_V_reg_273    |  64|  32|    4|          0|
    |valOut_strb_V_reg_278    |  64|  32|    4|          0|
    |valOut_user_V_reg_283    |  64|  32|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 424| 192|   62|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_AWADDR   |   in|    4|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_ARADDR   |   in|    4|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|             AXI_CPU|   return void|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|             AXI_CPU|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|             example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|             example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|             example|  return value|
|inStream_TDATA         |   in|   32|        axis|   inStream_V_data_V|       pointer|
|inStream_TVALID        |   in|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TREADY        |  out|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TDEST         |   in|    6|        axis|   inStream_V_dest_V|       pointer|
|inStream_TKEEP         |   in|    4|        axis|   inStream_V_keep_V|       pointer|
|inStream_TSTRB         |   in|    4|        axis|   inStream_V_strb_V|       pointer|
|inStream_TUSER         |   in|    2|        axis|   inStream_V_user_V|       pointer|
|inStream_TLAST         |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TID           |   in|    5|        axis|     inStream_V_id_V|       pointer|
|outStream_TDATA        |  out|   32|        axis|  outStream_V_data_V|       pointer|
|outStream_TVALID       |  out|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TREADY       |   in|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TDEST        |  out|    6|        axis|  outStream_V_dest_V|       pointer|
|outStream_TKEEP        |  out|    4|        axis|  outStream_V_keep_V|       pointer|
|outStream_TSTRB        |  out|    4|        axis|  outStream_V_strb_V|       pointer|
|outStream_TUSER        |  out|    2|        axis|  outStream_V_user_V|       pointer|
|outStream_TLAST        |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TID          |  out|    5|        axis|    outStream_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

