
Final_Code_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dd0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  08007f60  08007f60  00017f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800820c  0800820c  0001820c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008214  08008214  00018214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008218  08008218  00018218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000bc  20000000  0800821c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000045a8  200000c0  080082d8  000200c0  2**3
                  ALLOC
  8 ._user_heap_stack 00006000  20004668  080082d8  00024668  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e378  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005ba8  00000000  00000000  0004e464  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00015baa  00000000  00000000  0005400c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001770  00000000  00000000  00069bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002198  00000000  00000000  0006b328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000e585  00000000  00000000  0006d4c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008528  00000000  00000000  0007ba45  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00083f6d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004884  00000000  00000000  00083fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c0 	.word	0x200000c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007f48 	.word	0x08007f48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	08007f48 	.word	0x08007f48

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000592:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <HAL_InitTick+0x2c>)
{
 8000594:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a0:	f000 fd60 	bl	8001064 <HAL_SYSTICK_Config>
 80005a4:	4604      	mov	r4, r0
 80005a6:	b938      	cbnz	r0, 80005b8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80005a8:	4602      	mov	r2, r0
 80005aa:	4629      	mov	r1, r5
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 fd18 	bl	8000fe4 <HAL_NVIC_SetPriority>
 80005b4:	4620      	mov	r0, r4
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	20000054 	.word	0x20000054

080005c0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_Init+0x28>)
 80005c2:	6813      	ldr	r3, [r2, #0]
 80005c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005c8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ca:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005cc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ce:	f000 fcf7 	bl	8000fc0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d2:	2000      	movs	r0, #0
 80005d4:	f7ff ffdc 	bl	8000590 <HAL_InitTick>
 80005d8:	4604      	mov	r4, r0
 80005da:	b918      	cbnz	r0, 80005e4 <HAL_Init+0x24>
    HAL_MspInit();
 80005dc:	f006 fe6a 	bl	80072b4 <HAL_MspInit>
}
 80005e0:	4620      	mov	r0, r4
 80005e2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005e4:	2401      	movs	r4, #1
 80005e6:	e7fb      	b.n	80005e0 <HAL_Init+0x20>
 80005e8:	40022000 	.word	0x40022000

080005ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005ec:	4a02      	ldr	r2, [pc, #8]	; (80005f8 <HAL_IncTick+0xc>)
 80005ee:	6813      	ldr	r3, [r2, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	2000018c 	.word	0x2000018c

080005fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005fc:	4b01      	ldr	r3, [pc, #4]	; (8000604 <HAL_GetTick+0x8>)
 80005fe:	6818      	ldr	r0, [r3, #0]
}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	2000018c 	.word	0x2000018c

08000608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000608:	b538      	push	{r3, r4, r5, lr}
 800060a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff fff6 	bl	80005fc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000610:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000612:	4605      	mov	r5, r0
  {
    wait++;
 8000614:	bf18      	it	ne
 8000616:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000618:	f7ff fff0 	bl	80005fc <HAL_GetTick>
 800061c:	1b40      	subs	r0, r0, r5
 800061e:	4284      	cmp	r4, r0
 8000620:	d8fa      	bhi.n	8000618 <HAL_Delay+0x10>
  {
  }
}
 8000622:	bd38      	pop	{r3, r4, r5, pc}

08000624 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000624:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000626:	0dcc      	lsrs	r4, r1, #23
 8000628:	f004 0404 	and.w	r4, r4, #4
 800062c:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 800062e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000632:	2307      	movs	r3, #7
 8000634:	fa03 f501 	lsl.w	r5, r3, r1
 8000638:	5823      	ldr	r3, [r4, r0]
 800063a:	fa02 f101 	lsl.w	r1, r2, r1
 800063e:	ea23 0305 	bic.w	r3, r3, r5
 8000642:	4319      	orrs	r1, r3
 8000644:	5021      	str	r1, [r4, r0]
 8000646:	bd30      	pop	{r4, r5, pc}

08000648 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000648:	6880      	ldr	r0, [r0, #8]
}
 800064a:	f000 0001 	and.w	r0, r0, #1
 800064e:	4770      	bx	lr

08000650 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000650:	6880      	ldr	r0, [r0, #8]
}
 8000652:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000656:	4770      	bx	lr

08000658 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000658:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800065e:	4604      	mov	r4, r0
 8000660:	2800      	cmp	r0, #0
 8000662:	f000 8085 	beq.w	8000770 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000666:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000668:	b925      	cbnz	r5, 8000674 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800066a:	f005 f9eb 	bl	8005a44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800066e:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000670:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000674:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000676:	6883      	ldr	r3, [r0, #8]
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	d47b      	bmi.n	8000774 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800067c:	6883      	ldr	r3, [r0, #8]
 800067e:	00dd      	lsls	r5, r3, #3
 8000680:	d57f      	bpl.n	8000782 <HAL_ADC_Init+0x12a>
 8000682:	6883      	ldr	r3, [r0, #8]
 8000684:	00d9      	lsls	r1, r3, #3
 8000686:	f140 808a 	bpl.w	800079e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800068a:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800068c:	f7ff ffe0 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000690:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000692:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000696:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000698:	d167      	bne.n	800076a <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800069a:	2800      	cmp	r0, #0
 800069c:	d165      	bne.n	800076a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 800069e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80006a8:	6820      	ldr	r0, [r4, #0]
 80006aa:	f7ff ffcd 	bl	8000648 <LL_ADC_IsEnabled>
 80006ae:	b998      	cbnz	r0, 80006d8 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80006b0:	4852      	ldr	r0, [pc, #328]	; (80007fc <HAL_ADC_Init+0x1a4>)
 80006b2:	f7ff ffc9 	bl	8000648 <LL_ADC_IsEnabled>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4851      	ldr	r0, [pc, #324]	; (8000800 <HAL_ADC_Init+0x1a8>)
 80006ba:	f7ff ffc5 	bl	8000648 <LL_ADC_IsEnabled>
 80006be:	4303      	orrs	r3, r0
 80006c0:	4850      	ldr	r0, [pc, #320]	; (8000804 <HAL_ADC_Init+0x1ac>)
 80006c2:	f7ff ffc1 	bl	8000648 <LL_ADC_IsEnabled>
 80006c6:	4303      	orrs	r3, r0
 80006c8:	d106      	bne.n	80006d8 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006ca:	4a4f      	ldr	r2, [pc, #316]	; (8000808 <HAL_ADC_Init+0x1b0>)
 80006cc:	6860      	ldr	r0, [r4, #4]
 80006ce:	6893      	ldr	r3, [r2, #8]
 80006d0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006d4:	4303      	orrs	r3, r0
 80006d6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006d8:	68e0      	ldr	r0, [r4, #12]
 80006da:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006dc:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006e0:	4303      	orrs	r3, r0
 80006e2:	68a0      	ldr	r0, [r4, #8]
 80006e4:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006e6:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006e8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006ea:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006f2:	bf02      	ittt	eq
 80006f4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006f6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006fa:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000700:	b122      	cbz	r2, 800070c <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8000702:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000704:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000708:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800070a:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 800070c:	6820      	ldr	r0, [r4, #0]
 800070e:	4a3f      	ldr	r2, [pc, #252]	; (800080c <HAL_ADC_Init+0x1b4>)
 8000710:	68c5      	ldr	r5, [r0, #12]
 8000712:	402a      	ands	r2, r5
 8000714:	4313      	orrs	r3, r2
 8000716:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000718:	f7ff ff9a 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800071c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800071e:	689a      	ldr	r2, [r3, #8]
 8000720:	0712      	lsls	r2, r2, #28
 8000722:	d546      	bpl.n	80007b2 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000724:	6922      	ldr	r2, [r4, #16]
 8000726:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000728:	bf05      	ittet	eq
 800072a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800072c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800072e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000730:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000734:	bf06      	itte	eq
 8000736:	f020 000f 	biceq.w	r0, r0, #15
 800073a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800073c:	f022 020f 	bicne.w	r2, r2, #15
 8000740:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000742:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000744:	f023 0303 	bic.w	r3, r3, #3
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800074e:	4608      	mov	r0, r1
 8000750:	b003      	add	sp, #12
 8000752:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000754:	9b01      	ldr	r3, [sp, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800075a:	9b01      	ldr	r3, [sp, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1f9      	bne.n	8000754 <HAL_ADC_Init+0xfc>
 8000760:	e78f      	b.n	8000682 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000762:	691a      	ldr	r2, [r3, #16]
 8000764:	f022 0201 	bic.w	r2, r2, #1
 8000768:	e045      	b.n	80007f6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800076a:	f043 0310 	orr.w	r3, r3, #16
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000770:	2101      	movs	r1, #1
 8000772:	e7ec      	b.n	800074e <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000774:	6883      	ldr	r3, [r0, #8]
 8000776:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800077a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800077e:	6083      	str	r3, [r0, #8]
 8000780:	e77c      	b.n	800067c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000782:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000784:	4a22      	ldr	r2, [pc, #136]	; (8000810 <HAL_ADC_Init+0x1b8>)
 8000786:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800078a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000792:	6083      	str	r3, [r0, #8]
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <HAL_ADC_Init+0x1bc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	fbb3 f3f2 	udiv	r3, r3, r2
 800079c:	e7dc      	b.n	8000758 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800079e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80007a0:	f043 0310 	orr.w	r3, r3, #16
 80007a4:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80007ae:	2101      	movs	r1, #1
 80007b0:	e76c      	b.n	800068c <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d1b6      	bne.n	8000724 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b6:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007b8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80007bc:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007be:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80007c4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c8:	f020 0002 	bic.w	r0, r0, #2
 80007cc:	4302      	orrs	r2, r0
 80007ce:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007d0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007d4:	2a01      	cmp	r2, #1
 80007d6:	d1c4      	bne.n	8000762 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007d8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007da:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007dc:	6918      	ldr	r0, [r3, #16]
 80007de:	432a      	orrs	r2, r5
 80007e0:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007e2:	f042 0201 	orr.w	r2, r2, #1
 80007e6:	432a      	orrs	r2, r5
 80007e8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007ea:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007ee:	432a      	orrs	r2, r5
 80007f0:	f020 0004 	bic.w	r0, r0, #4
 80007f4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007f6:	611a      	str	r2, [r3, #16]
 80007f8:	e794      	b.n	8000724 <HAL_ADC_Init+0xcc>
 80007fa:	bf00      	nop
 80007fc:	50040000 	.word	0x50040000
 8000800:	50040100 	.word	0x50040100
 8000804:	50040200 	.word	0x50040200
 8000808:	50040300 	.word	0x50040300
 800080c:	fff0c007 	.word	0xfff0c007
 8000810:	00030d40 	.word	0x00030d40
 8000814:	20000054 	.word	0x20000054

08000818 <HAL_ADC_ConvCpltCallback>:
 8000818:	4770      	bx	lr

0800081a <HAL_ADC_ConvHalfCpltCallback>:
 800081a:	4770      	bx	lr

0800081c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800081c:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800081e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000820:	f7ff fffb 	bl	800081a <HAL_ADC_ConvHalfCpltCallback>
 8000824:	bd08      	pop	{r3, pc}

08000826 <HAL_ADC_ErrorCallback>:
{
 8000826:	4770      	bx	lr

08000828 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000828:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800082a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800082c:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8000830:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000832:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8000834:	d121      	bne.n	800087a <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800083a:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	6811      	ldr	r1, [r2, #0]
 8000840:	0708      	lsls	r0, r1, #28
 8000842:	d507      	bpl.n	8000854 <ADC_DMAConvCplt+0x2c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000844:	68d1      	ldr	r1, [r2, #12]
 8000846:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 800084a:	d112      	bne.n	8000872 <ADC_DMAConvCplt+0x4a>
        if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800084c:	68d2      	ldr	r2, [r2, #12]
 800084e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000852:	e002      	b.n	800085a <ADC_DMAConvCplt+0x32>
      if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8000854:	68d2      	ldr	r2, [r2, #12]
 8000856:	f012 0f02 	tst.w	r2, #2
 800085a:	d10a      	bne.n	8000872 <ADC_DMAConvCplt+0x4a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800085c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800085e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000862:	655a      	str	r2, [r3, #84]	; 0x54
        if((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000864:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000866:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000868:	bf5e      	ittt	pl
 800086a:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 800086c:	f042 0201 	orrpl.w	r2, r2, #1
 8000870:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff ffd0 	bl	8000818 <HAL_ADC_ConvCpltCallback>
 8000878:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800087a:	06d2      	lsls	r2, r2, #27
 800087c:	d503      	bpl.n	8000886 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff ffd1 	bl	8000826 <HAL_ADC_ErrorCallback>
 8000884:	bd10      	pop	{r4, pc}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8000886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800088c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800088e:	4718      	bx	r3

08000890 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000890:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000892:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000894:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800089a:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800089c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80008a4:	f7ff ffbf 	bl	8000826 <HAL_ADC_ErrorCallback>
 80008a8:	bd08      	pop	{r3, pc}
	...

080008ac <HAL_ADC_ConfigChannel>:
{
 80008ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80008b2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80008b6:	2b01      	cmp	r3, #1
{
 80008b8:	4605      	mov	r5, r0
 80008ba:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 80008bc:	f000 8187 	beq.w	8000bce <HAL_ADC_ConfigChannel+0x322>
 80008c0:	2301      	movs	r3, #1
 80008c2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80008c6:	6800      	ldr	r0, [r0, #0]
 80008c8:	f7ff fec2 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 80008cc:	2800      	cmp	r0, #0
 80008ce:	f040 8178 	bne.w	8000bc2 <HAL_ADC_ConfigChannel+0x316>
    if (sConfig->Rank <= 5U)
 80008d2:	684b      	ldr	r3, [r1, #4]
 80008d4:	2b05      	cmp	r3, #5
 80008d6:	d808      	bhi.n	80008ea <HAL_ADC_ConfigChannel+0x3e>
      switch (sConfig->Rank)
 80008d8:	3b02      	subs	r3, #2
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d865      	bhi.n	80009aa <HAL_ADC_ConfigChannel+0xfe>
 80008de:	e8df f003 	tbb	[pc, r3]
 80008e2:	5d02      	.short	0x5d02
 80008e4:	615f      	.short	0x615f
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80008e6:	230c      	movs	r3, #12
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80008e8:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80008ea:	6861      	ldr	r1, [r4, #4]
 80008ec:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80008ee:	098e      	lsrs	r6, r1, #6
 80008f0:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80008f4:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80008f8:	f001 011f 	and.w	r1, r1, #31
 80008fc:	231f      	movs	r3, #31
 80008fe:	fa03 f201 	lsl.w	r2, r3, r1
 8000902:	59f3      	ldr	r3, [r6, r7]
 8000904:	ea23 0302 	bic.w	r3, r3, r2
 8000908:	6822      	ldr	r2, [r4, #0]
 800090a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800090e:	408a      	lsls	r2, r1
 8000910:	4313      	orrs	r3, r2
 8000912:	51f3      	str	r3, [r6, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000914:	f7ff fe9c 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000918:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	0711      	lsls	r1, r2, #28
 800091e:	f140 8158 	bpl.w	8000bd2 <HAL_ADC_ConfigChannel+0x326>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000922:	6828      	ldr	r0, [r5, #0]
 8000924:	f7ff fe90 	bl	8000648 <LL_ADC_IsEnabled>
 8000928:	2800      	cmp	r0, #0
 800092a:	f040 80d7 	bne.w	8000adc <HAL_ADC_ConfigChannel+0x230>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800092e:	68e6      	ldr	r6, [r4, #12]
 8000930:	6828      	ldr	r0, [r5, #0]
 8000932:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8000934:	4ac3      	ldr	r2, [pc, #780]	; (8000c44 <HAL_ADC_ConfigChannel+0x398>)
 8000936:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 800093a:	f006 0e18 	and.w	lr, r6, #24
 800093e:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000942:	fa22 f20e 	lsr.w	r2, r2, lr
 8000946:	401a      	ands	r2, r3
 8000948:	ea21 0107 	bic.w	r1, r1, r7
 800094c:	430a      	orrs	r2, r1
 800094e:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000952:	4abd      	ldr	r2, [pc, #756]	; (8000c48 <HAL_ADC_ConfigChannel+0x39c>)
 8000954:	4296      	cmp	r6, r2
 8000956:	f040 80c1 	bne.w	8000adc <HAL_ADC_ConfigChannel+0x230>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 800095a:	2f00      	cmp	r7, #0
 800095c:	f040 8093 	bne.w	8000a86 <HAL_ADC_ConfigChannel+0x1da>
 8000960:	0e9e      	lsrs	r6, r3, #26
 8000962:	3601      	adds	r6, #1
 8000964:	f006 021f 	and.w	r2, r6, #31
 8000968:	2a09      	cmp	r2, #9
 800096a:	f04f 0101 	mov.w	r1, #1
 800096e:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8000972:	f240 80a2 	bls.w	8000aba <HAL_ADC_ConfigChannel+0x20e>
 8000976:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800097a:	4091      	lsls	r1, r2
 800097c:	ea41 0206 	orr.w	r2, r1, r6
 8000980:	2f00      	cmp	r7, #0
 8000982:	f040 80cb 	bne.w	8000b1c <HAL_ADC_ConfigChannel+0x270>
 8000986:	0e9b      	lsrs	r3, r3, #26
 8000988:	3301      	adds	r3, #1
 800098a:	f003 031f 	and.w	r3, r3, #31
 800098e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000992:	391e      	subs	r1, #30
 8000994:	0509      	lsls	r1, r1, #20
 8000996:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800099a:	e09b      	b.n	8000ad4 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 800099c:	2312      	movs	r3, #18
 800099e:	e7a3      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80009a0:	2318      	movs	r3, #24
 80009a2:	e7a1      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80009a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009a8:	e79e      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80009aa:	2306      	movs	r3, #6
 80009ac:	e79c      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009ae:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009b2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80009b6:	f3c1 6784 	ubfx	r7, r1, #26, #5
 80009ba:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 80009be:	2800      	cmp	r0, #0
 80009c0:	d13a      	bne.n	8000a38 <HAL_ADC_ConfigChannel+0x18c>
 80009c2:	f3c3 6084 	ubfx	r0, r3, #26, #5
 80009c6:	4287      	cmp	r7, r0
 80009c8:	f040 8128 	bne.w	8000c1c <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 80009cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009d0:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009d4:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009d6:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 80009da:	f3c3 0712 	ubfx	r7, r3, #0, #19
 80009de:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80009e2:	bb9f      	cbnz	r7, 8000a4c <HAL_ADC_ConfigChannel+0x1a0>
 80009e4:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80009e8:	4283      	cmp	r3, r0
 80009ea:	f040 811c 	bne.w	8000c26 <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 80009ee:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009f2:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009f4:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009f6:	6891      	ldr	r1, [r2, #8]
 80009f8:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009fc:	f102 0608 	add.w	r6, r2, #8
 8000a00:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a04:	bb77      	cbnz	r7, 8000a64 <HAL_ADC_ConfigChannel+0x1b8>
 8000a06:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000a0a:	4283      	cmp	r3, r0
 8000a0c:	f040 8112 	bne.w	8000c34 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8000a10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000a14:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a16:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a18:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a1c:	68d2      	ldr	r2, [r2, #12]
 8000a1e:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000a22:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000a26:	bb4e      	cbnz	r6, 8000a7c <HAL_ADC_ConfigChannel+0x1d0>
 8000a28:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000a2c:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8000a2e:	bf04      	itt	eq
 8000a30:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000a34:	6002      	streq	r2, [r0, #0]
 8000a36:	e774      	b.n	8000922 <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a38:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a3c:	fab0 f080 	clz	r0, r0
 8000a40:	4287      	cmp	r7, r0
 8000a42:	d0c3      	beq.n	80009cc <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a44:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a48:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a4c:	fa93 f3a3 	rbit	r3, r3
 8000a50:	fab3 f383 	clz	r3, r3
 8000a54:	4283      	cmp	r3, r0
 8000a56:	d0ca      	beq.n	80009ee <HAL_ADC_ConfigChannel+0x142>
 8000a58:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a5a:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a5c:	f102 0608 	add.w	r6, r2, #8
 8000a60:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a64:	fa93 f3a3 	rbit	r3, r3
 8000a68:	fab3 f383 	clz	r3, r3
 8000a6c:	4283      	cmp	r3, r0
 8000a6e:	d0cf      	beq.n	8000a10 <HAL_ADC_ConfigChannel+0x164>
 8000a70:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a74:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a76:	6823      	ldr	r3, [r4, #0]
 8000a78:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000a7c:	fa93 f3a3 	rbit	r3, r3
 8000a80:	fab3 f383 	clz	r3, r3
 8000a84:	e7d2      	b.n	8000a2c <HAL_ADC_ConfigChannel+0x180>
 8000a86:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000a8a:	fab2 f282 	clz	r2, r2
 8000a8e:	3201      	adds	r2, #1
 8000a90:	f002 021f 	and.w	r2, r2, #31
 8000a94:	2a09      	cmp	r2, #9
 8000a96:	d830      	bhi.n	8000afa <HAL_ADC_ConfigChannel+0x24e>
 8000a98:	fa93 f6a3 	rbit	r6, r3
 8000a9c:	fab6 f686 	clz	r6, r6
 8000aa0:	3601      	adds	r6, #1
 8000aa2:	06b6      	lsls	r6, r6, #26
 8000aa4:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000aa8:	fa93 f1a3 	rbit	r1, r3
 8000aac:	fab1 f181 	clz	r1, r1
 8000ab0:	3101      	adds	r1, #1
 8000ab2:	f001 021f 	and.w	r2, r1, #31
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	e001      	b.n	8000abe <HAL_ADC_ConfigChannel+0x212>
 8000aba:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000abe:	4091      	lsls	r1, r2
 8000ac0:	ea41 0206 	orr.w	r2, r1, r6
 8000ac4:	b9a7      	cbnz	r7, 8000af0 <HAL_ADC_ConfigChannel+0x244>
 8000ac6:	0e99      	lsrs	r1, r3, #26
 8000ac8:	3101      	adds	r1, #1
 8000aca:	f001 011f 	and.w	r1, r1, #31
 8000ace:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000ad2:	0509      	lsls	r1, r1, #20
 8000ad4:	4311      	orrs	r1, r2
 8000ad6:	68a2      	ldr	r2, [r4, #8]
 8000ad8:	f7ff fda4 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000adc:	6822      	ldr	r2, [r4, #0]
 8000ade:	4b5b      	ldr	r3, [pc, #364]	; (8000c4c <HAL_ADC_ConfigChannel+0x3a0>)
 8000ae0:	421a      	tst	r2, r3
 8000ae2:	d120      	bne.n	8000b26 <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ae4:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8000aec:	b003      	add	sp, #12
 8000aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000af0:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000af4:	fab1 f181 	clz	r1, r1
 8000af8:	e7e6      	b.n	8000ac8 <HAL_ADC_ConfigChannel+0x21c>
 8000afa:	fa93 f2a3 	rbit	r2, r3
 8000afe:	fab2 f282 	clz	r2, r2
 8000b02:	3201      	adds	r2, #1
 8000b04:	0692      	lsls	r2, r2, #26
 8000b06:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000b0a:	fa93 f1a3 	rbit	r1, r3
 8000b0e:	fab1 f181 	clz	r1, r1
 8000b12:	3101      	adds	r1, #1
 8000b14:	f001 021f 	and.w	r2, r1, #31
 8000b18:	2101      	movs	r1, #1
 8000b1a:	e72e      	b.n	800097a <HAL_ADC_ConfigChannel+0xce>
 8000b1c:	fa93 f3a3 	rbit	r3, r3
 8000b20:	fab3 f383 	clz	r3, r3
 8000b24:	e730      	b.n	8000988 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b26:	494a      	ldr	r1, [pc, #296]	; (8000c50 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000b28:	4b4a      	ldr	r3, [pc, #296]	; (8000c54 <HAL_ADC_ConfigChannel+0x3a8>)
 8000b2a:	6888      	ldr	r0, [r1, #8]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000b32:	460c      	mov	r4, r1
 8000b34:	d11e      	bne.n	8000b74 <HAL_ADC_ConfigChannel+0x2c8>
 8000b36:	0202      	lsls	r2, r0, #8
 8000b38:	d4d4      	bmi.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000b3a:	682b      	ldr	r3, [r5, #0]
 8000b3c:	4a46      	ldr	r2, [pc, #280]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d003      	beq.n	8000b4a <HAL_ADC_ConfigChannel+0x29e>
 8000b42:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d1cc      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b4a:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000b4c:	4a43      	ldr	r2, [pc, #268]	; (8000c5c <HAL_ADC_ConfigChannel+0x3b0>)
 8000b4e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b52:	4333      	orrs	r3, r6
 8000b54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b58:	60a3      	str	r3, [r4, #8]
 8000b5a:	4b41      	ldr	r3, [pc, #260]	; (8000c60 <HAL_ADC_ConfigChannel+0x3b4>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b62:	230c      	movs	r3, #12
 8000b64:	4353      	muls	r3, r2
            wait_loop_index--;
 8000b66:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000b68:	9b01      	ldr	r3, [sp, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d0ba      	beq.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000b6e:	9b01      	ldr	r3, [sp, #4]
 8000b70:	3b01      	subs	r3, #1
 8000b72:	e7f8      	b.n	8000b66 <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000b74:	4b3b      	ldr	r3, [pc, #236]	; (8000c64 <HAL_ADC_ConfigChannel+0x3b8>)
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d111      	bne.n	8000b9e <HAL_ADC_ConfigChannel+0x2f2>
 8000b7a:	01c3      	lsls	r3, r0, #7
 8000b7c:	d4b2      	bmi.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000b7e:	682b      	ldr	r3, [r5, #0]
 8000b80:	4a35      	ldr	r2, [pc, #212]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d003      	beq.n	8000b8e <HAL_ADC_ConfigChannel+0x2e2>
 8000b86:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d1aa      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000b8e:	68a3      	ldr	r3, [r4, #8]
 8000b90:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b94:	4333      	orrs	r3, r6
 8000b96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b9a:	60a3      	str	r3, [r4, #8]
 8000b9c:	e7a2      	b.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000b9e:	4b32      	ldr	r3, [pc, #200]	; (8000c68 <HAL_ADC_ConfigChannel+0x3bc>)
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d19f      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000ba4:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000ba8:	d19c      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000baa:	682a      	ldr	r2, [r5, #0]
 8000bac:	4b2a      	ldr	r3, [pc, #168]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d198      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000bb2:	688b      	ldr	r3, [r1, #8]
 8000bb4:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000bb8:	4333      	orrs	r3, r6
 8000bba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bbe:	608b      	str	r3, [r1, #8]
 8000bc0:	e791      	b.n	8000ae6 <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bc2:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000bc4:	f042 0220 	orr.w	r2, r2, #32
 8000bc8:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000bca:	4618      	mov	r0, r3
 8000bcc:	e78b      	b.n	8000ae6 <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000bce:	2002      	movs	r0, #2
 8000bd0:	e78c      	b.n	8000aec <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000bd2:	2800      	cmp	r0, #0
 8000bd4:	f47f aea5 	bne.w	8000922 <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000bd8:	68a2      	ldr	r2, [r4, #8]
 8000bda:	6821      	ldr	r1, [r4, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fd21 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000be2:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000be4:	f8d5 e000 	ldr.w	lr, [r5]
 8000be8:	6823      	ldr	r3, [r4, #0]
 8000bea:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000bee:	2e04      	cmp	r6, #4
 8000bf0:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000bf4:	f43f aedb 	beq.w	80009ae <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000bf8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000bfc:	0048      	lsls	r0, r1, #1
 8000bfe:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000c00:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000c04:	4081      	lsls	r1, r0
 8000c06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c0a:	4319      	orrs	r1, r3
 8000c0c:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000c10:	4b16      	ldr	r3, [pc, #88]	; (8000c6c <HAL_ADC_ConfigChannel+0x3c0>)
 8000c12:	4003      	ands	r3, r0
 8000c14:	4319      	orrs	r1, r3
 8000c16:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000c1a:	e682      	b.n	8000922 <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c1c:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c20:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c24:	e6de      	b.n	80009e4 <HAL_ADC_ConfigChannel+0x138>
 8000c26:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c28:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c2a:	f102 0608 	add.w	r6, r2, #8
 8000c2e:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c32:	e6e8      	b.n	8000a06 <HAL_ADC_ConfigChannel+0x15a>
 8000c34:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c38:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c3a:	6823      	ldr	r3, [r4, #0]
 8000c3c:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000c40:	e6f2      	b.n	8000a28 <HAL_ADC_ConfigChannel+0x17c>
 8000c42:	bf00      	nop
 8000c44:	0007ffff 	.word	0x0007ffff
 8000c48:	407f0000 	.word	0x407f0000
 8000c4c:	80080000 	.word	0x80080000
 8000c50:	50040300 	.word	0x50040300
 8000c54:	c7520000 	.word	0xc7520000
 8000c58:	50040000 	.word	0x50040000
 8000c5c:	00030d40 	.word	0x00030d40
 8000c60:	20000054 	.word	0x20000054
 8000c64:	cb840000 	.word	0xcb840000
 8000c68:	80000001 	.word	0x80000001
 8000c6c:	03fff000 	.word	0x03fff000

08000c70 <ADC_Enable>:
{
 8000c70:	b570      	push	{r4, r5, r6, lr}
 8000c72:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000c74:	6800      	ldr	r0, [r0, #0]
 8000c76:	f7ff fce7 	bl	8000648 <LL_ADC_IsEnabled>
 8000c7a:	b108      	cbz	r0, 8000c80 <ADC_Enable+0x10>
  return HAL_OK;
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000c80:	6822      	ldr	r2, [r4, #0]
 8000c82:	4b15      	ldr	r3, [pc, #84]	; (8000cd8 <ADC_Enable+0x68>)
 8000c84:	6891      	ldr	r1, [r2, #8]
 8000c86:	4219      	tst	r1, r3
 8000c88:	d009      	beq.n	8000c9e <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c8c:	f043 0310 	orr.w	r3, r3, #16
 8000c90:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000c9e:	6893      	ldr	r3, [r2, #8]
 8000ca0:	4d0e      	ldr	r5, [pc, #56]	; (8000cdc <ADC_Enable+0x6c>)
 8000ca2:	402b      	ands	r3, r5
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000caa:	f7ff fca7 	bl	80005fc <HAL_GetTick>
 8000cae:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000cb0:	6820      	ldr	r0, [r4, #0]
 8000cb2:	6803      	ldr	r3, [r0, #0]
 8000cb4:	07db      	lsls	r3, r3, #31
 8000cb6:	d4e1      	bmi.n	8000c7c <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000cb8:	f7ff fcc6 	bl	8000648 <LL_ADC_IsEnabled>
 8000cbc:	b928      	cbnz	r0, 8000cca <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000cbe:	6822      	ldr	r2, [r4, #0]
 8000cc0:	6893      	ldr	r3, [r2, #8]
 8000cc2:	402b      	ands	r3, r5
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000cca:	f7ff fc97 	bl	80005fc <HAL_GetTick>
 8000cce:	1b80      	subs	r0, r0, r6
 8000cd0:	2802      	cmp	r0, #2
 8000cd2:	d9ed      	bls.n	8000cb0 <ADC_Enable+0x40>
 8000cd4:	e7d9      	b.n	8000c8a <ADC_Enable+0x1a>
 8000cd6:	bf00      	nop
 8000cd8:	8000003f 	.word	0x8000003f
 8000cdc:	7fffffc0 	.word	0x7fffffc0

08000ce0 <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ce0:	4b35      	ldr	r3, [pc, #212]	; (8000db8 <HAL_ADC_Start+0xd8>)
{
 8000ce2:	b570      	push	{r4, r5, r6, lr}
 8000ce4:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000ce6:	6800      	ldr	r0, [r0, #0]
 8000ce8:	689e      	ldr	r6, [r3, #8]
 8000cea:	f7ff fcb1 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000cee:	4605      	mov	r5, r0
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d15a      	bne.n	8000daa <HAL_ADC_Start+0xca>
    __HAL_LOCK(hadc);
 8000cf4:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d056      	beq.n	8000daa <HAL_ADC_Start+0xca>
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8000d02:	4620      	mov	r0, r4
 8000d04:	f7ff ffb4 	bl	8000c70 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	d14b      	bne.n	8000da4 <HAL_ADC_Start+0xc4>
      ADC_STATE_CLR_SET(hadc->State,
 8000d0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d0e:	4a2b      	ldr	r2, [pc, #172]	; (8000dbc <HAL_ADC_Start+0xdc>)
      ADC_STATE_CLR_SET(hadc->State,
 8000d10:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000d14:	f023 0301 	bic.w	r3, r3, #1
 8000d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d1c:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d1e:	6823      	ldr	r3, [r4, #0]
 8000d20:	4293      	cmp	r3, r2
 8000d22:	f006 061f 	and.w	r6, r6, #31
 8000d26:	d042      	beq.n	8000dae <HAL_ADC_Start+0xce>
 8000d28:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d2a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d2c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000d30:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d32:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d38:	bf1c      	itt	ne
 8000d3a:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8000d3c:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8000d40:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d42:	221c      	movs	r2, #28
 8000d44:	601a      	str	r2, [r3, #0]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d46:	42ab      	cmp	r3, r5
      __HAL_UNLOCK(hadc);
 8000d48:	f04f 0200 	mov.w	r2, #0
 8000d4c:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d50:	d008      	beq.n	8000d64 <HAL_ADC_Start+0x84>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d52:	2e09      	cmp	r6, #9
 8000d54:	bf9d      	ittte	ls
 8000d56:	f240 2221 	movwls	r2, #545	; 0x221
 8000d5a:	40f2      	lsrls	r2, r6
 8000d5c:	43d2      	mvnls	r2, r2
 8000d5e:	2201      	movhi	r2, #1
 8000d60:	07d1      	lsls	r1, r2, #31
 8000d62:	d411      	bmi.n	8000d88 <HAL_ADC_Start+0xa8>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d64:	68da      	ldr	r2, [r3, #12]
 8000d66:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d68:	bf41      	itttt	mi
 8000d6a:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8000d6c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000d70:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000d74:	6562      	strmi	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8000d76:	689a      	ldr	r2, [r3, #8]
 8000d78:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000d7c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000d80:	f042 0204 	orr.w	r2, r2, #4
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d8e:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000d90:	68eb      	ldr	r3, [r5, #12]
 8000d92:	019b      	lsls	r3, r3, #6
 8000d94:	d50f      	bpl.n	8000db6 <HAL_ADC_Start+0xd6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d96:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d98:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000da0:	6563      	str	r3, [r4, #84]	; 0x54
 8000da2:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000da4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000da8:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8000daa:	2002      	movs	r0, #2
 8000dac:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000dae:	4d04      	ldr	r5, [pc, #16]	; (8000dc0 <HAL_ADC_Start+0xe0>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0ba      	beq.n	8000d2a <HAL_ADC_Start+0x4a>
 8000db4:	e7bd      	b.n	8000d32 <HAL_ADC_Start+0x52>
}
 8000db6:	bd70      	pop	{r4, r5, r6, pc}
 8000db8:	50040300 	.word	0x50040300
 8000dbc:	50040100 	.word	0x50040100
 8000dc0:	50040000 	.word	0x50040000

08000dc4 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000dc4:	4b39      	ldr	r3, [pc, #228]	; (8000eac <HAL_ADC_Start_DMA+0xe8>)
{
 8000dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000dca:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000dcc:	6800      	ldr	r0, [r0, #0]
 8000dce:	689b      	ldr	r3, [r3, #8]
{
 8000dd0:	460e      	mov	r6, r1
 8000dd2:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000dd4:	f7ff fc3c 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000dd8:	2800      	cmp	r0, #0
 8000dda:	d15f      	bne.n	8000e9c <HAL_ADC_Start_DMA+0xd8>
    __HAL_LOCK(hadc);
 8000ddc:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8000de0:	2a01      	cmp	r2, #1
 8000de2:	d05b      	beq.n	8000e9c <HAL_ADC_Start_DMA+0xd8>
 8000de4:	f003 081f 	and.w	r8, r3, #31
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000de8:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8000dec:	f04f 0301 	mov.w	r3, #1
 8000df0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000df4:	bf9e      	ittt	ls
 8000df6:	f240 2321 	movwls	r3, #545	; 0x221
 8000dfa:	fa23 f308 	lsrls.w	r3, r3, r8
 8000dfe:	43db      	mvnls	r3, r3
 8000e00:	f013 0501 	ands.w	r5, r3, #1
 8000e04:	d144      	bne.n	8000e90 <HAL_ADC_Start_DMA+0xcc>
      tmp_hal_status = ADC_Enable(hadc);
 8000e06:	4620      	mov	r0, r4
 8000e08:	f7ff ff32 	bl	8000c70 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8000e0c:	2800      	cmp	r0, #0
 8000e0e:	d13b      	bne.n	8000e88 <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 8000e10:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000e12:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8000e14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e18:	f023 0301 	bic.w	r3, r3, #1
 8000e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e20:	6563      	str	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000e22:	4b23      	ldr	r3, [pc, #140]	; (8000eb0 <HAL_ADC_Start_DMA+0xec>)
 8000e24:	4299      	cmp	r1, r3
 8000e26:	d03c      	beq.n	8000ea2 <HAL_ADC_Start_DMA+0xde>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e28:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e2a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000e2e:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000e30:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000e32:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000e34:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e38:	bf1c      	itt	ne
 8000e3a:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 8000e3c:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc); 
 8000e40:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000e42:	4b1c      	ldr	r3, [pc, #112]	; (8000eb4 <HAL_ADC_Start_DMA+0xf0>)
 8000e44:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000e46:	4b1c      	ldr	r3, [pc, #112]	; (8000eb8 <HAL_ADC_Start_DMA+0xf4>)
 8000e48:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	; (8000ebc <HAL_ADC_Start_DMA+0xf8>)
 8000e4c:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000e4e:	231c      	movs	r3, #28
 8000e50:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 8000e52:	2300      	movs	r3, #0
 8000e54:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000e58:	684b      	ldr	r3, [r1, #4]
 8000e5a:	f043 0310 	orr.w	r3, r3, #16
 8000e5e:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000e60:	68cb      	ldr	r3, [r1, #12]
 8000e62:	f043 0301 	orr.w	r3, r3, #1
 8000e66:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000e68:	4632      	mov	r2, r6
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	3140      	adds	r1, #64	; 0x40
 8000e6e:	f000 f971 	bl	8001154 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000e72:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8000e74:	6893      	ldr	r3, [r2, #8]
 8000e76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000e7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6093      	str	r3, [r2, #8]
 8000e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8000e88:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_UNLOCK(hadc);
 8000e90:	2300      	movs	r3, #0
 8000e92:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 8000e96:	2001      	movs	r0, #1
 8000e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
             || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000ea2:	f1b8 0f00 	cmp.w	r8, #0
 8000ea6:	d0bf      	beq.n	8000e28 <HAL_ADC_Start_DMA+0x64>
 8000ea8:	e7c2      	b.n	8000e30 <HAL_ADC_Start_DMA+0x6c>
 8000eaa:	bf00      	nop
 8000eac:	50040300 	.word	0x50040300
 8000eb0:	50040100 	.word	0x50040100
 8000eb4:	08000829 	.word	0x08000829
 8000eb8:	0800081d 	.word	0x0800081d
 8000ebc:	08000891 	.word	0x08000891

08000ec0 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ec0:	6880      	ldr	r0, [r0, #8]
}
 8000ec2:	f000 0001 	and.w	r0, r0, #1
 8000ec6:	4770      	bx	lr

08000ec8 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ec8:	6880      	ldr	r0, [r0, #8]
}
 8000eca:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000ece:	4770      	bx	lr

08000ed0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000ed0:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ed2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000ed6:	2b01      	cmp	r3, #1
{
 8000ed8:	b09b      	sub	sp, #108	; 0x6c
 8000eda:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000edc:	d066      	beq.n	8000fac <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8000ede:	2301      	movs	r3, #1
 8000ee0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000ee4:	4b32      	ldr	r3, [pc, #200]	; (8000fb0 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000ee6:	6800      	ldr	r0, [r0, #0]
 8000ee8:	4298      	cmp	r0, r3
 8000eea:	bf0c      	ite	eq
 8000eec:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000ef0:	2300      	movne	r3, #0
 8000ef2:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8000ef4:	9801      	ldr	r0, [sp, #4]
 8000ef6:	b940      	cbnz	r0, 8000f0a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ef8:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000efa:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000efe:	f043 0320 	orr.w	r3, r3, #32
 8000f02:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8000f04:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8000f06:	b01b      	add	sp, #108	; 0x6c
 8000f08:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8000f0a:	f7ff ffdd 	bl	8000ec8 <LL_ADC_REG_IsConversionOngoing>
 8000f0e:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8000f10:	6810      	ldr	r0, [r2, #0]
 8000f12:	f7ff ffd9 	bl	8000ec8 <LL_ADC_REG_IsConversionOngoing>
 8000f16:	2800      	cmp	r0, #0
 8000f18:	d142      	bne.n	8000fa0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d140      	bne.n	8000fa0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000f1e:	680b      	ldr	r3, [r1, #0]
 8000f20:	4c24      	ldr	r4, [pc, #144]	; (8000fb4 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8000f22:	b333      	cbz	r3, 8000f72 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8000f24:	68a3      	ldr	r3, [r4, #8]
 8000f26:	6848      	ldr	r0, [r1, #4]
 8000f28:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f2c:	4303      	orrs	r3, r0
 8000f2e:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8000f32:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8000f36:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000f38:	481d      	ldr	r0, [pc, #116]	; (8000fb0 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000f3a:	f7ff ffc1 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	481d      	ldr	r0, [pc, #116]	; (8000fb8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000f42:	f7ff ffbd 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f46:	4303      	orrs	r3, r0
 8000f48:	481c      	ldr	r0, [pc, #112]	; (8000fbc <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000f4a:	f7ff ffb9 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f4e:	4318      	orrs	r0, r3
 8000f50:	d004      	beq.n	8000f5c <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f52:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000f54:	2300      	movs	r3, #0
 8000f56:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8000f5a:	e7d4      	b.n	8000f06 <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 8000f5c:	680b      	ldr	r3, [r1, #0]
 8000f5e:	68a5      	ldr	r5, [r4, #8]
 8000f60:	6889      	ldr	r1, [r1, #8]
 8000f62:	430b      	orrs	r3, r1
 8000f64:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8000f68:	f021 010f 	bic.w	r1, r1, #15
 8000f6c:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000f6e:	60a3      	str	r3, [r4, #8]
 8000f70:	e7f0      	b.n	8000f54 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000f72:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000f74:	480e      	ldr	r0, [pc, #56]	; (8000fb0 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000f76:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f7a:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000f7c:	f7ff ffa0 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f80:	4603      	mov	r3, r0
 8000f82:	480d      	ldr	r0, [pc, #52]	; (8000fb8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000f84:	f7ff ff9c 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f88:	4303      	orrs	r3, r0
 8000f8a:	480c      	ldr	r0, [pc, #48]	; (8000fbc <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000f8c:	f7ff ff98 	bl	8000ec0 <LL_ADC_IsEnabled>
 8000f90:	4318      	orrs	r0, r3
 8000f92:	d1de      	bne.n	8000f52 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000f94:	68a3      	ldr	r3, [r4, #8]
 8000f96:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000f9a:	f023 030f 	bic.w	r3, r3, #15
 8000f9e:	e7e6      	b.n	8000f6e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fa0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000fa2:	f043 0320 	orr.w	r3, r3, #32
 8000fa6:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000fa8:	2001      	movs	r0, #1
 8000faa:	e7d3      	b.n	8000f54 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 8000fac:	2002      	movs	r0, #2
 8000fae:	e7aa      	b.n	8000f06 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8000fb0:	50040000 	.word	0x50040000
 8000fb4:	50040300 	.word	0x50040300
 8000fb8:	50040100 	.word	0x50040100
 8000fbc:	50040200 	.word	0x50040200

08000fc0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc0:	4a07      	ldr	r2, [pc, #28]	; (8000fe0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fc2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fc4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fc8:	041b      	lsls	r3, r3, #16
 8000fca:	0c1b      	lsrs	r3, r3, #16
 8000fcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fd0:	0200      	lsls	r0, r0, #8
 8000fd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000fda:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fdc:	60d3      	str	r3, [r2, #12]
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe4:	4b17      	ldr	r3, [pc, #92]	; (8001044 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe6:	b530      	push	{r4, r5, lr}
 8000fe8:	68dc      	ldr	r4, [r3, #12]
 8000fea:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fee:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff4:	2b04      	cmp	r3, #4
 8000ff6:	bf28      	it	cs
 8000ff8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffa:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	f04f 0501 	mov.w	r5, #1
 8001000:	fa05 f303 	lsl.w	r3, r5, r3
 8001004:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001008:	bf8c      	ite	hi
 800100a:	3c03      	subhi	r4, #3
 800100c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100e:	4019      	ands	r1, r3
 8001010:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001012:	fa05 f404 	lsl.w	r4, r5, r4
 8001016:	3c01      	subs	r4, #1
 8001018:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800101a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	ea42 0201 	orr.w	r2, r2, r1
 8001020:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001024:	bfaf      	iteee	ge
 8001026:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102a:	f000 000f 	andlt.w	r0, r0, #15
 800102e:	4b06      	ldrlt	r3, [pc, #24]	; (8001048 <HAL_NVIC_SetPriority+0x64>)
 8001030:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	bfa5      	ittet	ge
 8001034:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001038:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001040:	bd30      	pop	{r4, r5, pc}
 8001042:	bf00      	nop
 8001044:	e000ed00 	.word	0xe000ed00
 8001048:	e000ed14 	.word	0xe000ed14

0800104c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800104c:	0942      	lsrs	r2, r0, #5
 800104e:	2301      	movs	r3, #1
 8001050:	f000 001f 	and.w	r0, r0, #31
 8001054:	fa03 f000 	lsl.w	r0, r3, r0
 8001058:	4b01      	ldr	r3, [pc, #4]	; (8001060 <HAL_NVIC_EnableIRQ+0x14>)
 800105a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100

08001064 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001064:	3801      	subs	r0, #1
 8001066:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800106a:	d20a      	bcs.n	8001082 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106e:	4a07      	ldr	r2, [pc, #28]	; (800108c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001070:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001072:	21f0      	movs	r1, #240	; 0xf0
 8001074:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001078:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001082:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e010 	.word	0xe000e010
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001090:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001092:	2800      	cmp	r0, #0
 8001094:	d04e      	beq.n	8001134 <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001096:	6801      	ldr	r1, [r0, #0]
 8001098:	4b27      	ldr	r3, [pc, #156]	; (8001138 <HAL_DMA_Init+0xa8>)
 800109a:	4299      	cmp	r1, r3
 800109c:	f04f 0414 	mov.w	r4, #20
 80010a0:	d840      	bhi.n	8001124 <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80010a2:	4a26      	ldr	r2, [pc, #152]	; (800113c <HAL_DMA_Init+0xac>)
 80010a4:	440a      	add	r2, r1
 80010a6:	fbb2 f2f4 	udiv	r2, r2, r4
 80010aa:	0092      	lsls	r2, r2, #2
 80010ac:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80010ae:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 80010b2:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010b4:	2302      	movs	r3, #2
 80010b6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80010ba:	6884      	ldr	r4, [r0, #8]
 80010bc:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010be:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80010c0:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80010c2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010c4:	432b      	orrs	r3, r5
 80010c6:	6945      	ldr	r5, [r0, #20]
 80010c8:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010ca:	6985      	ldr	r5, [r0, #24]
 80010cc:	432b      	orrs	r3, r5
 80010ce:	69c5      	ldr	r5, [r0, #28]
 80010d0:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80010d2:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80010d4:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80010d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80010dc:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80010de:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80010e0:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 80010e4:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80010e6:	d014      	beq.n	8001112 <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80010e8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_DMA_Init+0xb0>)
 80010ec:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80010ee:	bf0c      	ite	eq
 80010f0:	4914      	ldreq	r1, [pc, #80]	; (8001144 <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80010f2:	4915      	ldrne	r1, [pc, #84]	; (8001148 <HAL_DMA_Init+0xb8>)
 80010f4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010f6:	680a      	ldr	r2, [r1, #0]
 80010f8:	f003 031c 	and.w	r3, r3, #28
 80010fc:	240f      	movs	r4, #15
 80010fe:	409c      	lsls	r4, r3
 8001100:	ea22 0204 	bic.w	r2, r2, r4
 8001104:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001106:	6842      	ldr	r2, [r0, #4]
 8001108:	680c      	ldr	r4, [r1, #0]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	4323      	orrs	r3, r4
 8001110:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001112:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001114:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001116:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001118:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 800111c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8001120:	4618      	mov	r0, r3
 8001122:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <HAL_DMA_Init+0xbc>)
 8001126:	440b      	add	r3, r1
 8001128:	fbb3 f3f4 	udiv	r3, r3, r4
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <HAL_DMA_Init+0xc0>)
 8001132:	e7be      	b.n	80010b2 <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 8001134:	2001      	movs	r0, #1
}
 8001136:	bd30      	pop	{r4, r5, pc}
 8001138:	40020407 	.word	0x40020407
 800113c:	bffdfff8 	.word	0xbffdfff8
 8001140:	40020000 	.word	0x40020000
 8001144:	400200a8 	.word	0x400200a8
 8001148:	400204a8 	.word	0x400204a8
 800114c:	bffdfbf8 	.word	0xbffdfbf8
 8001150:	40020400 	.word	0x40020400

08001154 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001154:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001156:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800115a:	2c01      	cmp	r4, #1
 800115c:	d038      	beq.n	80011d0 <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 800115e:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 8001162:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001164:	b2ed      	uxtb	r5, r5
 8001166:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8001168:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 800116c:	f04f 0600 	mov.w	r6, #0
 8001170:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 8001174:	d12a      	bne.n	80011cc <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001176:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800117a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800117c:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800117e:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001180:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001182:	f026 0601 	bic.w	r6, r6, #1
 8001186:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001188:	6c46      	ldr	r6, [r0, #68]	; 0x44
 800118a:	f006 061c 	and.w	r6, r6, #28
 800118e:	40b5      	lsls	r5, r6
 8001190:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001192:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001194:	6883      	ldr	r3, [r0, #8]
 8001196:	6805      	ldr	r5, [r0, #0]
 8001198:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 800119a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800119c:	bf0b      	itete	eq
 800119e:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80011a0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80011a2:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80011a4:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80011a6:	b14b      	cbz	r3, 80011bc <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011a8:	6823      	ldr	r3, [r4, #0]
 80011aa:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80011ae:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80011b0:	682b      	ldr	r3, [r5, #0]
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011b8:	2000      	movs	r0, #0
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011bc:	6823      	ldr	r3, [r4, #0]
 80011be:	f023 0304 	bic.w	r3, r3, #4
 80011c2:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80011c4:	6823      	ldr	r3, [r4, #0]
 80011c6:	f043 030a 	orr.w	r3, r3, #10
 80011ca:	e7f0      	b.n	80011ae <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 80011cc:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80011d0:	2002      	movs	r0, #2
}
 80011d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080011d4 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011d4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80011d6:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80011d8:	6803      	ldr	r3, [r0, #0]
{
 80011da:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80011dc:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011e0:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80011e2:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80011e4:	2404      	movs	r4, #4
 80011e6:	4094      	lsls	r4, r2
 80011e8:	4226      	tst	r6, r4
 80011ea:	d00e      	beq.n	800120a <HAL_DMA_IRQHandler+0x36>
 80011ec:	f015 0f04 	tst.w	r5, #4
 80011f0:	d00b      	beq.n	800120a <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011f6:	bf5e      	ittt	pl
 80011f8:	681a      	ldrpl	r2, [r3, #0]
 80011fa:	f022 0204 	bicpl.w	r2, r2, #4
 80011fe:	601a      	strpl	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8001200:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001202:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001204:	b373      	cbz	r3, 8001264 <HAL_DMA_IRQHandler+0x90>
}
 8001206:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001208:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800120a:	2402      	movs	r4, #2
 800120c:	4094      	lsls	r4, r2
 800120e:	4226      	tst	r6, r4
 8001210:	d012      	beq.n	8001238 <HAL_DMA_IRQHandler+0x64>
 8001212:	f015 0f02 	tst.w	r5, #2
 8001216:	d00f      	beq.n	8001238 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	0695      	lsls	r5, r2, #26
 800121c:	d406      	bmi.n	800122c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	f022 020a 	bic.w	r2, r2, #10
 8001224:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001226:	2301      	movs	r3, #1
 8001228:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800122c:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800122e:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001230:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001234:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001236:	e7e5      	b.n	8001204 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001238:	2408      	movs	r4, #8
 800123a:	4094      	lsls	r4, r2
 800123c:	4234      	tst	r4, r6
 800123e:	d011      	beq.n	8001264 <HAL_DMA_IRQHandler+0x90>
 8001240:	072c      	lsls	r4, r5, #28
 8001242:	d50f      	bpl.n	8001264 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001244:	681c      	ldr	r4, [r3, #0]
 8001246:	f024 040e 	bic.w	r4, r4, #14
 800124a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800124c:	2301      	movs	r3, #1
 800124e:	fa03 f202 	lsl.w	r2, r3, r2
 8001252:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001254:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001256:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800125a:	2300      	movs	r3, #0
 800125c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8001260:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001262:	e7cf      	b.n	8001204 <HAL_DMA_IRQHandler+0x30>
}
 8001264:	bc70      	pop	{r4, r5, r6}
 8001266:	4770      	bx	lr

08001268 <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001268:	4a07      	ldr	r2, [pc, #28]	; (8001288 <FLASH_Program_Fast+0x20>)
 800126a:	6953      	ldr	r3, [r2, #20]
 800126c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001270:	6153      	str	r3, [r2, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001272:	b672      	cpsid	i
 8001274:	f501 7380 	add.w	r3, r1, #256	; 0x100
 8001278:	1a40      	subs	r0, r0, r1
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800127a:	680a      	ldr	r2, [r1, #0]
 800127c:	500a      	str	r2, [r1, r0]
    dest_addr++;
    src_addr++;
 800127e:	3104      	adds	r1, #4
    row_index--;
  } while (row_index != 0U);
 8001280:	4299      	cmp	r1, r3
 8001282:	d1fa      	bne.n	800127a <FLASH_Program_Fast+0x12>
  __ASM volatile ("cpsie i" : : : "memory");
 8001284:	b662      	cpsie	i
 8001286:	4770      	bx	lr
 8001288:	40022000 	.word	0x40022000

0800128c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800128c:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <HAL_FLASH_Unlock+0x1c>)
 800128e:	695a      	ldr	r2, [r3, #20]
 8001290:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001292:	bfbf      	itttt	lt
 8001294:	4a05      	ldrlt	r2, [pc, #20]	; (80012ac <HAL_FLASH_Unlock+0x20>)
 8001296:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001298:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 800129c:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800129e:	bfba      	itte	lt
 80012a0:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 80012a2:	0fc0      	lsrlt	r0, r0, #31
 80012a4:	2000      	movge	r0, #0
}
 80012a6:	4770      	bx	lr
 80012a8:	40022000 	.word	0x40022000
 80012ac:	45670123 	.word	0x45670123

080012b0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80012b0:	4a03      	ldr	r2, [pc, #12]	; (80012c0 <HAL_FLASH_Lock+0x10>)
 80012b2:	6953      	ldr	r3, [r2, #20]
 80012b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80012b8:	6153      	str	r3, [r2, #20]
}
 80012ba:	2000      	movs	r0, #0
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40022000 	.word	0x40022000

080012c4 <FLASH_WaitForLastOperation>:
{
 80012c4:	b570      	push	{r4, r5, r6, lr}
 80012c6:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80012c8:	f7ff f998 	bl	80005fc <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80012cc:	4c19      	ldr	r4, [pc, #100]	; (8001334 <FLASH_WaitForLastOperation+0x70>)
  uint32_t tickstart = HAL_GetTick();
 80012ce:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80012d0:	6923      	ldr	r3, [r4, #16]
 80012d2:	03db      	lsls	r3, r3, #15
 80012d4:	d41c      	bmi.n	8001310 <FLASH_WaitForLastOperation+0x4c>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80012d6:	6923      	ldr	r3, [r4, #16]
  error |= (FLASH->ECCR & FLASH_FLAG_ECCD);
 80012d8:	69a0      	ldr	r0, [r4, #24]
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80012da:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80012de:	f023 0305 	bic.w	r3, r3, #5
 80012e2:	041b      	lsls	r3, r3, #16
 80012e4:	0c1b      	lsrs	r3, r3, #16
  error |= (FLASH->ECCR & FLASH_FLAG_ECCD);
 80012e6:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  if(error != 0u)
 80012ea:	4318      	orrs	r0, r3
 80012ec:	d019      	beq.n	8001322 <FLASH_WaitForLastOperation+0x5e>
    pFlash.ErrorCode |= error;
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <FLASH_WaitForLastOperation+0x74>)
 80012f0:	6853      	ldr	r3, [r2, #4]
 80012f2:	4303      	orrs	r3, r0
 80012f4:	6053      	str	r3, [r2, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 80012f6:	f010 4340 	ands.w	r3, r0, #3221225472	; 0xc0000000
 80012fa:	bf1e      	ittt	ne
 80012fc:	69a2      	ldrne	r2, [r4, #24]
 80012fe:	4313      	orrne	r3, r2
 8001300:	61a3      	strne	r3, [r4, #24]
 8001302:	f030 4040 	bics.w	r0, r0, #3221225472	; 0xc0000000
 8001306:	d001      	beq.n	800130c <FLASH_WaitForLastOperation+0x48>
 8001308:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <FLASH_WaitForLastOperation+0x70>)
 800130a:	6118      	str	r0, [r3, #16]
    return HAL_ERROR;
 800130c:	2001      	movs	r0, #1
 800130e:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001310:	1c6a      	adds	r2, r5, #1
 8001312:	d0dd      	beq.n	80012d0 <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 8001314:	f7ff f972 	bl	80005fc <HAL_GetTick>
 8001318:	1b80      	subs	r0, r0, r6
 800131a:	4285      	cmp	r5, r0
 800131c:	d8d8      	bhi.n	80012d0 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 800131e:	2003      	movs	r0, #3
 8001320:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001322:	6923      	ldr	r3, [r4, #16]
 8001324:	f013 0301 	ands.w	r3, r3, #1
 8001328:	d002      	beq.n	8001330 <FLASH_WaitForLastOperation+0x6c>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800132a:	2301      	movs	r3, #1
 800132c:	6123      	str	r3, [r4, #16]
 800132e:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001330:	4618      	mov	r0, r3
}
 8001332:	bd70      	pop	{r4, r5, r6, pc}
 8001334:	40022000 	.word	0x40022000
 8001338:	20000000 	.word	0x20000000

0800133c <HAL_FLASH_Program>:
{
 800133c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 8001340:	4c24      	ldr	r4, [pc, #144]	; (80013d4 <HAL_FLASH_Program+0x98>)
{
 8001342:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 8001344:	7823      	ldrb	r3, [r4, #0]
 8001346:	2b01      	cmp	r3, #1
{
 8001348:	4607      	mov	r7, r0
 800134a:	4688      	mov	r8, r1
 800134c:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 800134e:	d03f      	beq.n	80013d0 <HAL_FLASH_Program+0x94>
 8001350:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001352:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8001356:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001358:	f7ff ffb4 	bl	80012c4 <FLASH_WaitForLastOperation>
 800135c:	4606      	mov	r6, r0
  if(status == HAL_OK)
 800135e:	bb20      	cbnz	r0, 80013aa <HAL_FLASH_Program+0x6e>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001360:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001362:	481d      	ldr	r0, [pc, #116]	; (80013d8 <HAL_FLASH_Program+0x9c>)
 8001364:	6805      	ldr	r5, [r0, #0]
 8001366:	f415 6580 	ands.w	r5, r5, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800136a:	bf17      	itett	ne
 800136c:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800136e:	7725      	strbeq	r5, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001370:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 8001374:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001376:	bf1c      	itt	ne
 8001378:	2302      	movne	r3, #2
 800137a:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800137c:	b9d7      	cbnz	r7, 80013b4 <HAL_FLASH_Program+0x78>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800137e:	6945      	ldr	r5, [r0, #20]
 8001380:	f045 0501 	orr.w	r5, r5, #1
 8001384:	6145      	str	r5, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001386:	f8c8 9000 	str.w	r9, [r8]
      prog_bit = FLASH_CR_PG;
 800138a:	2501      	movs	r5, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800138c:	f8c8 a004 	str.w	sl, [r8, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001390:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001394:	f7ff ff96 	bl	80012c4 <FLASH_WaitForLastOperation>
 8001398:	4606      	mov	r6, r0
    if (prog_bit != 0U)
 800139a:	b125      	cbz	r5, 80013a6 <HAL_FLASH_Program+0x6a>
      CLEAR_BIT(FLASH->CR, prog_bit);
 800139c:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <HAL_FLASH_Program+0x9c>)
 800139e:	6953      	ldr	r3, [r2, #20]
 80013a0:	ea23 0505 	bic.w	r5, r3, r5
 80013a4:	6155      	str	r5, [r2, #20]
    FLASH_FlushCaches();
 80013a6:	f000 f84d 	bl	8001444 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80013aa:	2300      	movs	r3, #0
 80013ac:	7023      	strb	r3, [r4, #0]
}
 80013ae:	4630      	mov	r0, r6
 80013b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80013b4:	1e7b      	subs	r3, r7, #1
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d901      	bls.n	80013be <HAL_FLASH_Program+0x82>
  uint32_t prog_bit = 0;
 80013ba:	2500      	movs	r5, #0
 80013bc:	e7e8      	b.n	8001390 <HAL_FLASH_Program+0x54>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80013be:	4649      	mov	r1, r9
 80013c0:	4640      	mov	r0, r8
 80013c2:	f7ff ff51 	bl	8001268 <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80013c6:	2f02      	cmp	r7, #2
 80013c8:	d1f7      	bne.n	80013ba <HAL_FLASH_Program+0x7e>
        prog_bit = FLASH_CR_FSTPG;
 80013ca:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 80013ce:	e7df      	b.n	8001390 <HAL_FLASH_Program+0x54>
  __HAL_LOCK(&pFlash);
 80013d0:	2602      	movs	r6, #2
 80013d2:	e7ec      	b.n	80013ae <HAL_FLASH_Program+0x72>
 80013d4:	20000000 	.word	0x20000000
 80013d8:	40022000 	.word	0x40022000

080013dc <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <FLASH_MassErase+0x28>)
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80013de:	f010 0f01 	tst.w	r0, #1
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80013e2:	bf1e      	ittt	ne
 80013e4:	695a      	ldrne	r2, [r3, #20]
 80013e6:	f042 0204 	orrne.w	r2, r2, #4
 80013ea:	615a      	strne	r2, [r3, #20]
    
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80013ec:	0782      	lsls	r2, r0, #30
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80013ee:	bf42      	ittt	mi
 80013f0:	695a      	ldrmi	r2, [r3, #20]
 80013f2:	f442 4200 	orrmi.w	r2, r2, #32768	; 0x8000
 80013f6:	615a      	strmi	r2, [r3, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80013f8:	695a      	ldr	r2, [r3, #20]
 80013fa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80013fe:	615a      	str	r2, [r3, #20]
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40022000 	.word	0x40022000

08001408 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8001408:	4b0d      	ldr	r3, [pc, #52]	; (8001440 <FLASH_PageErase+0x38>)
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800140a:	695a      	ldr	r2, [r3, #20]
    if((Banks & FLASH_BANK_1) != 0U)
 800140c:	f011 0f01 	tst.w	r1, #1
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8001410:	bf14      	ite	ne
 8001412:	f422 6200 	bicne.w	r2, r2, #2048	; 0x800
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8001416:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 800141a:	615a      	str	r2, [r3, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800141c:	695a      	ldr	r2, [r3, #20]
 800141e:	00c0      	lsls	r0, r0, #3
 8001420:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8001424:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 8001428:	4310      	orrs	r0, r2
 800142a:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800142c:	695a      	ldr	r2, [r3, #20]
 800142e:	f042 0202 	orr.w	r2, r2, #2
 8001432:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001434:	695a      	ldr	r2, [r3, #20]
 8001436:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800143a:	615a      	str	r2, [r3, #20]
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40022000 	.word	0x40022000

08001444 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001444:	4913      	ldr	r1, [pc, #76]	; (8001494 <FLASH_FlushCaches+0x50>)
 8001446:	7f0b      	ldrb	r3, [r1, #28]
 8001448:	b2db      	uxtb	r3, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) || 
 800144a:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 800144e:	2a01      	cmp	r2, #1
 8001450:	d10c      	bne.n	800146c <FLASH_FlushCaches+0x28>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001452:	4a11      	ldr	r2, [pc, #68]	; (8001498 <FLASH_FlushCaches+0x54>)
 8001454:	6810      	ldr	r0, [r2, #0]
 8001456:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 800145a:	6010      	str	r0, [r2, #0]
 800145c:	6810      	ldr	r0, [r2, #0]
 800145e:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8001462:	6010      	str	r0, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001464:	6810      	ldr	r0, [r2, #0]
 8001466:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 800146a:	6010      	str	r0, [r2, #0]
  }
  
  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) || 
 800146c:	3b02      	subs	r3, #2
 800146e:	2b01      	cmp	r3, #1
 8001470:	d80c      	bhi.n	800148c <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001472:	4b09      	ldr	r3, [pc, #36]	; (8001498 <FLASH_FlushCaches+0x54>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001482:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800148a:	601a      	str	r2, [r3, #0]
  }
  
  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800148c:	2300      	movs	r3, #0
 800148e:	770b      	strb	r3, [r1, #28]
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000000 	.word	0x20000000
 8001498:	40022000 	.word	0x40022000

0800149c <HAL_FLASHEx_Erase>:
{
 800149c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 80014a0:	4c35      	ldr	r4, [pc, #212]	; (8001578 <HAL_FLASHEx_Erase+0xdc>)
 80014a2:	7823      	ldrb	r3, [r4, #0]
 80014a4:	2b01      	cmp	r3, #1
{
 80014a6:	4606      	mov	r6, r0
 80014a8:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80014aa:	d062      	beq.n	8001572 <HAL_FLASHEx_Erase+0xd6>
 80014ac:	2701      	movs	r7, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014ae:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80014b2:	7027      	strb	r7, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014b4:	f7ff ff06 	bl	80012c4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80014b8:	4605      	mov	r5, r0
 80014ba:	bb40      	cbnz	r0, 800150e <HAL_FLASHEx_Erase+0x72>
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80014bc:	4b2f      	ldr	r3, [pc, #188]	; (800157c <HAL_FLASHEx_Erase+0xe0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014be:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	f412 7f00 	tst.w	r2, #512	; 0x200
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80014c6:	681a      	ldr	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80014c8:	d026      	beq.n	8001518 <HAL_FLASHEx_Erase+0x7c>
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80014ca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014ce:	601a      	str	r2, [r3, #0]
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	0551      	lsls	r1, r2, #21
 80014d4:	d506      	bpl.n	80014e4 <HAL_FLASHEx_Erase+0x48>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014dc:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80014de:	2303      	movs	r3, #3
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80014e0:	7723      	strb	r3, [r4, #28]
 80014e2:	e000      	b.n	80014e6 <HAL_FLASHEx_Erase+0x4a>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80014e4:	7727      	strb	r7, [r4, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80014e6:	6833      	ldr	r3, [r6, #0]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d11f      	bne.n	800152c <HAL_FLASHEx_Erase+0x90>
      FLASH_MassErase(pEraseInit->Banks);
 80014ec:	6870      	ldr	r0, [r6, #4]
 80014ee:	f7ff ff75 	bl	80013dc <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014f6:	f7ff fee5 	bl	80012c4 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80014fa:	4a20      	ldr	r2, [pc, #128]	; (800157c <HAL_FLASHEx_Erase+0xe0>)
 80014fc:	6953      	ldr	r3, [r2, #20]
 80014fe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001502:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001506:	4605      	mov	r5, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8001508:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 800150a:	f7ff ff9b 	bl	8001444 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800150e:	2300      	movs	r3, #0
 8001510:	7023      	strb	r3, [r4, #0]
}
 8001512:	4628      	mov	r0, r5
 8001514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001518:	0552      	lsls	r2, r2, #21
 800151a:	d505      	bpl.n	8001528 <HAL_FLASHEx_Erase+0x8c>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001522:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001524:	2302      	movs	r3, #2
 8001526:	e7db      	b.n	80014e0 <HAL_FLASHEx_Erase+0x44>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001528:	7720      	strb	r0, [r4, #28]
 800152a:	e7dc      	b.n	80014e6 <HAL_FLASHEx_Erase+0x4a>
      *PageError = 0xFFFFFFFFU;
 800152c:	f04f 33ff 	mov.w	r3, #4294967295
 8001530:	f8c8 3000 	str.w	r3, [r8]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001534:	68b7      	ldr	r7, [r6, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001536:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800157c <HAL_FLASHEx_Erase+0xe0>
 800153a:	f8df a044 	ldr.w	sl, [pc, #68]	; 8001580 <HAL_FLASHEx_Erase+0xe4>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800153e:	68b3      	ldr	r3, [r6, #8]
 8001540:	68f2      	ldr	r2, [r6, #12]
 8001542:	4413      	add	r3, r2
 8001544:	429f      	cmp	r7, r3
 8001546:	d2e0      	bcs.n	800150a <HAL_FLASHEx_Erase+0x6e>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001548:	6871      	ldr	r1, [r6, #4]
 800154a:	4638      	mov	r0, r7
 800154c:	f7ff ff5c 	bl	8001408 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001550:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001554:	f7ff feb6 	bl	80012c4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001558:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800155c:	ea03 030a 	and.w	r3, r3, sl
 8001560:	f8c9 3014 	str.w	r3, [r9, #20]
        if (status != HAL_OK)
 8001564:	b118      	cbz	r0, 800156e <HAL_FLASHEx_Erase+0xd2>
          *PageError = page_index;
 8001566:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800156a:	4605      	mov	r5, r0
          break;
 800156c:	e7cd      	b.n	800150a <HAL_FLASHEx_Erase+0x6e>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800156e:	3701      	adds	r7, #1
 8001570:	e7e5      	b.n	800153e <HAL_FLASHEx_Erase+0xa2>
  __HAL_LOCK(&pFlash);
 8001572:	2502      	movs	r5, #2
 8001574:	e7cd      	b.n	8001512 <HAL_FLASHEx_Erase+0x76>
 8001576:	bf00      	nop
 8001578:	20000000 	.word	0x20000000
 800157c:	40022000 	.word	0x40022000
 8001580:	fffff805 	.word	0xfffff805

08001584 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001588:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800158a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001738 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001590:	4c67      	ldr	r4, [pc, #412]	; (8001730 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001592:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001594:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001596:	9a01      	ldr	r2, [sp, #4]
 8001598:	40da      	lsrs	r2, r3
 800159a:	d102      	bne.n	80015a2 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800159c:	b005      	add	sp, #20
 800159e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015a2:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80015a4:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015a6:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80015a8:	ea12 0e06 	ands.w	lr, r2, r6
 80015ac:	f000 80b1 	beq.w	8001712 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015b0:	684a      	ldr	r2, [r1, #4]
 80015b2:	f022 0710 	bic.w	r7, r2, #16
 80015b6:	2f02      	cmp	r7, #2
 80015b8:	d116      	bne.n	80015e8 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80015ba:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80015be:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015c2:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80015c6:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015ca:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80015ce:	f04f 0c0f 	mov.w	ip, #15
 80015d2:	fa0c fc0a 	lsl.w	ip, ip, sl
 80015d6:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015da:	690d      	ldr	r5, [r1, #16]
 80015dc:	fa05 f50a 	lsl.w	r5, r5, sl
 80015e0:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80015e4:	f8c9 5020 	str.w	r5, [r9, #32]
 80015e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015ec:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80015ee:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015f2:	fa05 f50c 	lsl.w	r5, r5, ip
 80015f6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015f8:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015fc:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001600:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001604:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001606:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800160a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800160c:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001610:	d811      	bhi.n	8001636 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001612:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001614:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001618:	68cf      	ldr	r7, [r1, #12]
 800161a:	fa07 f70c 	lsl.w	r7, r7, ip
 800161e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001622:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001624:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001626:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800162a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800162e:	409f      	lsls	r7, r3
 8001630:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001634:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001636:	f1ba 0f03 	cmp.w	sl, #3
 800163a:	d107      	bne.n	800164c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 800163c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800163e:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001642:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001646:	409f      	lsls	r7, r3
 8001648:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800164a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 800164c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800164e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001650:	688e      	ldr	r6, [r1, #8]
 8001652:	fa06 f60c 	lsl.w	r6, r6, ip
 8001656:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001658:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800165a:	00d5      	lsls	r5, r2, #3
 800165c:	d559      	bpl.n	8001712 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001662:	f045 0501 	orr.w	r5, r5, #1
 8001666:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800166a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800166e:	f023 0603 	bic.w	r6, r3, #3
 8001672:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001676:	f005 0501 	and.w	r5, r5, #1
 800167a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800167e:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001680:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001684:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001686:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001688:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800168c:	270f      	movs	r7, #15
 800168e:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001692:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001696:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800169a:	d03c      	beq.n	8001716 <HAL_GPIO_Init+0x192>
 800169c:	4d25      	ldr	r5, [pc, #148]	; (8001734 <HAL_GPIO_Init+0x1b0>)
 800169e:	42a8      	cmp	r0, r5
 80016a0:	d03b      	beq.n	800171a <HAL_GPIO_Init+0x196>
 80016a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016a6:	42a8      	cmp	r0, r5
 80016a8:	d039      	beq.n	800171e <HAL_GPIO_Init+0x19a>
 80016aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016ae:	42a8      	cmp	r0, r5
 80016b0:	d037      	beq.n	8001722 <HAL_GPIO_Init+0x19e>
 80016b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016b6:	42a8      	cmp	r0, r5
 80016b8:	d035      	beq.n	8001726 <HAL_GPIO_Init+0x1a2>
 80016ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016be:	42a8      	cmp	r0, r5
 80016c0:	d033      	beq.n	800172a <HAL_GPIO_Init+0x1a6>
 80016c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016c6:	42a8      	cmp	r0, r5
 80016c8:	bf14      	ite	ne
 80016ca:	2507      	movne	r5, #7
 80016cc:	2506      	moveq	r5, #6
 80016ce:	fa05 f50c 	lsl.w	r5, r5, ip
 80016d2:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016d4:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80016d6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80016d8:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016dc:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80016de:	bf54      	ite	pl
 80016e0:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80016e2:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80016e6:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80016e8:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016ea:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80016ec:	bf54      	ite	pl
 80016ee:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80016f0:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80016f4:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80016f6:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016f8:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80016fa:	bf54      	ite	pl
 80016fc:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80016fe:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001702:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001704:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001706:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001708:	bf54      	ite	pl
 800170a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800170c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001710:	60e5      	str	r5, [r4, #12]
    position++;
 8001712:	3301      	adds	r3, #1
 8001714:	e73f      	b.n	8001596 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001716:	2500      	movs	r5, #0
 8001718:	e7d9      	b.n	80016ce <HAL_GPIO_Init+0x14a>
 800171a:	2501      	movs	r5, #1
 800171c:	e7d7      	b.n	80016ce <HAL_GPIO_Init+0x14a>
 800171e:	2502      	movs	r5, #2
 8001720:	e7d5      	b.n	80016ce <HAL_GPIO_Init+0x14a>
 8001722:	2503      	movs	r5, #3
 8001724:	e7d3      	b.n	80016ce <HAL_GPIO_Init+0x14a>
 8001726:	2504      	movs	r5, #4
 8001728:	e7d1      	b.n	80016ce <HAL_GPIO_Init+0x14a>
 800172a:	2505      	movs	r5, #5
 800172c:	e7cf      	b.n	80016ce <HAL_GPIO_Init+0x14a>
 800172e:	bf00      	nop
 8001730:	40010400 	.word	0x40010400
 8001734:	48000400 	.word	0x48000400
 8001738:	40021000 	.word	0x40021000

0800173c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800173c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001740:	4c47      	ldr	r4, [pc, #284]	; (8001860 <HAL_GPIO_DeInit+0x124>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001742:	f8df a124 	ldr.w	sl, [pc, #292]	; 8001868 <HAL_GPIO_DeInit+0x12c>
 8001746:	f8df b124 	ldr.w	fp, [pc, #292]	; 800186c <HAL_GPIO_DeInit+0x130>
  uint32_t position = 0x00u;
 800174a:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 800174c:	f04f 0801 	mov.w	r8, #1
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001750:	f04f 0903 	mov.w	r9, #3
  while ((GPIO_Pin >> position) != 0x00u)
 8001754:	fa31 f203 	lsrs.w	r2, r1, r3
 8001758:	d102      	bne.n	8001760 <HAL_GPIO_DeInit+0x24>
      }
    }

    position++;
  }
}
 800175a:	b003      	add	sp, #12
 800175c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001760:	fa08 f603 	lsl.w	r6, r8, r3
    if (iocurrent != 0x00u)
 8001764:	ea11 0206 	ands.w	r2, r1, r6
 8001768:	9201      	str	r2, [sp, #4]
 800176a:	d06a      	beq.n	8001842 <HAL_GPIO_DeInit+0x106>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800176c:	6807      	ldr	r7, [r0, #0]
 800176e:	005a      	lsls	r2, r3, #1
 8001770:	fa09 f202 	lsl.w	r2, r9, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001774:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001778:	4317      	orrs	r7, r2
 800177a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800177e:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001780:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8001784:	f003 0e07 	and.w	lr, r3, #7
 8001788:	463d      	mov	r5, r7
 800178a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800178e:	270f      	movs	r7, #15
 8001790:	fa07 fe0e 	lsl.w	lr, r7, lr
 8001794:	ea25 0e0e 	bic.w	lr, r5, lr
 8001798:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800179c:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80017a0:	43d2      	mvns	r2, r2
 80017a2:	ea0e 0e02 	and.w	lr, lr, r2
 80017a6:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80017aa:	f8d0 e004 	ldr.w	lr, [r0, #4]
 80017ae:	43f6      	mvns	r6, r6
 80017b0:	ea0e 0e06 	and.w	lr, lr, r6
 80017b4:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80017b8:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 80017bc:	ea02 020e 	and.w	r2, r2, lr
 80017c0:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80017c2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80017c4:	4016      	ands	r6, r2
 80017c6:	62c6      	str	r6, [r0, #44]	; 0x2c
 80017c8:	f023 0603 	bic.w	r6, r3, #3
 80017cc:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80017d0:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80017d4:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 80017d8:	68b2      	ldr	r2, [r6, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80017da:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80017de:	fa07 f70e 	lsl.w	r7, r7, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80017e2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80017e6:	ea02 0c07 	and.w	ip, r2, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80017ea:	d02c      	beq.n	8001846 <HAL_GPIO_DeInit+0x10a>
 80017ec:	4a1d      	ldr	r2, [pc, #116]	; (8001864 <HAL_GPIO_DeInit+0x128>)
 80017ee:	4290      	cmp	r0, r2
 80017f0:	d02b      	beq.n	800184a <HAL_GPIO_DeInit+0x10e>
 80017f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017f6:	4290      	cmp	r0, r2
 80017f8:	d029      	beq.n	800184e <HAL_GPIO_DeInit+0x112>
 80017fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017fe:	4290      	cmp	r0, r2
 8001800:	d027      	beq.n	8001852 <HAL_GPIO_DeInit+0x116>
 8001802:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001806:	4290      	cmp	r0, r2
 8001808:	d025      	beq.n	8001856 <HAL_GPIO_DeInit+0x11a>
 800180a:	4550      	cmp	r0, sl
 800180c:	d025      	beq.n	800185a <HAL_GPIO_DeInit+0x11e>
 800180e:	4558      	cmp	r0, fp
 8001810:	bf0c      	ite	eq
 8001812:	2206      	moveq	r2, #6
 8001814:	2207      	movne	r2, #7
 8001816:	fa02 f20e 	lsl.w	r2, r2, lr
 800181a:	4594      	cmp	ip, r2
 800181c:	d111      	bne.n	8001842 <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800181e:	68b2      	ldr	r2, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001820:	9d01      	ldr	r5, [sp, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001822:	ea22 0707 	bic.w	r7, r2, r7
 8001826:	60b7      	str	r7, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001828:	6822      	ldr	r2, [r4, #0]
 800182a:	43ed      	mvns	r5, r5
 800182c:	402a      	ands	r2, r5
 800182e:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001830:	6862      	ldr	r2, [r4, #4]
 8001832:	402a      	ands	r2, r5
 8001834:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001836:	68a2      	ldr	r2, [r4, #8]
 8001838:	402a      	ands	r2, r5
 800183a:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800183c:	68e2      	ldr	r2, [r4, #12]
 800183e:	4015      	ands	r5, r2
 8001840:	60e5      	str	r5, [r4, #12]
    position++;
 8001842:	3301      	adds	r3, #1
 8001844:	e786      	b.n	8001754 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001846:	2200      	movs	r2, #0
 8001848:	e7e5      	b.n	8001816 <HAL_GPIO_DeInit+0xda>
 800184a:	2201      	movs	r2, #1
 800184c:	e7e3      	b.n	8001816 <HAL_GPIO_DeInit+0xda>
 800184e:	2202      	movs	r2, #2
 8001850:	e7e1      	b.n	8001816 <HAL_GPIO_DeInit+0xda>
 8001852:	2203      	movs	r2, #3
 8001854:	e7df      	b.n	8001816 <HAL_GPIO_DeInit+0xda>
 8001856:	2204      	movs	r2, #4
 8001858:	e7dd      	b.n	8001816 <HAL_GPIO_DeInit+0xda>
 800185a:	2205      	movs	r2, #5
 800185c:	e7db      	b.n	8001816 <HAL_GPIO_DeInit+0xda>
 800185e:	bf00      	nop
 8001860:	40010400 	.word	0x40010400
 8001864:	48000400 	.word	0x48000400
 8001868:	48001400 	.word	0x48001400
 800186c:	48001800 	.word	0x48001800

08001870 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001870:	b10a      	cbz	r2, 8001876 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001872:	6181      	str	r1, [r0, #24]
 8001874:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001876:	6281      	str	r1, [r0, #40]	; 0x28
 8001878:	4770      	bx	lr

0800187a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800187a:	6943      	ldr	r3, [r0, #20]
 800187c:	4059      	eors	r1, r3
 800187e:	6141      	str	r1, [r0, #20]
 8001880:	4770      	bx	lr

08001882 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001882:	6803      	ldr	r3, [r0, #0]
 8001884:	699a      	ldr	r2, [r3, #24]
 8001886:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001888:	bf44      	itt	mi
 800188a:	2200      	movmi	r2, #0
 800188c:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800188e:	699a      	ldr	r2, [r3, #24]
 8001890:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001892:	bf5e      	ittt	pl
 8001894:	699a      	ldrpl	r2, [r3, #24]
 8001896:	f042 0201 	orrpl.w	r2, r2, #1
 800189a:	619a      	strpl	r2, [r3, #24]
 800189c:	4770      	bx	lr

0800189e <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800189e:	b530      	push	{r4, r5, lr}
 80018a0:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80018a2:	6805      	ldr	r5, [r0, #0]
 80018a4:	4323      	orrs	r3, r4
 80018a6:	0d64      	lsrs	r4, r4, #21
 80018a8:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80018ac:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80018b0:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80018b4:	6868      	ldr	r0, [r5, #4]
 80018b6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80018ba:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80018be:	4319      	orrs	r1, r3
 80018c0:	f044 0403 	orr.w	r4, r4, #3
 80018c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80018c8:	ea20 0404 	bic.w	r4, r0, r4
 80018cc:	4321      	orrs	r1, r4
 80018ce:	6069      	str	r1, [r5, #4]
 80018d0:	bd30      	pop	{r4, r5, pc}

080018d2 <I2C_WaitOnFlagUntilTimeout>:
{
 80018d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018d6:	9f06      	ldr	r7, [sp, #24]
 80018d8:	4604      	mov	r4, r0
 80018da:	4688      	mov	r8, r1
 80018dc:	4616      	mov	r6, r2
 80018de:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80018e0:	6822      	ldr	r2, [r4, #0]
 80018e2:	6993      	ldr	r3, [r2, #24]
 80018e4:	ea38 0303 	bics.w	r3, r8, r3
 80018e8:	bf0c      	ite	eq
 80018ea:	2301      	moveq	r3, #1
 80018ec:	2300      	movne	r3, #0
 80018ee:	42b3      	cmp	r3, r6
 80018f0:	d002      	beq.n	80018f8 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80018f2:	2000      	movs	r0, #0
}
 80018f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80018f8:	1c6b      	adds	r3, r5, #1
 80018fa:	d0f2      	beq.n	80018e2 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018fc:	f7fe fe7e 	bl	80005fc <HAL_GetTick>
 8001900:	1bc0      	subs	r0, r0, r7
 8001902:	4285      	cmp	r5, r0
 8001904:	d301      	bcc.n	800190a <I2C_WaitOnFlagUntilTimeout+0x38>
 8001906:	2d00      	cmp	r5, #0
 8001908:	d1ea      	bne.n	80018e0 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800190a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800190c:	f043 0320 	orr.w	r3, r3, #32
 8001910:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001912:	2320      	movs	r3, #32
 8001914:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001918:	2300      	movs	r3, #0
 800191a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800191e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001922:	2001      	movs	r0, #1
 8001924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001928 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001928:	6803      	ldr	r3, [r0, #0]
{
 800192a:	b570      	push	{r4, r5, r6, lr}
 800192c:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800192e:	6998      	ldr	r0, [r3, #24]
 8001930:	f010 0010 	ands.w	r0, r0, #16
{
 8001934:	460d      	mov	r5, r1
 8001936:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001938:	d116      	bne.n	8001968 <I2C_IsAcknowledgeFailed+0x40>
 800193a:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 800193c:	1c69      	adds	r1, r5, #1
 800193e:	d014      	beq.n	800196a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001940:	f7fe fe5c 	bl	80005fc <HAL_GetTick>
 8001944:	1b80      	subs	r0, r0, r6
 8001946:	4285      	cmp	r5, r0
 8001948:	d300      	bcc.n	800194c <I2C_IsAcknowledgeFailed+0x24>
 800194a:	b96d      	cbnz	r5, 8001968 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800194c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800194e:	f043 0320 	orr.w	r3, r3, #32
 8001952:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001954:	2320      	movs	r3, #32
 8001956:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800195a:	2300      	movs	r3, #0
 800195c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001960:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001964:	2001      	movs	r0, #1
}
 8001966:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001968:	6823      	ldr	r3, [r4, #0]
 800196a:	6999      	ldr	r1, [r3, #24]
 800196c:	068a      	lsls	r2, r1, #26
 800196e:	d5e5      	bpl.n	800193c <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001970:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001972:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001974:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001976:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001978:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800197a:	f7ff ff82 	bl	8001882 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800197e:	6822      	ldr	r2, [r4, #0]
 8001980:	6853      	ldr	r3, [r2, #4]
 8001982:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001986:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800198a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800198e:	f023 0301 	bic.w	r3, r3, #1
 8001992:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001994:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001996:	f043 0304 	orr.w	r3, r3, #4
 800199a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800199c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 80019a0:	e7db      	b.n	800195a <I2C_IsAcknowledgeFailed+0x32>

080019a2 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80019a2:	b570      	push	{r4, r5, r6, lr}
 80019a4:	4604      	mov	r4, r0
 80019a6:	460d      	mov	r5, r1
 80019a8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80019aa:	6823      	ldr	r3, [r4, #0]
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	079b      	lsls	r3, r3, #30
 80019b0:	d501      	bpl.n	80019b6 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 80019b2:	2000      	movs	r0, #0
 80019b4:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80019b6:	4632      	mov	r2, r6
 80019b8:	4629      	mov	r1, r5
 80019ba:	4620      	mov	r0, r4
 80019bc:	f7ff ffb4 	bl	8001928 <I2C_IsAcknowledgeFailed>
 80019c0:	b9a0      	cbnz	r0, 80019ec <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 80019c2:	1c6a      	adds	r2, r5, #1
 80019c4:	d0f1      	beq.n	80019aa <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019c6:	f7fe fe19 	bl	80005fc <HAL_GetTick>
 80019ca:	1b80      	subs	r0, r0, r6
 80019cc:	4285      	cmp	r5, r0
 80019ce:	d301      	bcc.n	80019d4 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80019d0:	2d00      	cmp	r5, #0
 80019d2:	d1ea      	bne.n	80019aa <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80019d6:	f043 0320 	orr.w	r3, r3, #32
 80019da:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80019dc:	2320      	movs	r3, #32
 80019de:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80019e8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80019ec:	2001      	movs	r0, #1
}
 80019ee:	bd70      	pop	{r4, r5, r6, pc}

080019f0 <I2C_RequestMemoryWrite>:
{
 80019f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80019f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80019f4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80019f6:	4b16      	ldr	r3, [pc, #88]	; (8001a50 <I2C_RequestMemoryWrite+0x60>)
 80019f8:	9300      	str	r3, [sp, #0]
{
 80019fa:	4605      	mov	r5, r0
 80019fc:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80019fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a02:	b2fa      	uxtb	r2, r7
 8001a04:	f7ff ff4b 	bl	800189e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a08:	4632      	mov	r2, r6
 8001a0a:	9908      	ldr	r1, [sp, #32]
 8001a0c:	4628      	mov	r0, r5
 8001a0e:	f7ff ffc8 	bl	80019a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a12:	b110      	cbz	r0, 8001a1a <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8001a14:	2001      	movs	r0, #1
}
 8001a16:	b003      	add	sp, #12
 8001a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a1a:	2f01      	cmp	r7, #1
 8001a1c:	682b      	ldr	r3, [r5, #0]
 8001a1e:	d10c      	bne.n	8001a3a <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a20:	b2e4      	uxtb	r4, r4
 8001a22:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001a24:	9b08      	ldr	r3, [sp, #32]
 8001a26:	9600      	str	r6, [sp, #0]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2180      	movs	r1, #128	; 0x80
 8001a2c:	4628      	mov	r0, r5
 8001a2e:	f7ff ff50 	bl	80018d2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001a32:	3000      	adds	r0, #0
 8001a34:	bf18      	it	ne
 8001a36:	2001      	movne	r0, #1
 8001a38:	e7ed      	b.n	8001a16 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001a3a:	0a22      	lsrs	r2, r4, #8
 8001a3c:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a3e:	9908      	ldr	r1, [sp, #32]
 8001a40:	4632      	mov	r2, r6
 8001a42:	4628      	mov	r0, r5
 8001a44:	f7ff ffad 	bl	80019a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a48:	2800      	cmp	r0, #0
 8001a4a:	d1e3      	bne.n	8001a14 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a4c:	682b      	ldr	r3, [r5, #0]
 8001a4e:	e7e7      	b.n	8001a20 <I2C_RequestMemoryWrite+0x30>
 8001a50:	80002000 	.word	0x80002000

08001a54 <I2C_RequestMemoryRead>:
{
 8001a54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001a56:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001a58:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001a5a:	4b16      	ldr	r3, [pc, #88]	; (8001ab4 <I2C_RequestMemoryRead+0x60>)
 8001a5c:	9300      	str	r3, [sp, #0]
{
 8001a5e:	4605      	mov	r5, r0
 8001a60:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001a62:	2300      	movs	r3, #0
 8001a64:	b2fa      	uxtb	r2, r7
 8001a66:	f7ff ff1a 	bl	800189e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a6a:	4632      	mov	r2, r6
 8001a6c:	9908      	ldr	r1, [sp, #32]
 8001a6e:	4628      	mov	r0, r5
 8001a70:	f7ff ff97 	bl	80019a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a74:	b110      	cbz	r0, 8001a7c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001a76:	2001      	movs	r0, #1
}
 8001a78:	b003      	add	sp, #12
 8001a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a7c:	2f01      	cmp	r7, #1
 8001a7e:	682b      	ldr	r3, [r5, #0]
 8001a80:	d10c      	bne.n	8001a9c <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a82:	b2e4      	uxtb	r4, r4
 8001a84:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001a86:	9b08      	ldr	r3, [sp, #32]
 8001a88:	9600      	str	r6, [sp, #0]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2140      	movs	r1, #64	; 0x40
 8001a8e:	4628      	mov	r0, r5
 8001a90:	f7ff ff1f 	bl	80018d2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001a94:	3000      	adds	r0, #0
 8001a96:	bf18      	it	ne
 8001a98:	2001      	movne	r0, #1
 8001a9a:	e7ed      	b.n	8001a78 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001a9c:	0a22      	lsrs	r2, r4, #8
 8001a9e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001aa0:	9908      	ldr	r1, [sp, #32]
 8001aa2:	4632      	mov	r2, r6
 8001aa4:	4628      	mov	r0, r5
 8001aa6:	f7ff ff7c 	bl	80019a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001aaa:	2800      	cmp	r0, #0
 8001aac:	d1e3      	bne.n	8001a76 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001aae:	682b      	ldr	r3, [r5, #0]
 8001ab0:	e7e7      	b.n	8001a82 <I2C_RequestMemoryRead+0x2e>
 8001ab2:	bf00      	nop
 8001ab4:	80002000 	.word	0x80002000

08001ab8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001ab8:	b570      	push	{r4, r5, r6, lr}
 8001aba:	4604      	mov	r4, r0
 8001abc:	460d      	mov	r5, r1
 8001abe:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ac0:	6823      	ldr	r3, [r4, #0]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	069b      	lsls	r3, r3, #26
 8001ac6:	d501      	bpl.n	8001acc <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001ac8:	2000      	movs	r0, #0
 8001aca:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001acc:	4632      	mov	r2, r6
 8001ace:	4629      	mov	r1, r5
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	f7ff ff29 	bl	8001928 <I2C_IsAcknowledgeFailed>
 8001ad6:	b990      	cbnz	r0, 8001afe <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ad8:	f7fe fd90 	bl	80005fc <HAL_GetTick>
 8001adc:	1b80      	subs	r0, r0, r6
 8001ade:	4285      	cmp	r5, r0
 8001ae0:	d301      	bcc.n	8001ae6 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8001ae2:	2d00      	cmp	r5, #0
 8001ae4:	d1ec      	bne.n	8001ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ae6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ae8:	f043 0320 	orr.w	r3, r3, #32
 8001aec:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001aee:	2320      	movs	r3, #32
 8001af0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001afa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001afe:	2001      	movs	r0, #1
}
 8001b00:	bd70      	pop	{r4, r5, r6, pc}

08001b02 <HAL_I2C_Init>:
{
 8001b02:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001b04:	4604      	mov	r4, r0
 8001b06:	2800      	cmp	r0, #0
 8001b08:	d04a      	beq.n	8001ba0 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b0a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001b0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b12:	b91b      	cbnz	r3, 8001b1c <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001b14:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001b18:	f004 f992 	bl	8005e40 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b1c:	2324      	movs	r3, #36	; 0x24
 8001b1e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001b22:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b24:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	f022 0201 	bic.w	r2, r2, #1
 8001b2c:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b2e:	6862      	ldr	r2, [r4, #4]
 8001b30:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001b34:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b36:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b38:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b42:	d124      	bne.n	8001b8e <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b48:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b4a:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001b4c:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b4e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001b52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b56:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b5e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001b60:	6922      	ldr	r2, [r4, #16]
 8001b62:	430a      	orrs	r2, r1
 8001b64:	69a1      	ldr	r1, [r4, #24]
 8001b66:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001b6a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b6c:	6a21      	ldr	r1, [r4, #32]
 8001b6e:	69e2      	ldr	r2, [r4, #28]
 8001b70:	430a      	orrs	r2, r1
 8001b72:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	f042 0201 	orr.w	r2, r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b7c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001b7e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b80:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b82:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b86:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b88:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001b8c:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b8e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b92:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b94:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001b96:	bf04      	itt	eq
 8001b98:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001b9c:	605a      	streq	r2, [r3, #4]
 8001b9e:	e7d4      	b.n	8001b4a <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001ba0:	2001      	movs	r0, #1
}
 8001ba2:	bd10      	pop	{r4, pc}

08001ba4 <HAL_I2C_Mem_Write>:
{
 8001ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ba8:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001baa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001bae:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bb0:	2b20      	cmp	r3, #32
{
 8001bb2:	4604      	mov	r4, r0
 8001bb4:	460f      	mov	r7, r1
 8001bb6:	9203      	str	r2, [sp, #12]
 8001bb8:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001bbc:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bc0:	f040 80a5 	bne.w	8001d0e <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8001bc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001bc6:	b113      	cbz	r3, 8001bce <HAL_I2C_Mem_Write+0x2a>
 8001bc8:	f1ba 0f00 	cmp.w	sl, #0
 8001bcc:	d106      	bne.n	8001bdc <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001bce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd2:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001bd4:	2001      	movs	r0, #1
}
 8001bd6:	b005      	add	sp, #20
 8001bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001bdc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	f000 8094 	beq.w	8001d0e <HAL_I2C_Mem_Write+0x16a>
 8001be6:	2501      	movs	r5, #1
 8001be8:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001bec:	f7fe fd06 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bf0:	2319      	movs	r3, #25
 8001bf2:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001bf4:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bf6:	462a      	mov	r2, r5
 8001bf8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bfc:	4620      	mov	r0, r4
 8001bfe:	f7ff fe68 	bl	80018d2 <I2C_WaitOnFlagUntilTimeout>
 8001c02:	4681      	mov	r9, r0
 8001c04:	2800      	cmp	r0, #0
 8001c06:	d1e5      	bne.n	8001bd4 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001c08:	2321      	movs	r3, #33	; 0x21
 8001c0a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c0e:	2340      	movs	r3, #64	; 0x40
 8001c10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c16:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001c18:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001c1a:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001c1c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c20:	9601      	str	r6, [sp, #4]
 8001c22:	f8cd 8000 	str.w	r8, [sp]
 8001c26:	465b      	mov	r3, fp
 8001c28:	9a03      	ldr	r2, [sp, #12]
 8001c2a:	4639      	mov	r1, r7
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	f7ff fedf 	bl	80019f0 <I2C_RequestMemoryWrite>
 8001c32:	b110      	cbz	r0, 8001c3a <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8001c34:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001c38:	e7cc      	b.n	8001bd4 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c3a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	2bff      	cmp	r3, #255	; 0xff
 8001c40:	d955      	bls.n	8001cee <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c42:	22ff      	movs	r2, #255	; 0xff
 8001c44:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c46:	9000      	str	r0, [sp, #0]
 8001c48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c4c:	4639      	mov	r1, r7
 8001c4e:	4620      	mov	r0, r4
 8001c50:	f7ff fe25 	bl	800189e <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c54:	4632      	mov	r2, r6
 8001c56:	4641      	mov	r1, r8
 8001c58:	4620      	mov	r0, r4
 8001c5a:	f7ff fea2 	bl	80019a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c5e:	2800      	cmp	r0, #0
 8001c60:	d1b8      	bne.n	8001bd4 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c64:	6822      	ldr	r2, [r4, #0]
 8001c66:	f813 1b01 	ldrb.w	r1, [r3], #1
 8001c6a:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001c6c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001c6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001c70:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001c72:	3b01      	subs	r3, #1
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c78:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001c7a:	3a01      	subs	r2, #1
 8001c7c:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c7e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001c80:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c82:	b1ab      	cbz	r3, 8001cb0 <HAL_I2C_Mem_Write+0x10c>
 8001c84:	b9a2      	cbnz	r2, 8001cb0 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c86:	9600      	str	r6, [sp, #0]
 8001c88:	4643      	mov	r3, r8
 8001c8a:	2180      	movs	r1, #128	; 0x80
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	f7ff fe20 	bl	80018d2 <I2C_WaitOnFlagUntilTimeout>
 8001c92:	2800      	cmp	r0, #0
 8001c94:	d19e      	bne.n	8001bd4 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	2bff      	cmp	r3, #255	; 0xff
 8001c9c:	d92f      	bls.n	8001cfe <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c9e:	22ff      	movs	r2, #255	; 0xff
 8001ca0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001ca2:	9000      	str	r0, [sp, #0]
 8001ca4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ca8:	4639      	mov	r1, r7
 8001caa:	4620      	mov	r0, r4
 8001cac:	f7ff fdf7 	bl	800189e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001cb0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1cd      	bne.n	8001c54 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cb8:	4632      	mov	r2, r6
 8001cba:	4641      	mov	r1, r8
 8001cbc:	4620      	mov	r0, r4
 8001cbe:	f7ff fefb 	bl	8001ab8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001cc2:	2800      	cmp	r0, #0
 8001cc4:	d186      	bne.n	8001bd4 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cc6:	6823      	ldr	r3, [r4, #0]
 8001cc8:	2120      	movs	r1, #32
 8001cca:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001cd2:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001cd6:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001cda:	f022 0201 	bic.w	r2, r2, #1
 8001cde:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ce0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001ce4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ce8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001cec:	e773      	b.n	8001bd6 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001cee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001cf0:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001cf2:	b292      	uxth	r2, r2
 8001cf4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001cf6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	e7a6      	b.n	8001c4c <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8001cfe:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001d00:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001d02:	b292      	uxth	r2, r2
 8001d04:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001d06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	e7cc      	b.n	8001ca8 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8001d0e:	2002      	movs	r0, #2
 8001d10:	e761      	b.n	8001bd6 <HAL_I2C_Mem_Write+0x32>
	...

08001d14 <HAL_I2C_Mem_Read>:
{
 8001d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d18:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d1a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001d1e:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d20:	2b20      	cmp	r3, #32
{
 8001d22:	4604      	mov	r4, r0
 8001d24:	460f      	mov	r7, r1
 8001d26:	9203      	str	r2, [sp, #12]
 8001d28:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001d2c:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d30:	f040 80a9 	bne.w	8001e86 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8001d34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001d36:	b113      	cbz	r3, 8001d3e <HAL_I2C_Mem_Read+0x2a>
 8001d38:	f1ba 0f00 	cmp.w	sl, #0
 8001d3c:	d106      	bne.n	8001d4c <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d42:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001d44:	2001      	movs	r0, #1
}
 8001d46:	b005      	add	sp, #20
 8001d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001d4c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	f000 8098 	beq.w	8001e86 <HAL_I2C_Mem_Read+0x172>
 8001d56:	2501      	movs	r5, #1
 8001d58:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001d5c:	f7fe fc4e 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d60:	2319      	movs	r3, #25
 8001d62:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001d64:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d66:	462a      	mov	r2, r5
 8001d68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	f7ff fdb0 	bl	80018d2 <I2C_WaitOnFlagUntilTimeout>
 8001d72:	4681      	mov	r9, r0
 8001d74:	2800      	cmp	r0, #0
 8001d76:	d1e5      	bne.n	8001d44 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d78:	2322      	movs	r3, #34	; 0x22
 8001d7a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d7e:	2340      	movs	r3, #64	; 0x40
 8001d80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001d84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d86:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001d88:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001d8a:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001d8c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d90:	9601      	str	r6, [sp, #4]
 8001d92:	f8cd 8000 	str.w	r8, [sp]
 8001d96:	465b      	mov	r3, fp
 8001d98:	9a03      	ldr	r2, [sp, #12]
 8001d9a:	4639      	mov	r1, r7
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	f7ff fe59 	bl	8001a54 <I2C_RequestMemoryRead>
 8001da2:	b110      	cbz	r0, 8001daa <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8001da4:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001da8:	e7cc      	b.n	8001d44 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001daa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	2bff      	cmp	r3, #255	; 0xff
 8001db0:	4b36      	ldr	r3, [pc, #216]	; (8001e8c <HAL_I2C_Mem_Read+0x178>)
 8001db2:	d958      	bls.n	8001e66 <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001db4:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001db6:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001db8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001dba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001dbe:	4639      	mov	r1, r7
 8001dc0:	4620      	mov	r0, r4
 8001dc2:	f7ff fd6c 	bl	800189e <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001dc6:	9600      	str	r6, [sp, #0]
 8001dc8:	4643      	mov	r3, r8
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2104      	movs	r1, #4
 8001dce:	4620      	mov	r0, r4
 8001dd0:	f7ff fd7f 	bl	80018d2 <I2C_WaitOnFlagUntilTimeout>
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d1b5      	bne.n	8001d44 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001dd8:	6822      	ldr	r2, [r4, #0]
 8001dda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ddc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001dde:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001de0:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001de2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001de4:	3301      	adds	r3, #1
 8001de6:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001de8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001dea:	3b01      	subs	r3, #1
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001df0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001df2:	3a01      	subs	r2, #1
 8001df4:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001df6:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001df8:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001dfa:	b1ab      	cbz	r3, 8001e28 <HAL_I2C_Mem_Read+0x114>
 8001dfc:	b9a2      	cbnz	r2, 8001e28 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dfe:	9600      	str	r6, [sp, #0]
 8001e00:	4643      	mov	r3, r8
 8001e02:	2180      	movs	r1, #128	; 0x80
 8001e04:	4620      	mov	r0, r4
 8001e06:	f7ff fd64 	bl	80018d2 <I2C_WaitOnFlagUntilTimeout>
 8001e0a:	2800      	cmp	r0, #0
 8001e0c:	d19a      	bne.n	8001d44 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e0e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	2bff      	cmp	r3, #255	; 0xff
 8001e14:	d92f      	bls.n	8001e76 <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e16:	22ff      	movs	r2, #255	; 0xff
 8001e18:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e1a:	9000      	str	r0, [sp, #0]
 8001e1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e20:	4639      	mov	r1, r7
 8001e22:	4620      	mov	r0, r4
 8001e24:	f7ff fd3b 	bl	800189e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001e28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1ca      	bne.n	8001dc6 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e30:	4632      	mov	r2, r6
 8001e32:	4641      	mov	r1, r8
 8001e34:	4620      	mov	r0, r4
 8001e36:	f7ff fe3f 	bl	8001ab8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e3a:	2800      	cmp	r0, #0
 8001e3c:	d182      	bne.n	8001d44 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e3e:	6823      	ldr	r3, [r4, #0]
 8001e40:	2120      	movs	r1, #32
 8001e42:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001e44:	685a      	ldr	r2, [r3, #4]
 8001e46:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001e4a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001e4e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001e52:	f022 0201 	bic.w	r2, r2, #1
 8001e56:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001e58:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001e5c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e60:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001e64:	e76f      	b.n	8001d46 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001e66:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001e68:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001e6a:	b292      	uxth	r2, r2
 8001e6c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001e6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	e7a3      	b.n	8001dbe <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8001e76:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e78:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001e7a:	b292      	uxth	r2, r2
 8001e7c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	e7cc      	b.n	8001e20 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 8001e86:	2002      	movs	r0, #2
 8001e88:	e75d      	b.n	8001d46 <HAL_I2C_Mem_Read+0x32>
 8001e8a:	bf00      	nop
 8001e8c:	80002400 	.word	0x80002400

08001e90 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e90:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	2a20      	cmp	r2, #32
{
 8001e98:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e9a:	d11d      	bne.n	8001ed8 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e9c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d019      	beq.n	8001ed8 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ea4:	2324      	movs	r3, #36	; 0x24
 8001ea6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001eaa:	6803      	ldr	r3, [r0, #0]
 8001eac:	681c      	ldr	r4, [r3, #0]
 8001eae:	f024 0401 	bic.w	r4, r4, #1
 8001eb2:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001eb4:	681c      	ldr	r4, [r3, #0]
 8001eb6:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001eba:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ebc:	681c      	ldr	r4, [r3, #0]
 8001ebe:	4321      	orrs	r1, r4
 8001ec0:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ec2:	6819      	ldr	r1, [r3, #0]
 8001ec4:	f041 0101 	orr.w	r1, r1, #1
 8001ec8:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eca:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001ecc:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001ed0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001ed8:	2002      	movs	r0, #2
  }
}
 8001eda:	bd10      	pop	{r4, pc}

08001edc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001edc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ede:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001ee2:	b2e4      	uxtb	r4, r4
 8001ee4:	2c20      	cmp	r4, #32
 8001ee6:	d11c      	bne.n	8001f22 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ee8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d018      	beq.n	8001f22 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef0:	2324      	movs	r3, #36	; 0x24
 8001ef2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ef6:	6803      	ldr	r3, [r0, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	f022 0201 	bic.w	r2, r2, #1
 8001efe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f00:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f02:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f06:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f0a:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	f042 0201 	orr.w	r2, r2, #1
 8001f12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f14:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001f16:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001f1a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001f1e:	4618      	mov	r0, r3
 8001f20:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001f22:	2002      	movs	r0, #2
  }
}
 8001f24:	bd10      	pop	{r4, pc}
	...

08001f28 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f28:	4a02      	ldr	r2, [pc, #8]	; (8001f34 <HAL_PWR_EnableBkUpAccess+0xc>)
 8001f2a:	6813      	ldr	r3, [r2, #0]
 8001f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	4770      	bx	lr
 8001f34:	40007000 	.word	0x40007000

08001f38 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8001f38:	4a06      	ldr	r2, [pc, #24]	; (8001f54 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8001f3a:	6813      	ldr	r3, [r2, #0]
 8001f3c:	f023 0307 	bic.w	r3, r3, #7
 8001f40:	f043 0303 	orr.w	r3, r3, #3
 8001f44:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001f46:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <HAL_PWR_EnterSTANDBYMode+0x20>)
 8001f48:	6913      	ldr	r3, [r2, #16]
 8001f4a:	f043 0304 	orr.w	r3, r3, #4
 8001f4e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 8001f50:	bf30      	wfi
 8001f52:	4770      	bx	lr
 8001f54:	40007000 	.word	0x40007000
 8001f58:	e000ed00 	.word	0xe000ed00

08001f5c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001f5c:	4b02      	ldr	r3, [pc, #8]	; (8001f68 <HAL_PWREx_GetVoltageRange+0xc>)
 8001f5e:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001f60:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	40007000 	.word	0x40007000

08001f6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f6c:	4b17      	ldr	r3, [pc, #92]	; (8001fcc <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f6e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f70:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f74:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f78:	d11c      	bne.n	8001fb4 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f7a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001f7e:	d015      	beq.n	8001fac <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001f86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f8a:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f8c:	4a10      	ldr	r2, [pc, #64]	; (8001fd0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001f8e:	6811      	ldr	r1, [r2, #0]
 8001f90:	2232      	movs	r2, #50	; 0x32
 8001f92:	434a      	muls	r2, r1
 8001f94:	490f      	ldr	r1, [pc, #60]	; (8001fd4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001f96:	fbb2 f2f1 	udiv	r2, r2, r1
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f9e:	6958      	ldr	r0, [r3, #20]
 8001fa0:	0540      	lsls	r0, r0, #21
 8001fa2:	d500      	bpl.n	8001fa6 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001fa4:	b922      	cbnz	r2, 8001fb0 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fa6:	694b      	ldr	r3, [r1, #20]
 8001fa8:	055b      	lsls	r3, r3, #21
 8001faa:	d40d      	bmi.n	8001fc8 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001fac:	2000      	movs	r0, #0
 8001fae:	4770      	bx	lr
        wait_loop_index--;
 8001fb0:	3a01      	subs	r2, #1
 8001fb2:	e7f4      	b.n	8001f9e <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fb4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001fb8:	bf1f      	itttt	ne
 8001fba:	681a      	ldrne	r2, [r3, #0]
 8001fbc:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001fc0:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001fc4:	601a      	strne	r2, [r3, #0]
 8001fc6:	e7f1      	b.n	8001fac <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001fc8:	2003      	movs	r0, #3
}
 8001fca:	4770      	bx	lr
 8001fcc:	40007000 	.word	0x40007000
 8001fd0:	20000054 	.word	0x20000054
 8001fd4:	000f4240 	.word	0x000f4240

08001fd8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001fd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fda:	4d1e      	ldr	r5, [pc, #120]	; (8002054 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001fdc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001fde:	00da      	lsls	r2, r3, #3
{
 8001fe0:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fe2:	d518      	bpl.n	8002016 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001fe4:	f7ff ffba 	bl	8001f5c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fe8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001fec:	d123      	bne.n	8002036 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001fee:	2c80      	cmp	r4, #128	; 0x80
 8001ff0:	d929      	bls.n	8002046 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ff2:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ff4:	bf8c      	ite	hi
 8001ff6:	2002      	movhi	r0, #2
 8001ff8:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ffa:	4a17      	ldr	r2, [pc, #92]	; (8002058 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001ffc:	6813      	ldr	r3, [r2, #0]
 8001ffe:	f023 0307 	bic.w	r3, r3, #7
 8002002:	4303      	orrs	r3, r0
 8002004:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002006:	6813      	ldr	r3, [r2, #0]
 8002008:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800200c:	1a18      	subs	r0, r3, r0
 800200e:	bf18      	it	ne
 8002010:	2001      	movne	r0, #1
 8002012:	b003      	add	sp, #12
 8002014:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002016:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800201c:	65ab      	str	r3, [r5, #88]	; 0x58
 800201e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002024:	9301      	str	r3, [sp, #4]
 8002026:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002028:	f7ff ff98 	bl	8001f5c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800202c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800202e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002032:	65ab      	str	r3, [r5, #88]	; 0x58
 8002034:	e7d8      	b.n	8001fe8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8002036:	2c80      	cmp	r4, #128	; 0x80
 8002038:	d807      	bhi.n	800204a <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 800203a:	d008      	beq.n	800204e <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 800203c:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002040:	4258      	negs	r0, r3
 8002042:	4158      	adcs	r0, r3
 8002044:	e7d9      	b.n	8001ffa <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002046:	2000      	movs	r0, #0
 8002048:	e7d7      	b.n	8001ffa <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 800204a:	2003      	movs	r0, #3
 800204c:	e7d5      	b.n	8001ffa <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800204e:	2002      	movs	r0, #2
 8002050:	e7d3      	b.n	8001ffa <RCC_SetFlashLatencyFromMSIRange+0x22>
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000
 8002058:	40022000 	.word	0x40022000

0800205c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800205c:	4b25      	ldr	r3, [pc, #148]	; (80020f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800205e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002060:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002062:	f012 020c 	ands.w	r2, r2, #12
 8002066:	d005      	beq.n	8002074 <HAL_RCC_GetSysClockFreq+0x18>
 8002068:	2a0c      	cmp	r2, #12
 800206a:	d115      	bne.n	8002098 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800206c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002070:	2901      	cmp	r1, #1
 8002072:	d118      	bne.n	80020a6 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002074:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8002076:	4820      	ldr	r0, [pc, #128]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002078:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800207a:	bf55      	itete	pl
 800207c:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002080:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002082:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002086:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 800208a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800208e:	b382      	cbz	r2, 80020f2 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002090:	2a0c      	cmp	r2, #12
 8002092:	d009      	beq.n	80020a8 <HAL_RCC_GetSysClockFreq+0x4c>
 8002094:	2000      	movs	r0, #0
  return sysclockfreq;
 8002096:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002098:	2a04      	cmp	r2, #4
 800209a:	d029      	beq.n	80020f0 <HAL_RCC_GetSysClockFreq+0x94>
 800209c:	2a08      	cmp	r2, #8
 800209e:	4817      	ldr	r0, [pc, #92]	; (80020fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80020a0:	bf18      	it	ne
 80020a2:	2000      	movne	r0, #0
 80020a4:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020a6:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020a8:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020aa:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020ac:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020b0:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 80020b4:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020b6:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 80020ba:	d005      	beq.n	80020c8 <HAL_RCC_GetSysClockFreq+0x6c>
 80020bc:	2903      	cmp	r1, #3
 80020be:	d012      	beq.n	80020e6 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020c0:	68d9      	ldr	r1, [r3, #12]
 80020c2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80020c6:	e003      	b.n	80020d0 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020c8:	68d9      	ldr	r1, [r3, #12]
 80020ca:	480d      	ldr	r0, [pc, #52]	; (8002100 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020cc:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020d0:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020d2:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020d6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80020da:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020dc:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020de:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80020e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80020e4:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020e6:	68d9      	ldr	r1, [r3, #12]
 80020e8:	4804      	ldr	r0, [pc, #16]	; (80020fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80020ea:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80020ee:	e7ef      	b.n	80020d0 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 80020f0:	4803      	ldr	r0, [pc, #12]	; (8002100 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80020f2:	4770      	bx	lr
 80020f4:	40021000 	.word	0x40021000
 80020f8:	08008184 	.word	0x08008184
 80020fc:	007a1200 	.word	0x007a1200
 8002100:	00f42400 	.word	0x00f42400

08002104 <HAL_RCC_OscConfig>:
{
 8002104:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002108:	4605      	mov	r5, r0
 800210a:	b918      	cbnz	r0, 8002114 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 800210c:	2001      	movs	r0, #1
}
 800210e:	b003      	add	sp, #12
 8002110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002114:	4ca5      	ldr	r4, [pc, #660]	; (80023ac <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002116:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002118:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800211a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800211c:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800211e:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002122:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002126:	d53c      	bpl.n	80021a2 <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002128:	b11e      	cbz	r6, 8002132 <HAL_RCC_OscConfig+0x2e>
 800212a:	2e0c      	cmp	r6, #12
 800212c:	d163      	bne.n	80021f6 <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800212e:	2f01      	cmp	r7, #1
 8002130:	d161      	bne.n	80021f6 <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002132:	6823      	ldr	r3, [r4, #0]
 8002134:	0798      	lsls	r0, r3, #30
 8002136:	d502      	bpl.n	800213e <HAL_RCC_OscConfig+0x3a>
 8002138:	69ab      	ldr	r3, [r5, #24]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0e6      	beq.n	800210c <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	6a28      	ldr	r0, [r5, #32]
 8002142:	0719      	lsls	r1, r3, #28
 8002144:	bf56      	itet	pl
 8002146:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 800214a:	6823      	ldrmi	r3, [r4, #0]
 800214c:	091b      	lsrpl	r3, r3, #4
 800214e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002152:	4283      	cmp	r3, r0
 8002154:	d23a      	bcs.n	80021cc <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002156:	f7ff ff3f 	bl	8001fd8 <RCC_SetFlashLatencyFromMSIRange>
 800215a:	2800      	cmp	r0, #0
 800215c:	d1d6      	bne.n	800210c <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800215e:	6823      	ldr	r3, [r4, #0]
 8002160:	f043 0308 	orr.w	r3, r3, #8
 8002164:	6023      	str	r3, [r4, #0]
 8002166:	6823      	ldr	r3, [r4, #0]
 8002168:	6a2a      	ldr	r2, [r5, #32]
 800216a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800216e:	4313      	orrs	r3, r2
 8002170:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002172:	6863      	ldr	r3, [r4, #4]
 8002174:	69ea      	ldr	r2, [r5, #28]
 8002176:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800217a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800217e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002180:	f7ff ff6c 	bl	800205c <HAL_RCC_GetSysClockFreq>
 8002184:	68a3      	ldr	r3, [r4, #8]
 8002186:	4a8a      	ldr	r2, [pc, #552]	; (80023b0 <HAL_RCC_OscConfig+0x2ac>)
 8002188:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800218c:	5cd3      	ldrb	r3, [r2, r3]
 800218e:	f003 031f 	and.w	r3, r3, #31
 8002192:	40d8      	lsrs	r0, r3
 8002194:	4b87      	ldr	r3, [pc, #540]	; (80023b4 <HAL_RCC_OscConfig+0x2b0>)
 8002196:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002198:	2000      	movs	r0, #0
 800219a:	f7fe f9f9 	bl	8000590 <HAL_InitTick>
        if(status != HAL_OK)
 800219e:	2800      	cmp	r0, #0
 80021a0:	d1b5      	bne.n	800210e <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a2:	682b      	ldr	r3, [r5, #0]
 80021a4:	07d8      	lsls	r0, r3, #31
 80021a6:	d45d      	bmi.n	8002264 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021a8:	682b      	ldr	r3, [r5, #0]
 80021aa:	0799      	lsls	r1, r3, #30
 80021ac:	f100 809c 	bmi.w	80022e8 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021b0:	682b      	ldr	r3, [r5, #0]
 80021b2:	0718      	lsls	r0, r3, #28
 80021b4:	f100 80d0 	bmi.w	8002358 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021b8:	682b      	ldr	r3, [r5, #0]
 80021ba:	0759      	lsls	r1, r3, #29
 80021bc:	f100 80fc 	bmi.w	80023b8 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021c0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f040 8165 	bne.w	8002492 <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 80021c8:	2000      	movs	r0, #0
 80021ca:	e7a0      	b.n	800210e <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	f043 0308 	orr.w	r3, r3, #8
 80021d2:	6023      	str	r3, [r4, #0]
 80021d4:	6823      	ldr	r3, [r4, #0]
 80021d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021da:	4303      	orrs	r3, r0
 80021dc:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021de:	6863      	ldr	r3, [r4, #4]
 80021e0:	69ea      	ldr	r2, [r5, #28]
 80021e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80021e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80021ea:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021ec:	f7ff fef4 	bl	8001fd8 <RCC_SetFlashLatencyFromMSIRange>
 80021f0:	2800      	cmp	r0, #0
 80021f2:	d0c5      	beq.n	8002180 <HAL_RCC_OscConfig+0x7c>
 80021f4:	e78a      	b.n	800210c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021f6:	69ab      	ldr	r3, [r5, #24]
 80021f8:	b31b      	cbz	r3, 8002242 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002202:	f7fe f9fb 	bl	80005fc <HAL_GetTick>
 8002206:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002208:	6823      	ldr	r3, [r4, #0]
 800220a:	079a      	lsls	r2, r3, #30
 800220c:	d511      	bpl.n	8002232 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800220e:	6823      	ldr	r3, [r4, #0]
 8002210:	f043 0308 	orr.w	r3, r3, #8
 8002214:	6023      	str	r3, [r4, #0]
 8002216:	6823      	ldr	r3, [r4, #0]
 8002218:	6a2a      	ldr	r2, [r5, #32]
 800221a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800221e:	4313      	orrs	r3, r2
 8002220:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002222:	6863      	ldr	r3, [r4, #4]
 8002224:	69ea      	ldr	r2, [r5, #28]
 8002226:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800222a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800222e:	6063      	str	r3, [r4, #4]
 8002230:	e7b7      	b.n	80021a2 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002232:	f7fe f9e3 	bl	80005fc <HAL_GetTick>
 8002236:	eba0 0008 	sub.w	r0, r0, r8
 800223a:	2802      	cmp	r0, #2
 800223c:	d9e4      	bls.n	8002208 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 800223e:	2003      	movs	r0, #3
 8002240:	e765      	b.n	800210e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8002242:	6823      	ldr	r3, [r4, #0]
 8002244:	f023 0301 	bic.w	r3, r3, #1
 8002248:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800224a:	f7fe f9d7 	bl	80005fc <HAL_GetTick>
 800224e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	079b      	lsls	r3, r3, #30
 8002254:	d5a5      	bpl.n	80021a2 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002256:	f7fe f9d1 	bl	80005fc <HAL_GetTick>
 800225a:	eba0 0008 	sub.w	r0, r0, r8
 800225e:	2802      	cmp	r0, #2
 8002260:	d9f6      	bls.n	8002250 <HAL_RCC_OscConfig+0x14c>
 8002262:	e7ec      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002264:	2e08      	cmp	r6, #8
 8002266:	d003      	beq.n	8002270 <HAL_RCC_OscConfig+0x16c>
 8002268:	2e0c      	cmp	r6, #12
 800226a:	d108      	bne.n	800227e <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 800226c:	2f03      	cmp	r7, #3
 800226e:	d106      	bne.n	800227e <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002270:	6823      	ldr	r3, [r4, #0]
 8002272:	039a      	lsls	r2, r3, #14
 8002274:	d598      	bpl.n	80021a8 <HAL_RCC_OscConfig+0xa4>
 8002276:	686b      	ldr	r3, [r5, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d195      	bne.n	80021a8 <HAL_RCC_OscConfig+0xa4>
 800227c:	e746      	b.n	800210c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800227e:	686b      	ldr	r3, [r5, #4]
 8002280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002284:	d110      	bne.n	80022a8 <HAL_RCC_OscConfig+0x1a4>
 8002286:	6823      	ldr	r3, [r4, #0]
 8002288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800228c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800228e:	f7fe f9b5 	bl	80005fc <HAL_GetTick>
 8002292:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002294:	6823      	ldr	r3, [r4, #0]
 8002296:	039b      	lsls	r3, r3, #14
 8002298:	d486      	bmi.n	80021a8 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800229a:	f7fe f9af 	bl	80005fc <HAL_GetTick>
 800229e:	eba0 0008 	sub.w	r0, r0, r8
 80022a2:	2864      	cmp	r0, #100	; 0x64
 80022a4:	d9f6      	bls.n	8002294 <HAL_RCC_OscConfig+0x190>
 80022a6:	e7ca      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022ac:	d104      	bne.n	80022b8 <HAL_RCC_OscConfig+0x1b4>
 80022ae:	6823      	ldr	r3, [r4, #0]
 80022b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022b4:	6023      	str	r3, [r4, #0]
 80022b6:	e7e6      	b.n	8002286 <HAL_RCC_OscConfig+0x182>
 80022b8:	6822      	ldr	r2, [r4, #0]
 80022ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80022be:	6022      	str	r2, [r4, #0]
 80022c0:	6822      	ldr	r2, [r4, #0]
 80022c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80022c6:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1e0      	bne.n	800228e <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 80022cc:	f7fe f996 	bl	80005fc <HAL_GetTick>
 80022d0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022d2:	6823      	ldr	r3, [r4, #0]
 80022d4:	0398      	lsls	r0, r3, #14
 80022d6:	f57f af67 	bpl.w	80021a8 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022da:	f7fe f98f 	bl	80005fc <HAL_GetTick>
 80022de:	eba0 0008 	sub.w	r0, r0, r8
 80022e2:	2864      	cmp	r0, #100	; 0x64
 80022e4:	d9f5      	bls.n	80022d2 <HAL_RCC_OscConfig+0x1ce>
 80022e6:	e7aa      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80022e8:	2e04      	cmp	r6, #4
 80022ea:	d003      	beq.n	80022f4 <HAL_RCC_OscConfig+0x1f0>
 80022ec:	2e0c      	cmp	r6, #12
 80022ee:	d110      	bne.n	8002312 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 80022f0:	2f02      	cmp	r7, #2
 80022f2:	d10e      	bne.n	8002312 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022f4:	6823      	ldr	r3, [r4, #0]
 80022f6:	0559      	lsls	r1, r3, #21
 80022f8:	d503      	bpl.n	8002302 <HAL_RCC_OscConfig+0x1fe>
 80022fa:	68eb      	ldr	r3, [r5, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f43f af05 	beq.w	800210c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002302:	6863      	ldr	r3, [r4, #4]
 8002304:	692a      	ldr	r2, [r5, #16]
 8002306:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800230a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800230e:	6063      	str	r3, [r4, #4]
 8002310:	e74e      	b.n	80021b0 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002312:	68eb      	ldr	r3, [r5, #12]
 8002314:	b17b      	cbz	r3, 8002336 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800231e:	f7fe f96d 	bl	80005fc <HAL_GetTick>
 8002322:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	055a      	lsls	r2, r3, #21
 8002328:	d4eb      	bmi.n	8002302 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800232a:	f7fe f967 	bl	80005fc <HAL_GetTick>
 800232e:	1bc0      	subs	r0, r0, r7
 8002330:	2802      	cmp	r0, #2
 8002332:	d9f7      	bls.n	8002324 <HAL_RCC_OscConfig+0x220>
 8002334:	e783      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8002336:	6823      	ldr	r3, [r4, #0]
 8002338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800233c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800233e:	f7fe f95d 	bl	80005fc <HAL_GetTick>
 8002342:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002344:	6823      	ldr	r3, [r4, #0]
 8002346:	055b      	lsls	r3, r3, #21
 8002348:	f57f af32 	bpl.w	80021b0 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234c:	f7fe f956 	bl	80005fc <HAL_GetTick>
 8002350:	1bc0      	subs	r0, r0, r7
 8002352:	2802      	cmp	r0, #2
 8002354:	d9f6      	bls.n	8002344 <HAL_RCC_OscConfig+0x240>
 8002356:	e772      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002358:	696b      	ldr	r3, [r5, #20]
 800235a:	b19b      	cbz	r3, 8002384 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 800235c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002368:	f7fe f948 	bl	80005fc <HAL_GetTick>
 800236c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800236e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002372:	079a      	lsls	r2, r3, #30
 8002374:	f53f af20 	bmi.w	80021b8 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002378:	f7fe f940 	bl	80005fc <HAL_GetTick>
 800237c:	1bc0      	subs	r0, r0, r7
 800237e:	2802      	cmp	r0, #2
 8002380:	d9f5      	bls.n	800236e <HAL_RCC_OscConfig+0x26a>
 8002382:	e75c      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8002384:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002388:	f023 0301 	bic.w	r3, r3, #1
 800238c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002390:	f7fe f934 	bl	80005fc <HAL_GetTick>
 8002394:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002396:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800239a:	079b      	lsls	r3, r3, #30
 800239c:	f57f af0c 	bpl.w	80021b8 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023a0:	f7fe f92c 	bl	80005fc <HAL_GetTick>
 80023a4:	1bc0      	subs	r0, r0, r7
 80023a6:	2802      	cmp	r0, #2
 80023a8:	d9f5      	bls.n	8002396 <HAL_RCC_OscConfig+0x292>
 80023aa:	e748      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
 80023ac:	40021000 	.word	0x40021000
 80023b0:	0800816c 	.word	0x0800816c
 80023b4:	20000054 	.word	0x20000054
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80023ba:	00d8      	lsls	r0, r3, #3
 80023bc:	d429      	bmi.n	8002412 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80023be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80023c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c4:	65a3      	str	r3, [r4, #88]	; 0x58
 80023c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80023c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023cc:	9301      	str	r3, [sp, #4]
 80023ce:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80023d0:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023d4:	4f5d      	ldr	r7, [pc, #372]	; (800254c <HAL_RCC_OscConfig+0x448>)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	05d9      	lsls	r1, r3, #23
 80023da:	d51d      	bpl.n	8002418 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023dc:	68ab      	ldr	r3, [r5, #8]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d12b      	bne.n	800243a <HAL_RCC_OscConfig+0x336>
 80023e2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80023e6:	f043 0301 	orr.w	r3, r3, #1
 80023ea:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80023ee:	f7fe f905 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f2:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80023f6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023f8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80023fc:	079b      	lsls	r3, r3, #30
 80023fe:	d542      	bpl.n	8002486 <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8002400:	f1b8 0f00 	cmp.w	r8, #0
 8002404:	f43f aedc 	beq.w	80021c0 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002408:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800240a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800240e:	65a3      	str	r3, [r4, #88]	; 0x58
 8002410:	e6d6      	b.n	80021c0 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8002412:	f04f 0800 	mov.w	r8, #0
 8002416:	e7dd      	b.n	80023d4 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800241e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002420:	f7fe f8ec 	bl	80005fc <HAL_GetTick>
 8002424:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	05da      	lsls	r2, r3, #23
 800242a:	d4d7      	bmi.n	80023dc <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800242c:	f7fe f8e6 	bl	80005fc <HAL_GetTick>
 8002430:	eba0 0009 	sub.w	r0, r0, r9
 8002434:	2802      	cmp	r0, #2
 8002436:	d9f6      	bls.n	8002426 <HAL_RCC_OscConfig+0x322>
 8002438:	e701      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800243a:	2b05      	cmp	r3, #5
 800243c:	d106      	bne.n	800244c <HAL_RCC_OscConfig+0x348>
 800243e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002442:	f043 0304 	orr.w	r3, r3, #4
 8002446:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800244a:	e7ca      	b.n	80023e2 <HAL_RCC_OscConfig+0x2de>
 800244c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002450:	f022 0201 	bic.w	r2, r2, #1
 8002454:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002458:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800245c:	f022 0204 	bic.w	r2, r2, #4
 8002460:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1c2      	bne.n	80023ee <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8002468:	f7fe f8c8 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800246c:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002470:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002472:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002476:	0798      	lsls	r0, r3, #30
 8002478:	d5c2      	bpl.n	8002400 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800247a:	f7fe f8bf 	bl	80005fc <HAL_GetTick>
 800247e:	1bc0      	subs	r0, r0, r7
 8002480:	4548      	cmp	r0, r9
 8002482:	d9f6      	bls.n	8002472 <HAL_RCC_OscConfig+0x36e>
 8002484:	e6db      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002486:	f7fe f8b9 	bl	80005fc <HAL_GetTick>
 800248a:	1bc0      	subs	r0, r0, r7
 800248c:	4548      	cmp	r0, r9
 800248e:	d9b3      	bls.n	80023f8 <HAL_RCC_OscConfig+0x2f4>
 8002490:	e6d5      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002492:	2e0c      	cmp	r6, #12
 8002494:	f43f ae3a 	beq.w	800210c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002498:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 800249a:	6823      	ldr	r3, [r4, #0]
 800249c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024a0:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024a2:	d137      	bne.n	8002514 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 80024a4:	f7fe f8aa 	bl	80005fc <HAL_GetTick>
 80024a8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024aa:	6823      	ldr	r3, [r4, #0]
 80024ac:	0199      	lsls	r1, r3, #6
 80024ae:	d42b      	bmi.n	8002508 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024b0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80024b2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80024b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80024b8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80024ba:	3a01      	subs	r2, #1
 80024bc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80024c0:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80024c2:	0912      	lsrs	r2, r2, #4
 80024c4:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80024c8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80024ca:	0852      	lsrs	r2, r2, #1
 80024cc:	3a01      	subs	r2, #1
 80024ce:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80024d2:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80024d4:	0852      	lsrs	r2, r2, #1
 80024d6:	3a01      	subs	r2, #1
 80024d8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80024dc:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024e4:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024e6:	68e3      	ldr	r3, [r4, #12]
 80024e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024ec:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80024ee:	f7fe f885 	bl	80005fc <HAL_GetTick>
 80024f2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024f4:	6823      	ldr	r3, [r4, #0]
 80024f6:	019a      	lsls	r2, r3, #6
 80024f8:	f53f ae66 	bmi.w	80021c8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024fc:	f7fe f87e 	bl	80005fc <HAL_GetTick>
 8002500:	1b40      	subs	r0, r0, r5
 8002502:	2802      	cmp	r0, #2
 8002504:	d9f6      	bls.n	80024f4 <HAL_RCC_OscConfig+0x3f0>
 8002506:	e69a      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002508:	f7fe f878 	bl	80005fc <HAL_GetTick>
 800250c:	1b80      	subs	r0, r0, r6
 800250e:	2802      	cmp	r0, #2
 8002510:	d9cb      	bls.n	80024aa <HAL_RCC_OscConfig+0x3a6>
 8002512:	e694      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002514:	6823      	ldr	r3, [r4, #0]
 8002516:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800251a:	bf02      	ittt	eq
 800251c:	68e3      	ldreq	r3, [r4, #12]
 800251e:	f023 0303 	biceq.w	r3, r3, #3
 8002522:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002524:	68e3      	ldr	r3, [r4, #12]
 8002526:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800252a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800252e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002530:	f7fe f864 	bl	80005fc <HAL_GetTick>
 8002534:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002536:	6823      	ldr	r3, [r4, #0]
 8002538:	019b      	lsls	r3, r3, #6
 800253a:	f57f ae45 	bpl.w	80021c8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800253e:	f7fe f85d 	bl	80005fc <HAL_GetTick>
 8002542:	1b40      	subs	r0, r0, r5
 8002544:	2802      	cmp	r0, #2
 8002546:	d9f6      	bls.n	8002536 <HAL_RCC_OscConfig+0x432>
 8002548:	e679      	b.n	800223e <HAL_RCC_OscConfig+0x13a>
 800254a:	bf00      	nop
 800254c:	40007000 	.word	0x40007000

08002550 <HAL_RCC_ClockConfig>:
{
 8002550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002554:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002556:	4604      	mov	r4, r0
 8002558:	b910      	cbnz	r0, 8002560 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800255a:	2001      	movs	r0, #1
 800255c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002560:	4a40      	ldr	r2, [pc, #256]	; (8002664 <HAL_RCC_ClockConfig+0x114>)
 8002562:	6813      	ldr	r3, [r2, #0]
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	428b      	cmp	r3, r1
 800256a:	d329      	bcc.n	80025c0 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800256c:	6823      	ldr	r3, [r4, #0]
 800256e:	07d9      	lsls	r1, r3, #31
 8002570:	d431      	bmi.n	80025d6 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002572:	6821      	ldr	r1, [r4, #0]
 8002574:	078a      	lsls	r2, r1, #30
 8002576:	d45b      	bmi.n	8002630 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002578:	4a3a      	ldr	r2, [pc, #232]	; (8002664 <HAL_RCC_ClockConfig+0x114>)
 800257a:	6813      	ldr	r3, [r2, #0]
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	429e      	cmp	r6, r3
 8002582:	d35d      	bcc.n	8002640 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002584:	f011 0f04 	tst.w	r1, #4
 8002588:	4d37      	ldr	r5, [pc, #220]	; (8002668 <HAL_RCC_ClockConfig+0x118>)
 800258a:	d164      	bne.n	8002656 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800258c:	070b      	lsls	r3, r1, #28
 800258e:	d506      	bpl.n	800259e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002590:	68ab      	ldr	r3, [r5, #8]
 8002592:	6922      	ldr	r2, [r4, #16]
 8002594:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002598:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800259c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800259e:	f7ff fd5d 	bl	800205c <HAL_RCC_GetSysClockFreq>
 80025a2:	68ab      	ldr	r3, [r5, #8]
 80025a4:	4a31      	ldr	r2, [pc, #196]	; (800266c <HAL_RCC_ClockConfig+0x11c>)
 80025a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80025aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025ae:	5cd3      	ldrb	r3, [r2, r3]
 80025b0:	f003 031f 	and.w	r3, r3, #31
 80025b4:	40d8      	lsrs	r0, r3
 80025b6:	4b2e      	ldr	r3, [pc, #184]	; (8002670 <HAL_RCC_ClockConfig+0x120>)
 80025b8:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7fd bfe8 	b.w	8000590 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c0:	6813      	ldr	r3, [r2, #0]
 80025c2:	f023 0307 	bic.w	r3, r3, #7
 80025c6:	430b      	orrs	r3, r1
 80025c8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ca:	6813      	ldr	r3, [r2, #0]
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	4299      	cmp	r1, r3
 80025d2:	d1c2      	bne.n	800255a <HAL_RCC_ClockConfig+0xa>
 80025d4:	e7ca      	b.n	800256c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025d6:	6862      	ldr	r2, [r4, #4]
 80025d8:	4d23      	ldr	r5, [pc, #140]	; (8002668 <HAL_RCC_ClockConfig+0x118>)
 80025da:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025dc:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025de:	d11b      	bne.n	8002618 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025e4:	d0b9      	beq.n	800255a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025e6:	68ab      	ldr	r3, [r5, #8]
 80025e8:	f023 0303 	bic.w	r3, r3, #3
 80025ec:	4313      	orrs	r3, r2
 80025ee:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80025f0:	f7fe f804 	bl	80005fc <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80025f8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fa:	68ab      	ldr	r3, [r5, #8]
 80025fc:	6862      	ldr	r2, [r4, #4]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002606:	d0b4      	beq.n	8002572 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002608:	f7fd fff8 	bl	80005fc <HAL_GetTick>
 800260c:	1bc0      	subs	r0, r0, r7
 800260e:	4540      	cmp	r0, r8
 8002610:	d9f3      	bls.n	80025fa <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8002612:	2003      	movs	r0, #3
}
 8002614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002618:	2a02      	cmp	r2, #2
 800261a:	d102      	bne.n	8002622 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800261c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002620:	e7e0      	b.n	80025e4 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002622:	b912      	cbnz	r2, 800262a <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002624:	f013 0f02 	tst.w	r3, #2
 8002628:	e7dc      	b.n	80025e4 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800262a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800262e:	e7d9      	b.n	80025e4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002630:	4a0d      	ldr	r2, [pc, #52]	; (8002668 <HAL_RCC_ClockConfig+0x118>)
 8002632:	68a0      	ldr	r0, [r4, #8]
 8002634:	6893      	ldr	r3, [r2, #8]
 8002636:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800263a:	4303      	orrs	r3, r0
 800263c:	6093      	str	r3, [r2, #8]
 800263e:	e79b      	b.n	8002578 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002640:	6813      	ldr	r3, [r2, #0]
 8002642:	f023 0307 	bic.w	r3, r3, #7
 8002646:	4333      	orrs	r3, r6
 8002648:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800264a:	6813      	ldr	r3, [r2, #0]
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	429e      	cmp	r6, r3
 8002652:	d182      	bne.n	800255a <HAL_RCC_ClockConfig+0xa>
 8002654:	e796      	b.n	8002584 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002656:	68ab      	ldr	r3, [r5, #8]
 8002658:	68e2      	ldr	r2, [r4, #12]
 800265a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800265e:	4313      	orrs	r3, r2
 8002660:	60ab      	str	r3, [r5, #8]
 8002662:	e793      	b.n	800258c <HAL_RCC_ClockConfig+0x3c>
 8002664:	40022000 	.word	0x40022000
 8002668:	40021000 	.word	0x40021000
 800266c:	0800816c 	.word	0x0800816c
 8002670:	20000054 	.word	0x20000054

08002674 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002674:	4b05      	ldr	r3, [pc, #20]	; (800268c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002676:	4a06      	ldr	r2, [pc, #24]	; (8002690 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800267e:	5cd3      	ldrb	r3, [r2, r3]
 8002680:	4a04      	ldr	r2, [pc, #16]	; (8002694 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002682:	6810      	ldr	r0, [r2, #0]
 8002684:	f003 031f 	and.w	r3, r3, #31
}
 8002688:	40d8      	lsrs	r0, r3
 800268a:	4770      	bx	lr
 800268c:	40021000 	.word	0x40021000
 8002690:	0800817c 	.word	0x0800817c
 8002694:	20000054 	.word	0x20000054

08002698 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002698:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <HAL_RCC_GetPCLK2Freq+0x18>)
 800269a:	4a06      	ldr	r2, [pc, #24]	; (80026b4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80026a2:	5cd3      	ldrb	r3, [r2, r3]
 80026a4:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026a6:	6810      	ldr	r0, [r2, #0]
 80026a8:	f003 031f 	and.w	r3, r3, #31
}
 80026ac:	40d8      	lsrs	r0, r3
 80026ae:	4770      	bx	lr
 80026b0:	40021000 	.word	0x40021000
 80026b4:	0800817c 	.word	0x0800817c
 80026b8:	20000054 	.word	0x20000054

080026bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80026bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026be:	4b45      	ldr	r3, [pc, #276]	; (80027d4 <RCCEx_PLLSAI1_Config+0x118>)
 80026c0:	68da      	ldr	r2, [r3, #12]
 80026c2:	f012 0f03 	tst.w	r2, #3
{
 80026c6:	4605      	mov	r5, r0
 80026c8:	460e      	mov	r6, r1
 80026ca:	461c      	mov	r4, r3
 80026cc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026ce:	d02a      	beq.n	8002726 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80026d0:	68da      	ldr	r2, [r3, #12]
 80026d2:	f002 0203 	and.w	r2, r2, #3
 80026d6:	4282      	cmp	r2, r0
 80026d8:	d13c      	bne.n	8002754 <RCCEx_PLLSAI1_Config+0x98>
       ||
 80026da:	2a00      	cmp	r2, #0
 80026dc:	d03a      	beq.n	8002754 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80026de:	68db      	ldr	r3, [r3, #12]
       ||
 80026e0:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80026e2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80026e6:	3301      	adds	r3, #1
       ||
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d133      	bne.n	8002754 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80026f2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f4:	f7fd ff82 	bl	80005fc <HAL_GetTick>
 80026f8:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026fa:	6823      	ldr	r3, [r4, #0]
 80026fc:	011a      	lsls	r2, r3, #4
 80026fe:	d432      	bmi.n	8002766 <RCCEx_PLLSAI1_Config+0xaa>
 8002700:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002702:	2e00      	cmp	r6, #0
 8002704:	d036      	beq.n	8002774 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002706:	2e01      	cmp	r6, #1
 8002708:	d150      	bne.n	80027ac <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800270a:	6922      	ldr	r2, [r4, #16]
 800270c:	6928      	ldr	r0, [r5, #16]
 800270e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002712:	0840      	lsrs	r0, r0, #1
 8002714:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002718:	3801      	subs	r0, #1
 800271a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800271e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002722:	6122      	str	r2, [r4, #16]
 8002724:	e032      	b.n	800278c <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8002726:	2802      	cmp	r0, #2
 8002728:	d010      	beq.n	800274c <RCCEx_PLLSAI1_Config+0x90>
 800272a:	2803      	cmp	r0, #3
 800272c:	d014      	beq.n	8002758 <RCCEx_PLLSAI1_Config+0x9c>
 800272e:	2801      	cmp	r0, #1
 8002730:	d110      	bne.n	8002754 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	079f      	lsls	r7, r3, #30
 8002736:	d538      	bpl.n	80027aa <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002738:	68e3      	ldr	r3, [r4, #12]
 800273a:	686a      	ldr	r2, [r5, #4]
 800273c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002740:	3a01      	subs	r2, #1
 8002742:	4318      	orrs	r0, r3
 8002744:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002748:	60e0      	str	r0, [r4, #12]
 800274a:	e7cf      	b.n	80026ec <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002752:	d1f1      	bne.n	8002738 <RCCEx_PLLSAI1_Config+0x7c>
 8002754:	2001      	movs	r0, #1
 8002756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	0391      	lsls	r1, r2, #14
 800275c:	d4ec      	bmi.n	8002738 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002764:	e7f5      	b.n	8002752 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002766:	f7fd ff49 	bl	80005fc <HAL_GetTick>
 800276a:	1bc0      	subs	r0, r0, r7
 800276c:	2802      	cmp	r0, #2
 800276e:	d9c4      	bls.n	80026fa <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002770:	2003      	movs	r0, #3
 8002772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002774:	6921      	ldr	r1, [r4, #16]
 8002776:	68eb      	ldr	r3, [r5, #12]
 8002778:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 800277c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002780:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002784:	091b      	lsrs	r3, r3, #4
 8002786:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 800278a:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800278c:	6823      	ldr	r3, [r4, #0]
 800278e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002792:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002794:	f7fd ff32 	bl	80005fc <HAL_GetTick>
 8002798:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800279a:	6823      	ldr	r3, [r4, #0]
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	d513      	bpl.n	80027c8 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80027a0:	6923      	ldr	r3, [r4, #16]
 80027a2:	69aa      	ldr	r2, [r5, #24]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	6123      	str	r3, [r4, #16]
 80027a8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80027aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027ac:	6923      	ldr	r3, [r4, #16]
 80027ae:	6968      	ldr	r0, [r5, #20]
 80027b0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80027b4:	0840      	lsrs	r0, r0, #1
 80027b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80027ba:	3801      	subs	r0, #1
 80027bc:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80027c0:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80027c4:	6123      	str	r3, [r4, #16]
 80027c6:	e7e1      	b.n	800278c <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027c8:	f7fd ff18 	bl	80005fc <HAL_GetTick>
 80027cc:	1b80      	subs	r0, r0, r6
 80027ce:	2802      	cmp	r0, #2
 80027d0:	d9e3      	bls.n	800279a <RCCEx_PLLSAI1_Config+0xde>
 80027d2:	e7cd      	b.n	8002770 <RCCEx_PLLSAI1_Config+0xb4>
 80027d4:	40021000 	.word	0x40021000

080027d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80027d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027da:	4b3d      	ldr	r3, [pc, #244]	; (80028d0 <RCCEx_PLLSAI2_Config+0xf8>)
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	f012 0f03 	tst.w	r2, #3
{
 80027e2:	4605      	mov	r5, r0
 80027e4:	460e      	mov	r6, r1
 80027e6:	461c      	mov	r4, r3
 80027e8:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027ea:	d028      	beq.n	800283e <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80027ec:	68da      	ldr	r2, [r3, #12]
 80027ee:	f002 0203 	and.w	r2, r2, #3
 80027f2:	4282      	cmp	r2, r0
 80027f4:	d13a      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x94>
       ||
 80027f6:	2a00      	cmp	r2, #0
 80027f8:	d038      	beq.n	800286c <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80027fa:	68db      	ldr	r3, [r3, #12]
       ||
 80027fc:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80027fe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002802:	3301      	adds	r3, #1
       ||
 8002804:	4293      	cmp	r3, r2
 8002806:	d131      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002808:	6823      	ldr	r3, [r4, #0]
 800280a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800280e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002810:	f7fd fef4 	bl	80005fc <HAL_GetTick>
 8002814:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002816:	6823      	ldr	r3, [r4, #0]
 8002818:	009a      	lsls	r2, r3, #2
 800281a:	d430      	bmi.n	800287e <RCCEx_PLLSAI2_Config+0xa6>
 800281c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800281e:	2e00      	cmp	r6, #0
 8002820:	d034      	beq.n	800288c <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002822:	6963      	ldr	r3, [r4, #20]
 8002824:	6929      	ldr	r1, [r5, #16]
 8002826:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800282a:	0849      	lsrs	r1, r1, #1
 800282c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002830:	3901      	subs	r1, #1
 8002832:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002836:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800283a:	6163      	str	r3, [r4, #20]
 800283c:	e032      	b.n	80028a4 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 800283e:	2802      	cmp	r0, #2
 8002840:	d010      	beq.n	8002864 <RCCEx_PLLSAI2_Config+0x8c>
 8002842:	2803      	cmp	r0, #3
 8002844:	d014      	beq.n	8002870 <RCCEx_PLLSAI2_Config+0x98>
 8002846:	2801      	cmp	r0, #1
 8002848:	d110      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	079f      	lsls	r7, r3, #30
 800284e:	d538      	bpl.n	80028c2 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002850:	68e3      	ldr	r3, [r4, #12]
 8002852:	686a      	ldr	r2, [r5, #4]
 8002854:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002858:	3a01      	subs	r2, #1
 800285a:	4318      	orrs	r0, r3
 800285c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002860:	60e0      	str	r0, [r4, #12]
 8002862:	e7d1      	b.n	8002808 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800286a:	d1f1      	bne.n	8002850 <RCCEx_PLLSAI2_Config+0x78>
 800286c:	2001      	movs	r0, #1
 800286e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	0391      	lsls	r1, r2, #14
 8002874:	d4ec      	bmi.n	8002850 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800287c:	e7f5      	b.n	800286a <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800287e:	f7fd febd 	bl	80005fc <HAL_GetTick>
 8002882:	1bc0      	subs	r0, r0, r7
 8002884:	2802      	cmp	r0, #2
 8002886:	d9c6      	bls.n	8002816 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002888:	2003      	movs	r0, #3
 800288a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800288c:	6962      	ldr	r2, [r4, #20]
 800288e:	68eb      	ldr	r3, [r5, #12]
 8002890:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002894:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002898:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800289c:	091b      	lsrs	r3, r3, #4
 800289e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80028a2:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80028a4:	6823      	ldr	r3, [r4, #0]
 80028a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028aa:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ac:	f7fd fea6 	bl	80005fc <HAL_GetTick>
 80028b0:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028b2:	6823      	ldr	r3, [r4, #0]
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	d505      	bpl.n	80028c4 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80028b8:	6963      	ldr	r3, [r4, #20]
 80028ba:	696a      	ldr	r2, [r5, #20]
 80028bc:	4313      	orrs	r3, r2
 80028be:	6163      	str	r3, [r4, #20]
 80028c0:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80028c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028c4:	f7fd fe9a 	bl	80005fc <HAL_GetTick>
 80028c8:	1b80      	subs	r0, r0, r6
 80028ca:	2802      	cmp	r0, #2
 80028cc:	d9f1      	bls.n	80028b2 <RCCEx_PLLSAI2_Config+0xda>
 80028ce:	e7db      	b.n	8002888 <RCCEx_PLLSAI2_Config+0xb0>
 80028d0:	40021000 	.word	0x40021000

080028d4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80028d4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80028d8:	6806      	ldr	r6, [r0, #0]
 80028da:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80028de:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80028e0:	d024      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80028e2:	6e41      	ldr	r1, [r0, #100]	; 0x64
 80028e4:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80028e8:	d02c      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x70>
 80028ea:	d802      	bhi.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80028ec:	b1c1      	cbz	r1, 8002920 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 80028ee:	2601      	movs	r6, #1
 80028f0:	e01c      	b.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80028f2:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80028f6:	d00d      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80028f8:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80028fc:	d1f7      	bne.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028fe:	4a4d      	ldr	r2, [pc, #308]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002900:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002902:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002906:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800290a:	430b      	orrs	r3, r1
 800290c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002910:	2600      	movs	r6, #0
 8002912:	e00b      	b.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002914:	4a47      	ldr	r2, [pc, #284]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002916:	68d3      	ldr	r3, [r2, #12]
 8002918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800291c:	60d3      	str	r3, [r2, #12]
      break;
 800291e:	e7ee      	b.n	80028fe <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002920:	3004      	adds	r0, #4
 8002922:	f7ff fecb 	bl	80026bc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002926:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002928:	2800      	cmp	r0, #0
 800292a:	d0e8      	beq.n	80028fe <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	04d8      	lsls	r0, r3, #19
 8002930:	d506      	bpl.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002932:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002934:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002938:	d074      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800293a:	d808      	bhi.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800293c:	b1a9      	cbz	r1, 800296a <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 800293e:	2601      	movs	r6, #1
 8002940:	4635      	mov	r5, r6
 8002942:	e021      	b.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002944:	2100      	movs	r1, #0
 8002946:	3020      	adds	r0, #32
 8002948:	f7ff ff46 	bl	80027d8 <RCCEx_PLLSAI2_Config>
 800294c:	e7eb      	b.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 800294e:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8002952:	d004      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8002954:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002958:	d1f1      	bne.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800295a:	4635      	mov	r5, r6
 800295c:	e009      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800295e:	4a35      	ldr	r2, [pc, #212]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002960:	68d3      	ldr	r3, [r2, #12]
 8002962:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002966:	60d3      	str	r3, [r2, #12]
 8002968:	e7f7      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800296a:	1d20      	adds	r0, r4, #4
 800296c:	f7ff fea6 	bl	80026bc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002970:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002972:	2d00      	cmp	r5, #0
 8002974:	d15c      	bne.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002976:	4a2f      	ldr	r2, [pc, #188]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002978:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800297a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800297e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002982:	430b      	orrs	r3, r1
 8002984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	0399      	lsls	r1, r3, #14
 800298c:	f140 814f 	bpl.w	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002990:	4f28      	ldr	r7, [pc, #160]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002992:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002994:	00da      	lsls	r2, r3, #3
 8002996:	f140 8176 	bpl.w	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 800299a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800299e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002a38 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80029a2:	f8d9 3000 	ldr.w	r3, [r9]
 80029a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029aa:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80029ae:	f7fd fe25 	bl	80005fc <HAL_GetTick>
 80029b2:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029b4:	f8d9 3000 	ldr.w	r3, [r9]
 80029b8:	05db      	lsls	r3, r3, #23
 80029ba:	d53f      	bpl.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80029bc:	2d00      	cmp	r5, #0
 80029be:	d144      	bne.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80029c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80029c4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80029c8:	d015      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
 80029ca:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d011      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80029d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80029d6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80029da:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80029de:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029e2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80029e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80029f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80029f6:	07d8      	lsls	r0, r3, #31
 80029f8:	d509      	bpl.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 80029fa:	f7fd fdff 	bl	80005fc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fe:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002a02:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a08:	0799      	lsls	r1, r3, #30
 8002a0a:	f140 8109 	bpl.w	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a12:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002a20:	4635      	mov	r5, r6
 8002a22:	e012      	b.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a24:	2100      	movs	r1, #0
 8002a26:	f104 0020 	add.w	r0, r4, #32
 8002a2a:	f7ff fed5 	bl	80027d8 <RCCEx_PLLSAI2_Config>
 8002a2e:	e79f      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002a30:	462e      	mov	r6, r5
 8002a32:	e7a9      	b.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a3c:	f7fd fdde 	bl	80005fc <HAL_GetTick>
 8002a40:	eba0 000a 	sub.w	r0, r0, sl
 8002a44:	2802      	cmp	r0, #2
 8002a46:	d9b5      	bls.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002a48:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002a4a:	f1b8 0f00 	cmp.w	r8, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a56:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a58:	6823      	ldr	r3, [r4, #0]
 8002a5a:	07da      	lsls	r2, r3, #31
 8002a5c:	d508      	bpl.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a5e:	4990      	ldr	r1, [pc, #576]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a60:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002a62:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a66:	f022 0203 	bic.w	r2, r2, #3
 8002a6a:	4302      	orrs	r2, r0
 8002a6c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a70:	079f      	lsls	r7, r3, #30
 8002a72:	d508      	bpl.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a74:	498a      	ldr	r1, [pc, #552]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a76:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002a78:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a7c:	f022 020c 	bic.w	r2, r2, #12
 8002a80:	4302      	orrs	r2, r0
 8002a82:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a86:	075e      	lsls	r6, r3, #29
 8002a88:	d508      	bpl.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a8a:	4985      	ldr	r1, [pc, #532]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a8c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002a8e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a92:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002a96:	4302      	orrs	r2, r0
 8002a98:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a9c:	0718      	lsls	r0, r3, #28
 8002a9e:	d508      	bpl.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002aa0:	497f      	ldr	r1, [pc, #508]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002aa2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002aa4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002aa8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002aac:	4302      	orrs	r2, r0
 8002aae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ab2:	06d9      	lsls	r1, r3, #27
 8002ab4:	d508      	bpl.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ab6:	497a      	ldr	r1, [pc, #488]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ab8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002aba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002abe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002ac2:	4302      	orrs	r2, r0
 8002ac4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ac8:	069a      	lsls	r2, r3, #26
 8002aca:	d508      	bpl.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002acc:	4974      	ldr	r1, [pc, #464]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ace:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002ad0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ad4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002ad8:	4302      	orrs	r2, r0
 8002ada:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ade:	059f      	lsls	r7, r3, #22
 8002ae0:	d508      	bpl.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ae2:	496f      	ldr	r1, [pc, #444]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ae4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002ae6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002aea:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002aee:	4302      	orrs	r2, r0
 8002af0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002af4:	055e      	lsls	r6, r3, #21
 8002af6:	d508      	bpl.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002af8:	4969      	ldr	r1, [pc, #420]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002afa:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002afc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002b00:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002b04:	4302      	orrs	r2, r0
 8002b06:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b0a:	0658      	lsls	r0, r3, #25
 8002b0c:	d508      	bpl.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b0e:	4964      	ldr	r1, [pc, #400]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b10:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002b12:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002b16:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002b1a:	4302      	orrs	r2, r0
 8002b1c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b20:	0619      	lsls	r1, r3, #24
 8002b22:	d508      	bpl.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b24:	495e      	ldr	r1, [pc, #376]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002b28:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002b2c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002b30:	4302      	orrs	r2, r0
 8002b32:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b36:	05da      	lsls	r2, r3, #23
 8002b38:	d508      	bpl.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b3a:	4959      	ldr	r1, [pc, #356]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b3e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002b42:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002b46:	4302      	orrs	r2, r0
 8002b48:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b4c:	049b      	lsls	r3, r3, #18
 8002b4e:	d50f      	bpl.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b50:	4a53      	ldr	r2, [pc, #332]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b52:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002b54:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b58:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002b5c:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b5e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b62:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b66:	d164      	bne.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b68:	68d3      	ldr	r3, [r2, #12]
 8002b6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b6e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b70:	6823      	ldr	r3, [r4, #0]
 8002b72:	031f      	lsls	r7, r3, #12
 8002b74:	d50f      	bpl.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b76:	4a4a      	ldr	r2, [pc, #296]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b78:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002b7a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b7e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002b82:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b84:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b8c:	d15c      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b8e:	68d3      	ldr	r3, [r2, #12]
 8002b90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b94:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b96:	6823      	ldr	r3, [r4, #0]
 8002b98:	035e      	lsls	r6, r3, #13
 8002b9a:	d50f      	bpl.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b9c:	4a40      	ldr	r2, [pc, #256]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b9e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002ba0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002ba4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002ba8:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002baa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002bae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002bb2:	d154      	bne.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bb4:	68d3      	ldr	r3, [r2, #12]
 8002bb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002bba:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	0458      	lsls	r0, r3, #17
 8002bc0:	d512      	bpl.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bc2:	4937      	ldr	r1, [pc, #220]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002bc4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002bc6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002bca:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002bce:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002bd0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002bd8:	d14c      	bne.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002bda:	2102      	movs	r1, #2
 8002bdc:	1d20      	adds	r0, r4, #4
 8002bde:	f7ff fd6d 	bl	80026bc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002be2:	2800      	cmp	r0, #0
 8002be4:	bf18      	it	ne
 8002be6:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002be8:	6822      	ldr	r2, [r4, #0]
 8002bea:	0411      	lsls	r1, r2, #16
 8002bec:	d508      	bpl.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002bee:	492c      	ldr	r1, [pc, #176]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002bf0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002bf2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002bf6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002bfa:	4303      	orrs	r3, r0
 8002bfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c00:	03d3      	lsls	r3, r2, #15
 8002c02:	d509      	bpl.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c04:	4a26      	ldr	r2, [pc, #152]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002c06:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002c0a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002c0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c12:	430b      	orrs	r3, r1
 8002c14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002c18:	4628      	mov	r0, r5
 8002c1a:	b002      	add	sp, #8
 8002c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c20:	f7fd fcec 	bl	80005fc <HAL_GetTick>
 8002c24:	1b40      	subs	r0, r0, r5
 8002c26:	4548      	cmp	r0, r9
 8002c28:	f67f aeec 	bls.w	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002c2c:	e70c      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002c2e:	4635      	mov	r5, r6
 8002c30:	e712      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c32:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002c36:	d19b      	bne.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c38:	2101      	movs	r1, #1
 8002c3a:	1d20      	adds	r0, r4, #4
 8002c3c:	f7ff fd3e 	bl	80026bc <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002c40:	2800      	cmp	r0, #0
 8002c42:	bf18      	it	ne
 8002c44:	4605      	movne	r5, r0
 8002c46:	e793      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002c48:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002c4c:	d1a3      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c4e:	2101      	movs	r1, #1
 8002c50:	1d20      	adds	r0, r4, #4
 8002c52:	f7ff fd33 	bl	80026bc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002c56:	2800      	cmp	r0, #0
 8002c58:	bf18      	it	ne
 8002c5a:	4605      	movne	r5, r0
 8002c5c:	e79b      	b.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002c5e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002c62:	d1ab      	bne.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c64:	2101      	movs	r1, #1
 8002c66:	1d20      	adds	r0, r4, #4
 8002c68:	f7ff fd28 	bl	80026bc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	bf18      	it	ne
 8002c70:	4605      	movne	r5, r0
 8002c72:	e7a3      	b.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002c74:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002c78:	d1b6      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c7a:	2102      	movs	r1, #2
 8002c7c:	f104 0020 	add.w	r0, r4, #32
 8002c80:	f7ff fdaa 	bl	80027d8 <RCCEx_PLLSAI2_Config>
 8002c84:	e7ad      	b.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c8c:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c94:	9301      	str	r3, [sp, #4]
 8002c96:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002c98:	f04f 0801 	mov.w	r8, #1
 8002c9c:	e67f      	b.n	800299e <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002c9e:	bf00      	nop
 8002ca0:	40021000 	.word	0x40021000

08002ca4 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002ca4:	4b13      	ldr	r3, [pc, #76]	; (8002cf4 <HAL_RTC_AlarmIRQHandler+0x50>)
 8002ca6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
{
 8002caa:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002cac:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002cae:	6802      	ldr	r2, [r0, #0]
 8002cb0:	6893      	ldr	r3, [r2, #8]
 8002cb2:	04d9      	lsls	r1, r3, #19
{
 8002cb4:	4604      	mov	r4, r0
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002cb6:	d509      	bpl.n	8002ccc <HAL_RTC_AlarmIRQHandler+0x28>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002cb8:	68d3      	ldr	r3, [r2, #12]
 8002cba:	05db      	lsls	r3, r3, #23
 8002cbc:	d506      	bpl.n	8002ccc <HAL_RTC_AlarmIRQHandler+0x28>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002cbe:	68d3      	ldr	r3, [r2, #12]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8002cc6:	60d3      	str	r3, [r2, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002cc8:	f004 f98a 	bl	8006fe0 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002ccc:	6822      	ldr	r2, [r4, #0]
 8002cce:	6893      	ldr	r3, [r2, #8]
 8002cd0:	0499      	lsls	r1, r3, #18
 8002cd2:	d50a      	bpl.n	8002cea <HAL_RTC_AlarmIRQHandler+0x46>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002cd4:	68d3      	ldr	r3, [r2, #12]
 8002cd6:	059b      	lsls	r3, r3, #22
 8002cd8:	d507      	bpl.n	8002cea <HAL_RTC_AlarmIRQHandler+0x46>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002cda:	68d3      	ldr	r3, [r2, #12]
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	f463 7320 	orn	r3, r3, #640	; 0x280
 8002ce2:	60d3      	str	r3, [r2, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	f000 faaa 	bl	800323e <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002cea:	2301      	movs	r3, #1
 8002cec:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
 8002cf0:	bd10      	pop	{r4, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40010400 	.word	0x40010400

08002cf8 <HAL_RTC_WaitForSynchro>:

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002cf8:	6802      	ldr	r2, [r0, #0]
{
 8002cfa:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002cfc:	68d3      	ldr	r3, [r2, #12]
 8002cfe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d02:	60d3      	str	r3, [r2, #12]
{
 8002d04:	4604      	mov	r4, r0
#endif

  tickstart = HAL_GetTick();
 8002d06:	f7fd fc79 	bl	80005fc <HAL_GetTick>
 8002d0a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002d0c:	6823      	ldr	r3, [r4, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	069b      	lsls	r3, r3, #26
 8002d12:	d501      	bpl.n	8002d18 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8002d14:	2000      	movs	r0, #0
 8002d16:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002d18:	f7fd fc70 	bl	80005fc <HAL_GetTick>
 8002d1c:	1b40      	subs	r0, r0, r5
 8002d1e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002d22:	d9f3      	bls.n	8002d0c <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8002d24:	2003      	movs	r0, #3
}
 8002d26:	bd38      	pop	{r3, r4, r5, pc}

08002d28 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002d28:	b538      	push	{r3, r4, r5, lr}
        return HAL_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002d2a:	6803      	ldr	r3, [r0, #0]
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	0652      	lsls	r2, r2, #25
{
 8002d30:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002d32:	d501      	bpl.n	8002d38 <RTC_EnterInitMode+0x10>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return HAL_OK;
 8002d34:	2000      	movs	r0, #0
 8002d36:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002d38:	f04f 32ff 	mov.w	r2, #4294967295
 8002d3c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002d3e:	f7fd fc5d 	bl	80005fc <HAL_GetTick>
 8002d42:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002d44:	6823      	ldr	r3, [r4, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	065b      	lsls	r3, r3, #25
 8002d4a:	d4f3      	bmi.n	8002d34 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002d4c:	f7fd fc56 	bl	80005fc <HAL_GetTick>
 8002d50:	1b40      	subs	r0, r0, r5
 8002d52:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002d56:	d9f5      	bls.n	8002d44 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8002d58:	2003      	movs	r0, #3
}
 8002d5a:	bd38      	pop	{r3, r4, r5, pc}

08002d5c <HAL_RTC_Init>:
{
 8002d5c:	b538      	push	{r3, r4, r5, lr}
  if(hrtc != NULL)
 8002d5e:	4604      	mov	r4, r0
 8002d60:	b1d8      	cbz	r0, 8002d9a <HAL_RTC_Init+0x3e>
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002d62:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002d66:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d6a:	b91b      	cbnz	r3, 8002d74 <HAL_RTC_Init+0x18>
      hrtc->Lock = HAL_UNLOCKED;
 8002d6c:	f880 2020 	strb.w	r2, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 8002d70:	f004 f9a8 	bl	80070c4 <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002d74:	2302      	movs	r3, #2
 8002d76:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	22ca      	movs	r2, #202	; 0xca
 8002d7e:	625a      	str	r2, [r3, #36]	; 0x24
 8002d80:	2253      	movs	r2, #83	; 0x53
 8002d82:	625a      	str	r2, [r3, #36]	; 0x24
    if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002d84:	4620      	mov	r0, r4
 8002d86:	f7ff ffcf 	bl	8002d28 <RTC_EnterInitMode>
 8002d8a:	6823      	ldr	r3, [r4, #0]
 8002d8c:	4605      	mov	r5, r0
 8002d8e:	b138      	cbz	r0, 8002da0 <HAL_RTC_Init+0x44>
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d90:	22ff      	movs	r2, #255	; 0xff
 8002d92:	625a      	str	r2, [r3, #36]	; 0x24
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002d94:	2304      	movs	r3, #4
 8002d96:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d9a:	2501      	movs	r5, #1
}
 8002d9c:	4628      	mov	r0, r5
 8002d9e:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8002da0:	689a      	ldr	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002da2:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8002da4:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8002da8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dac:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002dae:	6862      	ldr	r2, [r4, #4]
 8002db0:	6899      	ldr	r1, [r3, #8]
 8002db2:	4302      	orrs	r2, r0
 8002db4:	69a0      	ldr	r0, [r4, #24]
 8002db6:	4302      	orrs	r2, r0
 8002db8:	430a      	orrs	r2, r1
 8002dba:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002dbc:	68e2      	ldr	r2, [r4, #12]
 8002dbe:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002dc0:	691a      	ldr	r2, [r3, #16]
 8002dc2:	68a1      	ldr	r1, [r4, #8]
 8002dc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002dc8:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dd0:	60da      	str	r2, [r3, #12]
      if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	069b      	lsls	r3, r3, #26
 8002dd6:	d405      	bmi.n	8002de4 <HAL_RTC_Init+0x88>
        if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002dd8:	4620      	mov	r0, r4
 8002dda:	f7ff ff8d 	bl	8002cf8 <HAL_RTC_WaitForSynchro>
 8002dde:	b108      	cbz	r0, 8002de4 <HAL_RTC_Init+0x88>
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002de0:	6823      	ldr	r3, [r4, #0]
 8002de2:	e7d5      	b.n	8002d90 <HAL_RTC_Init+0x34>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002de4:	6823      	ldr	r3, [r4, #0]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002de6:	6960      	ldr	r0, [r4, #20]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002de8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002dea:	f022 0203 	bic.w	r2, r2, #3
 8002dee:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002df0:	69e2      	ldr	r2, [r4, #28]
 8002df2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002df4:	4302      	orrs	r2, r0
 8002df6:	430a      	orrs	r2, r1
 8002df8:	64da      	str	r2, [r3, #76]	; 0x4c
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002dfa:	22ff      	movs	r2, #255	; 0xff
 8002dfc:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_READY;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  return status;
 8002e04:	e7ca      	b.n	8002d9c <HAL_RTC_Init+0x40>

08002e06 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8002e06:	2300      	movs	r3, #0
  uint8_t temp = Value;

  while(temp >= 10U)
 8002e08:	2809      	cmp	r0, #9
 8002e0a:	d803      	bhi.n	8002e14 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    temp -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | temp);
 8002e0c:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8002e10:	b2c0      	uxtb	r0, r0
 8002e12:	4770      	bx	lr
    temp -= 10U;
 8002e14:	380a      	subs	r0, #10
    bcdhigh++;
 8002e16:	3301      	adds	r3, #1
    temp -= 10U;
 8002e18:	b2c0      	uxtb	r0, r0
 8002e1a:	e7f5      	b.n	8002e08 <RTC_ByteToBcd2+0x2>

08002e1c <HAL_RTC_SetDate>:
{
 8002e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8002e1e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002e22:	2b01      	cmp	r3, #1
{
 8002e24:	4605      	mov	r5, r0
 8002e26:	f04f 0602 	mov.w	r6, #2
 __HAL_LOCK(hrtc);
 8002e2a:	d034      	beq.n	8002e96 <HAL_RTC_SetDate+0x7a>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	f880 3020 	strb.w	r3, [r0, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e32:	f880 6021 	strb.w	r6, [r0, #33]	; 0x21
 8002e36:	784b      	ldrb	r3, [r1, #1]
 8002e38:	78c8      	ldrb	r0, [r1, #3]
 8002e3a:	788e      	ldrb	r6, [r1, #2]
 8002e3c:	780c      	ldrb	r4, [r1, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002e3e:	2a00      	cmp	r2, #0
 8002e40:	d14e      	bne.n	8002ee0 <HAL_RTC_SetDate+0xc4>
 8002e42:	06da      	lsls	r2, r3, #27
 8002e44:	d503      	bpl.n	8002e4e <HAL_RTC_SetDate+0x32>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002e46:	f023 0310 	bic.w	r3, r3, #16
 8002e4a:	330a      	adds	r3, #10
 8002e4c:	704b      	strb	r3, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002e4e:	f7ff ffda 	bl	8002e06 <RTC_ByteToBcd2>
 8002e52:	4607      	mov	r7, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002e54:	7848      	ldrb	r0, [r1, #1]
 8002e56:	f7ff ffd6 	bl	8002e06 <RTC_ByteToBcd2>
 8002e5a:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8002e5c:	4630      	mov	r0, r6
 8002e5e:	f7ff ffd2 	bl	8002e06 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002e62:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 8002e66:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8002e6a:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e6e:	682b      	ldr	r3, [r5, #0]
 8002e70:	22ca      	movs	r2, #202	; 0xca
 8002e72:	625a      	str	r2, [r3, #36]	; 0x24
 8002e74:	2253      	movs	r2, #83	; 0x53
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002e78:	4628      	mov	r0, r5
 8002e7a:	f7ff ff55 	bl	8002d28 <RTC_EnterInitMode>
 8002e7e:	682b      	ldr	r3, [r5, #0]
 8002e80:	4606      	mov	r6, r0
 8002e82:	b150      	cbz	r0, 8002e9a <HAL_RTC_SetDate+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e84:	22ff      	movs	r2, #255	; 0xff
 8002e86:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002e88:	2304      	movs	r3, #4
 8002e8a:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002e8e:	2300      	movs	r3, #0
 8002e90:	f885 3020 	strb.w	r3, [r5, #32]
        return HAL_ERROR;
 8002e94:	2601      	movs	r6, #1
}
 8002e96:	4630      	mov	r0, r6
 8002e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002e9a:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8002e9e:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8002ea2:	605c      	str	r4, [r3, #4]
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002eaa:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	069b      	lsls	r3, r3, #26
 8002eb0:	d40c      	bmi.n	8002ecc <HAL_RTC_SetDate+0xb0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002eb2:	4628      	mov	r0, r5
 8002eb4:	f7ff ff20 	bl	8002cf8 <HAL_RTC_WaitForSynchro>
 8002eb8:	b140      	cbz	r0, 8002ecc <HAL_RTC_SetDate+0xb0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002eba:	682b      	ldr	r3, [r5, #0]
 8002ebc:	22ff      	movs	r2, #255	; 0xff
 8002ebe:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ec0:	2304      	movs	r3, #4
 8002ec2:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002ec6:	f885 6020 	strb.w	r6, [r5, #32]
 8002eca:	e7e3      	b.n	8002e94 <HAL_RTC_SetDate+0x78>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ecc:	682b      	ldr	r3, [r5, #0]
 8002ece:	22ff      	movs	r2, #255	; 0xff
 8002ed0:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f885 3020 	strb.w	r3, [r5, #32]
    return HAL_OK;
 8002ede:	e7da      	b.n	8002e96 <HAL_RTC_SetDate+0x7a>
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002ee0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002ee2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002ee6:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002ee8:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 8002eec:	e7bf      	b.n	8002e6e <HAL_RTC_SetDate+0x52>

08002eee <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8002eee:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002ef2:	2b01      	cmp	r3, #1
{
 8002ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef8:	4605      	mov	r5, r0
 8002efa:	460e      	mov	r6, r1
 8002efc:	4690      	mov	r8, r2
 8002efe:	f04f 0702 	mov.w	r7, #2
  __HAL_LOCK(hrtc);
 8002f02:	d017      	beq.n	8002f34 <HAL_RTC_SetTime+0x46>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f04:	6803      	ldr	r3, [r0, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f06:	f880 7021 	strb.w	r7, [r0, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f0a:	22ca      	movs	r2, #202	; 0xca
  __HAL_LOCK(hrtc);
 8002f0c:	2401      	movs	r4, #1
 8002f0e:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f12:	625a      	str	r2, [r3, #36]	; 0x24
 8002f14:	2253      	movs	r2, #83	; 0x53
 8002f16:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002f18:	f7ff ff06 	bl	8002d28 <RTC_EnterInitMode>
 8002f1c:	682b      	ldr	r3, [r5, #0]
 8002f1e:	4607      	mov	r7, r0
 8002f20:	b158      	cbz	r0, 8002f3a <HAL_RTC_SetTime+0x4c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f22:	22ff      	movs	r2, #255	; 0xff
 8002f24:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002f26:	2304      	movs	r3, #4
 8002f28:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	f885 3020 	strb.w	r3, [r5, #32]
        return HAL_ERROR;
 8002f32:	2701      	movs	r7, #1
}
 8002f34:	4638      	mov	r0, r7
 8002f36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f3a:	7830      	ldrb	r0, [r6, #0]
 8002f3c:	7874      	ldrb	r4, [r6, #1]
 8002f3e:	78b1      	ldrb	r1, [r6, #2]
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f40:	689b      	ldr	r3, [r3, #8]
    if(Format == RTC_FORMAT_BIN)
 8002f42:	f1b8 0f00 	cmp.w	r8, #0
 8002f46:	d138      	bne.n	8002fba <HAL_RTC_SetTime+0xcc>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f48:	065a      	lsls	r2, r3, #25
        sTime->TimeFormat = 0x00U;
 8002f4a:	bf58      	it	pl
 8002f4c:	70f7      	strbpl	r7, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f4e:	f7ff ff5a 	bl	8002e06 <RTC_ByteToBcd2>
 8002f52:	4602      	mov	r2, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f54:	4620      	mov	r0, r4
 8002f56:	f7ff ff56 	bl	8002e06 <RTC_ByteToBcd2>
 8002f5a:	4604      	mov	r4, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos ) | \
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	f7ff ff52 	bl	8002e06 <RTC_ByteToBcd2>
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f62:	78f3      	ldrb	r3, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f64:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8002f68:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002f6c:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002f70:	682b      	ldr	r3, [r5, #0]
 8002f72:	f000 307f 	and.w	r0, r0, #2139062143	; 0x7f7f7f7f
 8002f76:	f020 40fe 	bic.w	r0, r0, #2130706432	; 0x7f000000
 8002f7a:	6018      	str	r0, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002f7c:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f7e:	6930      	ldr	r0, [r6, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002f80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f84:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f86:	68f2      	ldr	r2, [r6, #12]
 8002f88:	6899      	ldr	r1, [r3, #8]
 8002f8a:	4302      	orrs	r2, r0
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f96:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002f98:	689c      	ldr	r4, [r3, #8]
 8002f9a:	f014 0420 	ands.w	r4, r4, #32
 8002f9e:	d118      	bne.n	8002fd2 <HAL_RTC_SetTime+0xe4>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002fa0:	4628      	mov	r0, r5
 8002fa2:	f7ff fea9 	bl	8002cf8 <HAL_RTC_WaitForSynchro>
 8002fa6:	b1a0      	cbz	r0, 8002fd2 <HAL_RTC_SetTime+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fa8:	682b      	ldr	r3, [r5, #0]
 8002faa:	22ff      	movs	r2, #255	; 0xff
 8002fac:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002fae:	2304      	movs	r3, #4
 8002fb0:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002fb4:	f885 4020 	strb.w	r4, [r5, #32]
 8002fb8:	e7bb      	b.n	8002f32 <HAL_RTC_SetTime+0x44>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002fba:	065b      	lsls	r3, r3, #25
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002fbc:	ea4f 2404 	mov.w	r4, r4, lsl #8
        sTime->TimeFormat = 0x00U;
 8002fc0:	bf58      	it	pl
 8002fc2:	70f7      	strbpl	r7, [r6, #3]
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002fc4:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002fc8:	78f4      	ldrb	r4, [r6, #3]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002fca:	4308      	orrs	r0, r1
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002fcc:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8002fd0:	e7ce      	b.n	8002f70 <HAL_RTC_SetTime+0x82>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fd2:	682b      	ldr	r3, [r5, #0]
 8002fd4:	22ff      	movs	r2, #255	; 0xff
 8002fd6:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
   __HAL_UNLOCK(hrtc);
 8002fde:	2300      	movs	r3, #0
 8002fe0:	f885 3020 	strb.w	r3, [r5, #32]
   return HAL_OK;
 8002fe4:	e7a6      	b.n	8002f34 <HAL_RTC_SetTime+0x46>
	...

08002fe8 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 8002fe8:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002fec:	2b01      	cmp	r3, #1
{
 8002fee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ff2:	4604      	mov	r4, r0
 8002ff4:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8002ff8:	d067      	beq.n	80030ca <HAL_RTC_SetAlarm_IT+0xe2>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	f884 3020 	strb.w	r3, [r4, #32]
 8003000:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003002:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
 8003006:	7808      	ldrb	r0, [r1, #0]
 8003008:	f891 9001 	ldrb.w	r9, [r1, #1]
 800300c:	788d      	ldrb	r5, [r1, #2]
 800300e:	f891 8020 	ldrb.w	r8, [r1, #32]
 8003012:	69ce      	ldr	r6, [r1, #28]
 8003014:	694f      	ldr	r7, [r1, #20]
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003016:	689b      	ldr	r3, [r3, #8]
  if(Format == RTC_FORMAT_BIN)
 8003018:	2a00      	cmp	r2, #0
 800301a:	d158      	bne.n	80030ce <HAL_RTC_SetAlarm_IT+0xe6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800301c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003020:	bf08      	it	eq
 8003022:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003024:	f7ff feef 	bl	8002e06 <RTC_ByteToBcd2>
 8003028:	4682      	mov	sl, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800302a:	4648      	mov	r0, r9
 800302c:	f7ff feeb 	bl	8002e06 <RTC_ByteToBcd2>
 8003030:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003032:	4628      	mov	r0, r5
 8003034:	f7ff fee7 	bl	8002e06 <RTC_ByteToBcd2>
 8003038:	4681      	mov	r9, r0
              ((uint32_t)(RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos)) | \
 800303a:	4640      	mov	r0, r8
 800303c:	f7ff fee3 	bl	8002e06 <RTC_ByteToBcd2>
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat << RTC_ALRMAR_PM_Pos)) | \
 8003040:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003042:	433e      	orrs	r6, r7
 8003044:	ea46 5585 	orr.w	r5, r6, r5, lsl #22
 8003048:	ea45 0509 	orr.w	r5, r5, r9
 800304c:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 8003050:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 8003054:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003058:	698b      	ldr	r3, [r1, #24]
 800305a:	684e      	ldr	r6, [r1, #4]
 800305c:	431e      	orrs	r6, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	22ca      	movs	r2, #202	; 0xca
 8003062:	625a      	str	r2, [r3, #36]	; 0x24
 8003064:	2253      	movs	r2, #83	; 0x53
 8003066:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003068:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 800306a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800306e:	689a      	ldr	r2, [r3, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003070:	d14f      	bne.n	8003112 <HAL_RTC_SetAlarm_IT+0x12a>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003072:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003076:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003078:	68da      	ldr	r2, [r3, #12]
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003080:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003082:	f7fd fabb 	bl	80005fc <HAL_GetTick>
 8003086:	4680      	mov	r8, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003088:	6823      	ldr	r3, [r4, #0]
 800308a:	68df      	ldr	r7, [r3, #12]
 800308c:	f017 0701 	ands.w	r7, r7, #1
 8003090:	d02e      	beq.n	80030f0 <HAL_RTC_SetAlarm_IT+0x108>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003092:	61dd      	str	r5, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003094:	645e      	str	r6, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800309c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80030a4:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80030a6:	4b2c      	ldr	r3, [pc, #176]	; (8003158 <HAL_RTC_SetAlarm_IT+0x170>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80030ae:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80030b6:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	22ff      	movs	r2, #255	; 0xff
 80030bc:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 80030be:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 80030c0:	2301      	movs	r3, #1
 80030c2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_UNLOCK(hrtc);
 80030c6:	f884 0020 	strb.w	r0, [r4, #32]
}
 80030ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80030ce:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80030d2:	ea46 0607 	orr.w	r6, r6, r7
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80030d6:	bf08      	it	eq
 80030d8:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80030da:	4335      	orrs	r5, r6
 80030dc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80030e0:	78c8      	ldrb	r0, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80030e2:	ea45 2509 	orr.w	r5, r5, r9, lsl #8
 80030e6:	ea45 5580 	orr.w	r5, r5, r0, lsl #22
 80030ea:	ea45 6508 	orr.w	r5, r5, r8, lsl #24
 80030ee:	e7b3      	b.n	8003058 <HAL_RTC_SetAlarm_IT+0x70>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80030f0:	f7fd fa84 	bl	80005fc <HAL_GetTick>
 80030f4:	eba0 0008 	sub.w	r0, r0, r8
 80030f8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80030fc:	d9c4      	bls.n	8003088 <HAL_RTC_SetAlarm_IT+0xa0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030fe:	6823      	ldr	r3, [r4, #0]
 8003100:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003102:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003104:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003106:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 800310a:	f884 7020 	strb.w	r7, [r4, #32]
        return HAL_TIMEOUT;
 800310e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003112:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003116:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	f462 7220 	orn	r2, r2, #640	; 0x280
 8003120:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003122:	f7fd fa6b 	bl	80005fc <HAL_GetTick>
 8003126:	4680      	mov	r8, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	68df      	ldr	r7, [r3, #12]
 800312c:	f017 0702 	ands.w	r7, r7, #2
 8003130:	d009      	beq.n	8003146 <HAL_RTC_SetAlarm_IT+0x15e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003132:	621d      	str	r5, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003134:	649e      	str	r6, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800313c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003144:	e7ae      	b.n	80030a4 <HAL_RTC_SetAlarm_IT+0xbc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003146:	f7fd fa59 	bl	80005fc <HAL_GetTick>
 800314a:	eba0 0008 	sub.w	r0, r0, r8
 800314e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003152:	d9e9      	bls.n	8003128 <HAL_RTC_SetAlarm_IT+0x140>
 8003154:	e7d3      	b.n	80030fe <HAL_RTC_SetAlarm_IT+0x116>
 8003156:	bf00      	nop
 8003158:	40010400 	.word	0x40010400

0800315c <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800315c:	0903      	lsrs	r3, r0, #4
 800315e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 8003162:	f000 000f 	and.w	r0, r0, #15
 8003166:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 800316a:	b2c0      	uxtb	r0, r0
 800316c:	4770      	bx	lr

0800316e <HAL_RTC_GetTime>:
{
 800316e:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003170:	6803      	ldr	r3, [r0, #0]
 8003172:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003174:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003176:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003178:	681c      	ldr	r4, [r3, #0]
 800317a:	f004 337f 	and.w	r3, r4, #2139062143	; 0x7f7f7f7f
 800317e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003182:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003186:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800318a:	6088      	str	r0, [r1, #8]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800318c:	f004 047f 	and.w	r4, r4, #127	; 0x7f
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003190:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003194:	0d9b      	lsrs	r3, r3, #22
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003196:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003198:	704d      	strb	r5, [r1, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800319a:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800319c:	70cb      	strb	r3, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 800319e:	b952      	cbnz	r2, 80031b6 <HAL_RTC_GetTime+0x48>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80031a0:	f7ff ffdc 	bl	800315c <RTC_Bcd2ToByte>
 80031a4:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80031a6:	4628      	mov	r0, r5
 80031a8:	f7ff ffd8 	bl	800315c <RTC_Bcd2ToByte>
 80031ac:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80031ae:	4620      	mov	r0, r4
 80031b0:	f7ff ffd4 	bl	800315c <RTC_Bcd2ToByte>
 80031b4:	7088      	strb	r0, [r1, #2]
}
 80031b6:	2000      	movs	r0, #0
 80031b8:	bd38      	pop	{r3, r4, r5, pc}

080031ba <HAL_RTC_GetDate>:
{
 80031ba:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80031bc:	6803      	ldr	r3, [r0, #0]
 80031be:	685c      	ldr	r4, [r3, #4]
 80031c0:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
 80031c4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year =  (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80031c8:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80031ca:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date =  (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80031ce:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80031d2:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year =  (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80031d6:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80031d8:	704d      	strb	r5, [r1, #1]
  sDate->Date =  (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80031da:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80031dc:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 80031de:	b952      	cbnz	r2, 80031f6 <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80031e0:	f7ff ffbc 	bl	800315c <RTC_Bcd2ToByte>
 80031e4:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80031e6:	4628      	mov	r0, r5
 80031e8:	f7ff ffb8 	bl	800315c <RTC_Bcd2ToByte>
 80031ec:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80031ee:	4620      	mov	r0, r4
 80031f0:	f7ff ffb4 	bl	800315c <RTC_Bcd2ToByte>
 80031f4:	7088      	strb	r0, [r1, #2]
}
 80031f6:	2000      	movs	r0, #0
 80031f8:	bd38      	pop	{r3, r4, r5, pc}

080031fa <HAL_RTCEx_SetCalibrationOutPut>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80031fa:	f890 3020 	ldrb.w	r3, [r0, #32]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	f04f 0302 	mov.w	r3, #2
 8003204:	d019      	beq.n	800323a <HAL_RTCEx_SetCalibrationOutPut+0x40>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003206:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800320a:	6803      	ldr	r3, [r0, #0]
 800320c:	22ca      	movs	r2, #202	; 0xca
 800320e:	625a      	str	r2, [r3, #36]	; 0x24
 8003210:	2253      	movs	r2, #83	; 0x53
 8003212:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800321a:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	4311      	orrs	r1, r2
 8003220:	6099      	str	r1, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003228:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800322a:	22ff      	movs	r2, #255	; 0xff
 800322c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800322e:	2301      	movs	r3, #1
 8003230:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003234:	2300      	movs	r3, #0
 8003236:	f880 3020 	strb.w	r3, [r0, #32]
  __HAL_LOCK(hrtc);
 800323a:	4618      	mov	r0, r3

  return HAL_OK;
}
 800323c:	4770      	bx	lr

0800323e <HAL_RTCEx_AlarmBEventCallback>:
 800323e:	4770      	bx	lr

08003240 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003244:	b087      	sub	sp, #28
 8003246:	4604      	mov	r4, r0
 8003248:	460d      	mov	r5, r1
 800324a:	4690      	mov	r8, r2
 800324c:	4699      	mov	r9, r3
 800324e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003250:	f7fd f9d4 	bl	80005fc <HAL_GetTick>
 8003254:	4606      	mov	r6, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8003256:	b92d      	cbnz	r5, 8003264 <HAL_SD_ReadBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003258:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800325a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800325e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003260:	2001      	movs	r0, #1
 8003262:	e010      	b.n	8003286 <HAL_SD_ReadBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8003264:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8003268:	b2c0      	uxtb	r0, r0
 800326a:	2801      	cmp	r0, #1
 800326c:	f040 80e9 	bne.w	8003442 <HAL_SD_ReadBlocks+0x202>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003270:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003272:	eb08 0309 	add.w	r3, r8, r9
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003276:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003278:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800327a:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800327c:	d906      	bls.n	800328c <HAL_SD_ReadBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800327e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003280:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003284:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8003286:	b007      	add	sp, #28
 8003288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 800328c:	2303      	movs	r3, #3
 800328e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8003292:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003294:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 8003296:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003298:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800329a:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 800329e:	bf18      	it	ne
 80032a0:	ea4f 2848 	movne.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80032a4:	f001 f825 	bl	80042f2 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80032a8:	b148      	cbz	r0, 80032be <HAL_SD_ReadBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	4a67      	ldr	r2, [pc, #412]	; (800344c <HAL_SD_ReadBlocks+0x20c>)
 80032ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80032b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80032b2:	4318      	orrs	r0, r3
 80032b4:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032b6:	2001      	movs	r0, #1
 80032b8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80032bc:	e7e3      	b.n	8003286 <HAL_SD_ReadBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80032be:	f04f 33ff 	mov.w	r3, #4294967295
 80032c2:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80032c4:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80032c8:	9301      	str	r3, [sp, #4]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80032ca:	9004      	str	r0, [sp, #16]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80032cc:	2390      	movs	r3, #144	; 0x90
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80032ce:	f04f 0a01 	mov.w	sl, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80032d2:	f04f 0b02 	mov.w	fp, #2
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80032d6:	4669      	mov	r1, sp
 80032d8:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80032da:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80032dc:	f8cd b00c 	str.w	fp, [sp, #12]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80032e0:	f8cd a014 	str.w	sl, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80032e4:	f000 fff3 	bl	80042ce <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80032e8:	45d1      	cmp	r9, sl
 80032ea:	d913      	bls.n	8003314 <HAL_SD_ReadBlocks+0xd4>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80032ec:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80032f0:	4641      	mov	r1, r8
 80032f2:	6820      	ldr	r0, [r4, #0]
 80032f4:	f001 f82d 	bl	8004352 <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80032f8:	2800      	cmp	r0, #0
 80032fa:	d03e      	beq.n	800337a <HAL_SD_ReadBlocks+0x13a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	4a53      	ldr	r2, [pc, #332]	; (800344c <HAL_SD_ReadBlocks+0x20c>)
 8003300:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003302:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003304:	4318      	orrs	r0, r3
 8003306:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003308:	2001      	movs	r0, #1
        hsd->Context = SD_CONTEXT_NONE;
 800330a:	2300      	movs	r3, #0
        hsd->State= HAL_SD_STATE_READY;
 800330c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003310:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8003312:	e7b8      	b.n	8003286 <HAL_SD_ReadBlocks+0x46>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8003314:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003318:	4641      	mov	r1, r8
 800331a:	6820      	ldr	r0, [r4, #0]
 800331c:	f001 f801 	bl	8004322 <SDMMC_CmdReadSingleBlock>
 8003320:	e7ea      	b.n	80032f8 <HAL_SD_ReadBlocks+0xb8>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8003322:	041a      	lsls	r2, r3, #16
 8003324:	d516      	bpl.n	8003354 <HAL_SD_ReadBlocks+0x114>
 8003326:	f105 0804 	add.w	r8, r5, #4
 800332a:	f105 0a24 	add.w	sl, r5, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 800332e:	6820      	ldr	r0, [r4, #0]
 8003330:	f000 ffa8 	bl	8004284 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003334:	0a03      	lsrs	r3, r0, #8
          *tempbuff = (uint8_t)(data & 0xFFU);
 8003336:	f808 0c04 	strb.w	r0, [r8, #-4]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800333a:	f808 3c03 	strb.w	r3, [r8, #-3]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800333e:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003340:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003342:	f808 3c02 	strb.w	r3, [r8, #-2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003346:	f808 0c01 	strb.w	r0, [r8, #-1]
 800334a:	f108 0804 	add.w	r8, r8, #4
        for(count = 0U; count < 8U; count++)
 800334e:	45d0      	cmp	r8, sl
 8003350:	d1ed      	bne.n	800332e <HAL_SD_ReadBlocks+0xee>
 8003352:	3520      	adds	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003354:	f7fd f952 	bl	80005fc <HAL_GetTick>
 8003358:	1b80      	subs	r0, r0, r6
 800335a:	42b8      	cmp	r0, r7
 800335c:	d30d      	bcc.n	800337a <HAL_SD_ReadBlocks+0x13a>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	4a3a      	ldr	r2, [pc, #232]	; (800344c <HAL_SD_ReadBlocks+0x20c>)
 8003362:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003364:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003366:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800336a:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800336c:	2301      	movs	r3, #1
 800336e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003372:	2300      	movs	r3, #0
 8003374:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8003376:	2003      	movs	r0, #3
 8003378:	e785      	b.n	8003286 <HAL_SD_ReadBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800337a:	6820      	ldr	r0, [r4, #0]
 800337c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800337e:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8003382:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8003384:	d0cd      	beq.n	8003322 <HAL_SD_ReadBlocks+0xe2>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003386:	05db      	lsls	r3, r3, #23
 8003388:	d509      	bpl.n	800339e <HAL_SD_ReadBlocks+0x15e>
 800338a:	f1b9 0f01 	cmp.w	r9, #1
 800338e:	d906      	bls.n	800339e <HAL_SD_ReadBlocks+0x15e>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003390:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003392:	2b03      	cmp	r3, #3
 8003394:	d003      	beq.n	800339e <HAL_SD_ReadBlocks+0x15e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003396:	f001 f825 	bl	80043e4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800339a:	2800      	cmp	r0, #0
 800339c:	d1ae      	bne.n	80032fc <HAL_SD_ReadBlocks+0xbc>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033a2:	f011 0108 	ands.w	r1, r1, #8
 80033a6:	d006      	beq.n	80033b6 <HAL_SD_ReadBlocks+0x176>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80033a8:	4a28      	ldr	r2, [pc, #160]	; (800344c <HAL_SD_ReadBlocks+0x20c>)
 80033aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80033ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033ae:	f043 0308 	orr.w	r3, r3, #8
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80033b2:	63a3      	str	r3, [r4, #56]	; 0x38
 80033b4:	e7a8      	b.n	8003308 <HAL_SD_ReadBlocks+0xc8>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80033b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033b8:	f012 0202 	ands.w	r2, r2, #2
 80033bc:	d00a      	beq.n	80033d4 <HAL_SD_ReadBlocks+0x194>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80033be:	4a23      	ldr	r2, [pc, #140]	; (800344c <HAL_SD_ReadBlocks+0x20c>)
 80033c0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80033c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033c4:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80033c6:	f043 0302 	orr.w	r3, r3, #2
 80033ca:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033cc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033d0:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 80033d2:	e758      	b.n	8003286 <HAL_SD_ReadBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80033d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033d6:	0689      	lsls	r1, r1, #26
 80033d8:	d525      	bpl.n	8003426 <HAL_SD_ReadBlocks+0x1e6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80033da:	491c      	ldr	r1, [pc, #112]	; (800344c <HAL_SD_ReadBlocks+0x20c>)
 80033dc:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80033de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033e0:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80033e2:	f043 0320 	orr.w	r3, r3, #32
 80033e6:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033e8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033ec:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80033ee:	e74a      	b.n	8003286 <HAL_SD_ReadBlocks+0x46>
      data = SDMMC_ReadFIFO(hsd->Instance);
 80033f0:	f000 ff48 	bl	8004284 <SDMMC_ReadFIFO>
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80033f4:	0a03      	lsrs	r3, r0, #8
      *tempbuff = (uint8_t)(data & 0xFFU);
 80033f6:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80033fa:	f805 3c03 	strb.w	r3, [r5, #-3]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80033fe:	0c03      	lsrs	r3, r0, #16
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003400:	0e00      	lsrs	r0, r0, #24
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003402:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003406:	f805 0c01 	strb.w	r0, [r5, #-1]
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800340a:	f7fd f8f7 	bl	80005fc <HAL_GetTick>
 800340e:	1b80      	subs	r0, r0, r6
 8003410:	4287      	cmp	r7, r0
 8003412:	f105 0504 	add.w	r5, r5, #4
 8003416:	d807      	bhi.n	8003428 <HAL_SD_ReadBlocks+0x1e8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);        
 8003418:	6823      	ldr	r3, [r4, #0]
 800341a:	4a0c      	ldr	r2, [pc, #48]	; (800344c <HAL_SD_ReadBlocks+0x20c>)
 800341c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800341e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003420:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003424:	e7c5      	b.n	80033b2 <HAL_SD_ReadBlocks+0x172>
 8003426:	3504      	adds	r5, #4
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
 8003428:	6820      	ldr	r0, [r4, #0]
 800342a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800342c:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 8003430:	d1de      	bne.n	80033f0 <HAL_SD_ReadBlocks+0x1b0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003432:	f240 523a 	movw	r2, #1338	; 0x53a
 8003436:	6382      	str	r2, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003438:	2201      	movs	r2, #1
 800343a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 800343e:	4618      	mov	r0, r3
 8003440:	e721      	b.n	8003286 <HAL_SD_ReadBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003442:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003444:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003448:	e709      	b.n	800325e <HAL_SD_ReadBlocks+0x1e>
 800344a:	bf00      	nop
 800344c:	004005ff 	.word	0x004005ff

08003450 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003450:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003454:	b089      	sub	sp, #36	; 0x24
 8003456:	4604      	mov	r4, r0
 8003458:	460e      	mov	r6, r1
 800345a:	4691      	mov	r9, r2
 800345c:	461f      	mov	r7, r3
 800345e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003460:	f7fd f8cc 	bl	80005fc <HAL_GetTick>
 8003464:	4680      	mov	r8, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8003466:	b92e      	cbnz	r6, 8003474 <HAL_SD_WriteBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003468:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800346a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800346e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003470:	2001      	movs	r0, #1
 8003472:	e010      	b.n	8003496 <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8003474:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8003478:	b2c0      	uxtb	r0, r0
 800347a:	2801      	cmp	r0, #1
 800347c:	f040 80b4 	bne.w	80035e8 <HAL_SD_WriteBlocks+0x198>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003480:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003482:	eb09 0307 	add.w	r3, r9, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003486:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003488:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800348a:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800348c:	d906      	bls.n	800349c <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800348e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003490:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003494:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8003496:	b009      	add	sp, #36	; 0x24
 8003498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 800349c:	2303      	movs	r3, #3
 800349e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 80034a2:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80034a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 80034a6:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80034a8:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80034aa:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 80034ae:	bf18      	it	ne
 80034b0:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80034b4:	f000 ff1d 	bl	80042f2 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80034b8:	b148      	cbz	r0, 80034ce <HAL_SD_WriteBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80034ba:	6823      	ldr	r3, [r4, #0]
 80034bc:	4a4c      	ldr	r2, [pc, #304]	; (80035f0 <HAL_SD_WriteBlocks+0x1a0>)
 80034be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80034c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80034c2:	4318      	orrs	r0, r3
 80034c4:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80034c6:	2001      	movs	r0, #1
 80034c8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80034cc:	e7e3      	b.n	8003496 <HAL_SD_WriteBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80034ce:	f04f 33ff 	mov.w	r3, #4294967295
 80034d2:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80034d4:	027b      	lsls	r3, r7, #9
 80034d6:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80034d8:	2390      	movs	r3, #144	; 0x90
 80034da:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80034dc:	9005      	str	r0, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80034de:	9006      	str	r0, [sp, #24]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80034e0:	2301      	movs	r3, #1
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80034e2:	a902      	add	r1, sp, #8
 80034e4:	6820      	ldr	r0, [r4, #0]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80034e6:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80034e8:	f000 fef1 	bl	80042ce <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80034ec:	2f01      	cmp	r7, #1
 80034ee:	d913      	bls.n	8003518 <HAL_SD_WriteBlocks+0xc8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80034f0:	2320      	movs	r3, #32
 80034f2:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80034f4:	4649      	mov	r1, r9
 80034f6:	6820      	ldr	r0, [r4, #0]
 80034f8:	f000 ff5b 	bl	80043b2 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80034fc:	2800      	cmp	r0, #0
 80034fe:	d031      	beq.n	8003564 <HAL_SD_WriteBlocks+0x114>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8003500:	6823      	ldr	r3, [r4, #0]
 8003502:	4a3b      	ldr	r2, [pc, #236]	; (80035f0 <HAL_SD_WriteBlocks+0x1a0>)
 8003504:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003506:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003508:	4318      	orrs	r0, r3
 800350a:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800350c:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 800350e:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 8003510:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003514:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8003516:	e7be      	b.n	8003496 <HAL_SD_WriteBlocks+0x46>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8003518:	2310      	movs	r3, #16
 800351a:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800351c:	4649      	mov	r1, r9
 800351e:	6820      	ldr	r0, [r4, #0]
 8003520:	f000 ff2f 	bl	8004382 <SDMMC_CmdWriteSingleBlock>
 8003524:	e7ea      	b.n	80034fc <HAL_SD_WriteBlocks+0xac>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8003526:	045a      	lsls	r2, r3, #17
 8003528:	d50a      	bpl.n	8003540 <HAL_SD_WriteBlocks+0xf0>
 800352a:	f106 0920 	add.w	r9, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 800352e:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8003532:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003534:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8003536:	a901      	add	r1, sp, #4
 8003538:	f000 fea7 	bl	800428a <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800353c:	45b1      	cmp	r9, r6
 800353e:	d1f6      	bne.n	800352e <HAL_SD_WriteBlocks+0xde>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003540:	f7fd f85c 	bl	80005fc <HAL_GetTick>
 8003544:	eba0 0008 	sub.w	r0, r0, r8
 8003548:	42a8      	cmp	r0, r5
 800354a:	d30b      	bcc.n	8003564 <HAL_SD_WriteBlocks+0x114>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	4a28      	ldr	r2, [pc, #160]	; (80035f0 <HAL_SD_WriteBlocks+0x1a0>)
 8003550:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003552:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003554:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003556:	2301      	movs	r3, #1
 8003558:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800355c:	2300      	movs	r3, #0
 800355e:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8003560:	2003      	movs	r0, #3
 8003562:	e798      	b.n	8003496 <HAL_SD_WriteBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8003564:	6820      	ldr	r0, [r4, #0]
 8003566:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003568:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 800356c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800356e:	d0da      	beq.n	8003526 <HAL_SD_WriteBlocks+0xd6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003570:	05db      	lsls	r3, r3, #23
 8003572:	d508      	bpl.n	8003586 <HAL_SD_WriteBlocks+0x136>
 8003574:	2f01      	cmp	r7, #1
 8003576:	d906      	bls.n	8003586 <HAL_SD_WriteBlocks+0x136>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003578:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800357a:	2b03      	cmp	r3, #3
 800357c:	d003      	beq.n	8003586 <HAL_SD_WriteBlocks+0x136>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800357e:	f000 ff31 	bl	80043e4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003582:	2800      	cmp	r0, #0
 8003584:	d1bc      	bne.n	8003500 <HAL_SD_WriteBlocks+0xb0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800358a:	f011 0108 	ands.w	r1, r1, #8
 800358e:	d006      	beq.n	800359e <HAL_SD_WriteBlocks+0x14e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003590:	4a17      	ldr	r2, [pc, #92]	; (80035f0 <HAL_SD_WriteBlocks+0x1a0>)
 8003592:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003594:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003596:	f043 0308 	orr.w	r3, r3, #8
 800359a:	63a3      	str	r3, [r4, #56]	; 0x38
 800359c:	e7b6      	b.n	800350c <HAL_SD_WriteBlocks+0xbc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800359e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035a0:	f012 0202 	ands.w	r2, r2, #2
 80035a4:	d00a      	beq.n	80035bc <HAL_SD_WriteBlocks+0x16c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80035a6:	4a12      	ldr	r2, [pc, #72]	; (80035f0 <HAL_SD_WriteBlocks+0x1a0>)
 80035a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80035aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80035ac:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80035ae:	f043 0302 	orr.w	r3, r3, #2
 80035b2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80035b4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80035b8:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 80035ba:	e76c      	b.n	8003496 <HAL_SD_WriteBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80035bc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80035be:	f010 0010 	ands.w	r0, r0, #16
 80035c2:	d00a      	beq.n	80035da <HAL_SD_WriteBlocks+0x18a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80035c4:	490a      	ldr	r1, [pc, #40]	; (80035f0 <HAL_SD_WriteBlocks+0x1a0>)
 80035c6:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80035c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80035ca:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80035cc:	f043 0310 	orr.w	r3, r3, #16
 80035d0:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80035d2:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80035d6:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80035d8:	e75d      	b.n	8003496 <HAL_SD_WriteBlocks+0x46>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80035da:	f240 523a 	movw	r2, #1338	; 0x53a
 80035de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 80035e6:	e756      	b.n	8003496 <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80035e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80035ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80035ee:	e73e      	b.n	800346e <HAL_SD_WriteBlocks+0x1e>
 80035f0:	004005ff 	.word	0x004005ff

080035f4 <HAL_SD_GetCardCSD>:
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypedef *pCSD)
{
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80035f4:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80035f6:	0f9a      	lsrs	r2, r3, #30
 80035f8:	700a      	strb	r2, [r1, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80035fa:	f3c3 6283 	ubfx	r2, r3, #26, #4
 80035fe:	704a      	strb	r2, [r1, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003600:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8003604:	708a      	strb	r2, [r1, #2]
  
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003606:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800360a:	70ca      	strb	r2, [r1, #3]
  
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800360c:	f3c3 2207 	ubfx	r2, r3, #8, #8
  
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003610:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003612:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003614:	714b      	strb	r3, [r1, #5]
  
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003616:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8003618:	0d1a      	lsrs	r2, r3, #20
 800361a:	80ca      	strh	r2, [r1, #6]
  
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800361c:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8003620:	720a      	strb	r2, [r1, #8]
  
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003622:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8003626:	724a      	strb	r2, [r1, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003628:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800362c:	728a      	strb	r2, [r1, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800362e:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8003632:	72ca      	strb	r2, [r1, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003634:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8003638:	730a      	strb	r2, [r1, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800363a:	2200      	movs	r2, #0
 800363c:	734a      	strb	r2, [r1, #13]
  
  if(hsd->SdCard.CardType == CARD_SDSC)
 800363e:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8003640:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8003642:	2a00      	cmp	r2, #0
 8003644:	d16b      	bne.n	800371e <HAL_SD_GetCardCSD+0x12a>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003646:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8003648:	f640 74fc 	movw	r4, #4092	; 0xffc
 800364c:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8003650:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8003654:	610b      	str	r3, [r1, #16]
    
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003656:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800365a:	750b      	strb	r3, [r1, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800365c:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8003660:	754b      	strb	r3, [r1, #21]
    
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003662:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8003666:	758b      	strb	r3, [r1, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003668:	f3c2 4382 	ubfx	r3, r2, #18, #3

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800366c:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003670:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003672:	760a      	strb	r2, [r1, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003674:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003676:	7e0a      	ldrb	r2, [r1, #24]
 8003678:	f002 0207 	and.w	r2, r2, #7
 800367c:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800367e:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003680:	4093      	lsls	r3, r2
 8003682:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003684:	7a0a      	ldrb	r2, [r1, #8]
 8003686:	f002 040f 	and.w	r4, r2, #15
 800368a:	2201      	movs	r2, #1
 800368c:	40a2      	lsls	r2, r4
 800368e:	6582      	str	r2, [r0, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8003690:	0a52      	lsrs	r2, r2, #9
 8003692:	4353      	muls	r3, r2
 8003694:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003696:	f44f 7300 	mov.w	r3, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
    hsd->SdCard.BlockSize = 512U;
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800369a:	6603      	str	r3, [r0, #96]	; 0x60
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800369c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800369e:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80036a2:	764a      	strb	r2, [r1, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80036a4:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80036a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80036ac:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80036ae:	76cb      	strb	r3, [r1, #27]
  
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80036b0:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80036b2:	0fda      	lsrs	r2, r3, #31
 80036b4:	770a      	strb	r2, [r1, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80036b6:	f3c3 7241 	ubfx	r2, r3, #29, #2
 80036ba:	774a      	strb	r2, [r1, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80036bc:	f3c3 6282 	ubfx	r2, r3, #26, #3
 80036c0:	778a      	strb	r2, [r1, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80036c2:	f3c3 5283 	ubfx	r2, r3, #22, #4
 80036c6:	77ca      	strb	r2, [r1, #31]
  
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80036c8:	f3c3 5240 	ubfx	r2, r3, #21, #1
 80036cc:	f881 2020 	strb.w	r2, [r1, #32]

  pCSD->Reserved3 = 0;
 80036d0:	2000      	movs	r0, #0

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80036d2:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 80036d6:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80036da:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80036de:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 80036e2:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80036e6:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80036ea:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80036ee:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80036f2:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80036f6:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80036fa:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80036fe:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8003702:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003706:	f3c3 2201 	ubfx	r2, r3, #8, #2
  
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800370a:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800370e:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003712:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8003716:	2301      	movs	r3, #1
 8003718:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
  
  return HAL_OK;
}
 800371c:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800371e:	2a01      	cmp	r2, #1
 8003720:	d10f      	bne.n	8003742 <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003722:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8003726:	041b      	lsls	r3, r3, #16
 8003728:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800372c:	4313      	orrs	r3, r2
 800372e:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003730:	690b      	ldr	r3, [r1, #16]
 8003732:	3301      	adds	r3, #1
 8003734:	029b      	lsls	r3, r3, #10
 8003736:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003738:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800373a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800373e:	6583      	str	r3, [r0, #88]	; 0x58
 8003740:	e7ab      	b.n	800369a <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 8003742:	6803      	ldr	r3, [r0, #0]
 8003744:	4a05      	ldr	r2, [pc, #20]	; (800375c <HAL_SD_GetCardCSD+0x168>)
 8003746:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003748:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800374a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800374e:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003750:	2301      	movs	r3, #1
 8003752:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8003756:	4618      	mov	r0, r3
 8003758:	bd10      	pop	{r4, pc}
 800375a:	bf00      	nop
 800375c:	004005ff 	.word	0x004005ff

08003760 <HAL_SD_InitCard>:
{
 8003760:	b570      	push	{r4, r5, r6, lr}
 8003762:	b098      	sub	sp, #96	; 0x60
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8003764:	2300      	movs	r3, #0
 8003766:	9307      	str	r3, [sp, #28]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8003768:	9308      	str	r3, [sp, #32]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800376a:	9309      	str	r3, [sp, #36]	; 0x24
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800376c:	930a      	str	r3, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800376e:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8003770:	2376      	movs	r3, #118	; 0x76
 8003772:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDMMC_Init(hsd->Instance, Init);
 8003774:	ab0a      	add	r3, sp, #40	; 0x28
{
 8003776:	4604      	mov	r4, r0
  status = SDMMC_Init(hsd->Instance, Init);
 8003778:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800377c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003780:	ab07      	add	r3, sp, #28
 8003782:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003784:	6820      	ldr	r0, [r4, #0]
 8003786:	f000 fd61 	bl	800424c <SDMMC_Init>
  if(status != HAL_OK)
 800378a:	b118      	cbz	r0, 8003794 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 800378c:	2501      	movs	r5, #1
}
 800378e:	4628      	mov	r0, r5
 8003790:	b018      	add	sp, #96	; 0x60
 8003792:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_DISABLE(hsd); 
 8003794:	6820      	ldr	r0, [r4, #0]
 8003796:	6843      	ldr	r3, [r0, #4]
 8003798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800379c:	6043      	str	r3, [r0, #4]
  status = SDMMC_PowerState_ON(hsd->Instance);
 800379e:	f000 fd79 	bl	8004294 <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 80037a2:	4605      	mov	r5, r0
 80037a4:	2800      	cmp	r0, #0
 80037a6:	d1f1      	bne.n	800378c <HAL_SD_InitCard+0x2c>
  __HAL_SD_ENABLE(hsd);
 80037a8:	6822      	ldr	r2, [r4, #0]
 80037aa:	6853      	ldr	r3, [r2, #4]
 80037ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037b0:	6053      	str	r3, [r2, #4]
  HAL_Delay(2U);
 80037b2:	2002      	movs	r0, #2
 80037b4:	f7fc ff28 	bl	8000608 <HAL_Delay>
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80037b8:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0;
 80037ba:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80037bc:	f000 fe44 	bl	8004448 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 80037c0:	4606      	mov	r6, r0
 80037c2:	b970      	cbnz	r0, 80037e2 <HAL_SD_InitCard+0x82>
  {
    return errorstate;
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80037c4:	6820      	ldr	r0, [r4, #0]
 80037c6:	f000 fe67 	bl	8004498 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d073      	beq.n	80038b6 <HAL_SD_InitCard+0x156>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80037ce:	64a6      	str	r6, [r4, #72]	; 0x48
      
#if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80037d0:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80037d4:	9b06      	ldr	r3, [sp, #24]
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	42ab      	cmp	r3, r5
 80037da:	9206      	str	r2, [sp, #24]
 80037dc:	d108      	bne.n	80037f0 <HAL_SD_InitCard+0x90>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80037de:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 80037e2:	2501      	movs	r5, #1
 80037e4:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80037e8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80037ea:	430e      	orrs	r6, r1
 80037ec:	63a6      	str	r6, [r4, #56]	; 0x38
 80037ee:	e7ce      	b.n	800378e <HAL_SD_InitCard+0x2e>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80037f0:	2100      	movs	r1, #0
 80037f2:	6820      	ldr	r0, [r4, #0]
 80037f4:	f000 fe8c 	bl	8004510 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80037f8:	4601      	mov	r1, r0
 80037fa:	b110      	cbz	r0, 8003802 <HAL_SD_InitCard+0xa2>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80037fc:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8003800:	e7ef      	b.n	80037e2 <HAL_SD_InitCard+0x82>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8003802:	6820      	ldr	r0, [r4, #0]
 8003804:	f000 fe9c 	bl	8004540 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8003808:	4601      	mov	r1, r0
 800380a:	2800      	cmp	r0, #0
 800380c:	d1f6      	bne.n	80037fc <HAL_SD_InitCard+0x9c>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800380e:	6820      	ldr	r0, [r4, #0]
 8003810:	f000 fd5a 	bl	80042c8 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 8003814:	2800      	cmp	r0, #0
 8003816:	dadd      	bge.n	80037d4 <HAL_SD_InitCard+0x74>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8003818:	2300      	movs	r3, #0
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800381a:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 800381c:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1;
 800381e:	2301      	movs	r3, #1
 8003820:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 8003824:	f000 fd3a 	bl	800429c <SDMMC_GetPowerState>
 8003828:	2800      	cmp	r0, #0
 800382a:	f000 8095 	beq.w	8003958 <HAL_SD_InitCard+0x1f8>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800382e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003830:	2b03      	cmp	r3, #3
 8003832:	d019      	beq.n	8003868 <HAL_SD_InitCard+0x108>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003834:	6820      	ldr	r0, [r4, #0]
 8003836:	f000 fe9c 	bl	8004572 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800383a:	2800      	cmp	r0, #0
 800383c:	d164      	bne.n	8003908 <HAL_SD_InitCard+0x1a8>
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800383e:	4601      	mov	r1, r0
 8003840:	6820      	ldr	r0, [r4, #0]
 8003842:	f000 fd41 	bl	80042c8 <SDMMC_GetResponse>
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003846:	2104      	movs	r1, #4
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003848:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800384a:	6820      	ldr	r0, [r4, #0]
 800384c:	f000 fd3c 	bl	80042c8 <SDMMC_GetResponse>
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003850:	2108      	movs	r1, #8
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003852:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003854:	6820      	ldr	r0, [r4, #0]
 8003856:	f000 fd37 	bl	80042c8 <SDMMC_GetResponse>
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800385a:	210c      	movs	r1, #12
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800385c:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800385e:	6820      	ldr	r0, [r4, #0]
 8003860:	f000 fd32 	bl	80042c8 <SDMMC_GetResponse>
 8003864:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003868:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800386a:	2b03      	cmp	r3, #3
 800386c:	d145      	bne.n	80038fa <HAL_SD_InitCard+0x19a>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800386e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003870:	2b03      	cmp	r3, #3
 8003872:	d150      	bne.n	8003916 <HAL_SD_InitCard+0x1b6>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 8003874:	2104      	movs	r1, #4
 8003876:	6820      	ldr	r0, [r4, #0]
 8003878:	f000 fd26 	bl	80042c8 <SDMMC_GetResponse>
 800387c:	0d00      	lsrs	r0, r0, #20
 800387e:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003880:	a90d      	add	r1, sp, #52	; 0x34
 8003882:	4620      	mov	r0, r4
 8003884:	f7ff feb6 	bl	80035f4 <HAL_SD_GetCardCSD>
 8003888:	4605      	mov	r5, r0
 800388a:	2800      	cmp	r0, #0
 800388c:	d161      	bne.n	8003952 <HAL_SD_InitCard+0x1f2>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 800388e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003890:	4603      	mov	r3, r0
 8003892:	0412      	lsls	r2, r2, #16
 8003894:	6820      	ldr	r0, [r4, #0]
 8003896:	f000 fdbf 	bl	8004418 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800389a:	2800      	cmp	r0, #0
 800389c:	d134      	bne.n	8003908 <HAL_SD_InitCard+0x1a8>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800389e:	f104 0310 	add.w	r3, r4, #16
 80038a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80038a6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80038aa:	1d23      	adds	r3, r4, #4
 80038ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038ae:	6820      	ldr	r0, [r4, #0]
 80038b0:	f000 fccc 	bl	800424c <SDMMC_Init>
 80038b4:	e76b      	b.n	800378e <HAL_SD_InitCard+0x2e>
    hsd->SdCard.CardVersion = CARD_V2_X;
 80038b6:	2301      	movs	r3, #1
 80038b8:	64a3      	str	r3, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80038ba:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80038be:	9b06      	ldr	r3, [sp, #24]
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	42ab      	cmp	r3, r5
 80038c4:	9206      	str	r2, [sp, #24]
 80038c6:	d08a      	beq.n	80037de <HAL_SD_InitCard+0x7e>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80038c8:	2100      	movs	r1, #0
 80038ca:	6820      	ldr	r0, [r4, #0]
 80038cc:	f000 fe20 	bl	8004510 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80038d0:	4606      	mov	r6, r0
 80038d2:	2800      	cmp	r0, #0
 80038d4:	d185      	bne.n	80037e2 <HAL_SD_InitCard+0x82>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80038d6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80038da:	6820      	ldr	r0, [r4, #0]
 80038dc:	f000 fe30 	bl	8004540 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80038e0:	4606      	mov	r6, r0
 80038e2:	2800      	cmp	r0, #0
 80038e4:	f47f af7d 	bne.w	80037e2 <HAL_SD_InitCard+0x82>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80038e8:	4601      	mov	r1, r0
 80038ea:	6820      	ldr	r0, [r4, #0]
 80038ec:	f000 fcec 	bl	80042c8 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 80038f0:	0fc3      	lsrs	r3, r0, #31
 80038f2:	d0e4      	beq.n	80038be <HAL_SD_InitCard+0x15e>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80038f4:	0042      	lsls	r2, r0, #1
 80038f6:	d58f      	bpl.n	8003818 <HAL_SD_InitCard+0xb8>
 80038f8:	e78f      	b.n	800381a <HAL_SD_InitCard+0xba>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80038fa:	f10d 0116 	add.w	r1, sp, #22
 80038fe:	6820      	ldr	r0, [r4, #0]
 8003900:	f000 fe62 	bl	80045c8 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003904:	2800      	cmp	r0, #0
 8003906:	d0b2      	beq.n	800386e <HAL_SD_InitCard+0x10e>
    hsd->State = HAL_SD_STATE_READY;
 8003908:	2501      	movs	r5, #1
 800390a:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800390e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003910:	4308      	orrs	r0, r1
 8003912:	63a0      	str	r0, [r4, #56]	; 0x38
 8003914:	e73b      	b.n	800378e <HAL_SD_InitCard+0x2e>
    hsd->SdCard.RelCardAdd = sd_rca;
 8003916:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800391a:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800391c:	6820      	ldr	r0, [r4, #0]
 800391e:	0409      	lsls	r1, r1, #16
 8003920:	f000 fe3c 	bl	800459c <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003924:	2800      	cmp	r0, #0
 8003926:	d1ef      	bne.n	8003908 <HAL_SD_InitCard+0x1a8>
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003928:	4601      	mov	r1, r0
 800392a:	6820      	ldr	r0, [r4, #0]
 800392c:	f000 fccc 	bl	80042c8 <SDMMC_GetResponse>
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003930:	2104      	movs	r1, #4
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003932:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003934:	6820      	ldr	r0, [r4, #0]
 8003936:	f000 fcc7 	bl	80042c8 <SDMMC_GetResponse>
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800393a:	2108      	movs	r1, #8
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800393c:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800393e:	6820      	ldr	r0, [r4, #0]
 8003940:	f000 fcc2 	bl	80042c8 <SDMMC_GetResponse>
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003944:	210c      	movs	r1, #12
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003946:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003948:	6820      	ldr	r0, [r4, #0]
 800394a:	f000 fcbd 	bl	80042c8 <SDMMC_GetResponse>
 800394e:	6720      	str	r0, [r4, #112]	; 0x70
 8003950:	e790      	b.n	8003874 <HAL_SD_InitCard+0x114>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003952:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003956:	e7d7      	b.n	8003908 <HAL_SD_InitCard+0x1a8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003958:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800395c:	e7d4      	b.n	8003908 <HAL_SD_InitCard+0x1a8>

0800395e <HAL_SD_Init>:
{ 
 800395e:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8003960:	4604      	mov	r4, r0
 8003962:	b908      	cbnz	r0, 8003968 <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8003964:	2001      	movs	r0, #1
 8003966:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8003968:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 800396c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003970:	b913      	cbnz	r3, 8003978 <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 8003972:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8003974:	f003 fc52 	bl	800721c <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8003978:	2303      	movs	r3, #3
 800397a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800397e:	4620      	mov	r0, r4
 8003980:	f7ff feee 	bl	8003760 <HAL_SD_InitCard>
 8003984:	2800      	cmp	r0, #0
 8003986:	d1ed      	bne.n	8003964 <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8003988:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800398a:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 800398c:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 800398e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8003992:	bd10      	pop	{r4, pc}

08003994 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003994:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003996:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003998:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800399a:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800399c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800399e:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80039a0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80039a2:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80039a4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80039a6:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80039a8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80039aa:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80039ac:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80039ae:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80039b0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80039b2:	61cb      	str	r3, [r1, #28]
}
 80039b4:	2000      	movs	r0, #0
 80039b6:	4770      	bx	lr

080039b8 <HAL_SD_GetCardState>:
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80039b8:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80039ba:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80039bc:	0409      	lsls	r1, r1, #16
{
 80039be:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80039c0:	6800      	ldr	r0, [r0, #0]
 80039c2:	f000 fe4f 	bl	8004664 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80039c6:	4601      	mov	r1, r0
 80039c8:	b928      	cbnz	r0, 80039d6 <HAL_SD_GetCardState+0x1e>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80039ca:	6820      	ldr	r0, [r4, #0]
 80039cc:	f000 fc7c 	bl	80042c8 <SDMMC_GetResponse>
  return (HAL_SD_CardStateTypedef)cardstate;
 80039d0:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 80039d4:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 80039d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039d8:	4319      	orrs	r1, r3
 80039da:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 80039dc:	2000      	movs	r0, #0
 80039de:	e7f7      	b.n	80039d0 <HAL_SD_GetCardState+0x18>

080039e0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80039e0:	b538      	push	{r3, r4, r5, lr}
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039e2:	4605      	mov	r5, r0
 80039e4:	b1b0      	cbz	r0, 8003a14 <HAL_UART_DeInit+0x34>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80039e6:	2324      	movs	r3, #36	; 0x24
 80039e8:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80039ec:	6803      	ldr	r3, [r0, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80039f0:	2400      	movs	r4, #0
  __HAL_UART_DISABLE(huart);
 80039f2:	f022 0201 	bic.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 80039f8:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80039fa:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80039fc:	609c      	str	r4, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80039fe:	f003 fd8f 	bl	8007520 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a02:	676c      	str	r4, [r5, #116]	; 0x74
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8003a04:	f885 4070 	strb.w	r4, [r5, #112]	; 0x70
  huart->gState = HAL_UART_STATE_RESET;
 8003a08:	f885 4071 	strb.w	r4, [r5, #113]	; 0x71

  return HAL_OK;
 8003a0c:	4620      	mov	r0, r4
  huart->RxState = HAL_UART_STATE_RESET;
 8003a0e:	f885 4072 	strb.w	r4, [r5, #114]	; 0x72
  return HAL_OK;
 8003a12:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003a14:	2001      	movs	r0, #1
}
 8003a16:	bd38      	pop	{r3, r4, r5, pc}

08003a18 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a18:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a1a:	69c1      	ldr	r1, [r0, #28]
{
 8003a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a20:	6883      	ldr	r3, [r0, #8]
 8003a22:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a24:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a26:	4303      	orrs	r3, r0
 8003a28:	6960      	ldr	r0, [r4, #20]
 8003a2a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a2c:	48ba      	ldr	r0, [pc, #744]	; (8003d18 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a2e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a30:	4028      	ands	r0, r5
 8003a32:	4303      	orrs	r3, r0
 8003a34:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a36:	6853      	ldr	r3, [r2, #4]
 8003a38:	68e0      	ldr	r0, [r4, #12]
 8003a3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a3e:	4303      	orrs	r3, r0
 8003a40:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a42:	4bb6      	ldr	r3, [pc, #728]	; (8003d1c <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a44:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a46:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a48:	bf1c      	itt	ne
 8003a4a:	6a23      	ldrne	r3, [r4, #32]
 8003a4c:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a4e:	6893      	ldr	r3, [r2, #8]
 8003a50:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003a54:	4303      	orrs	r3, r0
 8003a56:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a58:	4bb1      	ldr	r3, [pc, #708]	; (8003d20 <UART_SetConfig+0x308>)
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d119      	bne.n	8003a92 <UART_SetConfig+0x7a>
 8003a5e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003a62:	4ab0      	ldr	r2, [pc, #704]	; (8003d24 <UART_SetConfig+0x30c>)
 8003a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a68:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a6c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003a70:	5cd3      	ldrb	r3, [r2, r3]
 8003a72:	f040 8138 	bne.w	8003ce6 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8003a76:	2b08      	cmp	r3, #8
 8003a78:	f200 808f 	bhi.w	8003b9a <UART_SetConfig+0x182>
 8003a7c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003a80:	00ca011a 	.word	0x00ca011a
 8003a84:	008d00f9 	.word	0x008d00f9
 8003a88:	008d0114 	.word	0x008d0114
 8003a8c:	008d008d 	.word	0x008d008d
 8003a90:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a92:	4ba5      	ldr	r3, [pc, #660]	; (8003d28 <UART_SetConfig+0x310>)
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d107      	bne.n	8003aa8 <UART_SetConfig+0x90>
 8003a98:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003a9c:	4aa3      	ldr	r2, [pc, #652]	; (8003d2c <UART_SetConfig+0x314>)
 8003a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	e7e1      	b.n	8003a6c <UART_SetConfig+0x54>
 8003aa8:	4ba1      	ldr	r3, [pc, #644]	; (8003d30 <UART_SetConfig+0x318>)
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d123      	bne.n	8003af6 <UART_SetConfig+0xde>
 8003aae:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003aba:	2b10      	cmp	r3, #16
 8003abc:	f000 80f1 	beq.w	8003ca2 <UART_SetConfig+0x28a>
 8003ac0:	d80b      	bhi.n	8003ada <UART_SetConfig+0xc2>
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f000 80f3 	beq.w	8003cae <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ac8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003acc:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003ad0:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ad4:	f000 80f8 	beq.w	8003cc8 <UART_SetConfig+0x2b0>
 8003ad8:	e0a8      	b.n	8003c2c <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ada:	2b20      	cmp	r3, #32
 8003adc:	f000 80c6 	beq.w	8003c6c <UART_SetConfig+0x254>
 8003ae0:	2b30      	cmp	r3, #48	; 0x30
 8003ae2:	d1f1      	bne.n	8003ac8 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ae4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003ae8:	f040 80b8 	bne.w	8003c5c <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003aec:	6860      	ldr	r0, [r4, #4]
 8003aee:	0843      	lsrs	r3, r0, #1
 8003af0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003af4:	e0c3      	b.n	8003c7e <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003af6:	4b8f      	ldr	r3, [pc, #572]	; (8003d34 <UART_SetConfig+0x31c>)
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d11e      	bne.n	8003b3a <UART_SetConfig+0x122>
 8003afc:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b04:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003b08:	2b40      	cmp	r3, #64	; 0x40
 8003b0a:	f000 80bb 	beq.w	8003c84 <UART_SetConfig+0x26c>
 8003b0e:	d80a      	bhi.n	8003b26 <UART_SetConfig+0x10e>
 8003b10:	b97b      	cbnz	r3, 8003b32 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b12:	4b82      	ldr	r3, [pc, #520]	; (8003d1c <UART_SetConfig+0x304>)
 8003b14:	429a      	cmp	r2, r3
 8003b16:	f040 80ca 	bne.w	8003cae <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003b1a:	f7fe fdab 	bl	8002674 <HAL_RCC_GetPCLK1Freq>
        break;
 8003b1e:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003b20:	bbb0      	cbnz	r0, 8003b90 <UART_SetConfig+0x178>
 8003b22:	4602      	mov	r2, r0
 8003b24:	e03a      	b.n	8003b9c <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b26:	2b80      	cmp	r3, #128	; 0x80
 8003b28:	f000 809d 	beq.w	8003c66 <UART_SetConfig+0x24e>
 8003b2c:	2bc0      	cmp	r3, #192	; 0xc0
 8003b2e:	f000 80b0 	beq.w	8003c92 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b32:	4b7a      	ldr	r3, [pc, #488]	; (8003d1c <UART_SetConfig+0x304>)
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d1c7      	bne.n	8003ac8 <UART_SetConfig+0xb0>
 8003b38:	e02f      	b.n	8003b9a <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b3a:	4b7f      	ldr	r3, [pc, #508]	; (8003d38 <UART_SetConfig+0x320>)
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d111      	bne.n	8003b64 <UART_SetConfig+0x14c>
 8003b40:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8003b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b50:	f000 8098 	beq.w	8003c84 <UART_SetConfig+0x26c>
 8003b54:	d9dc      	bls.n	8003b10 <UART_SetConfig+0xf8>
 8003b56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b5a:	f000 8084 	beq.w	8003c66 <UART_SetConfig+0x24e>
 8003b5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b62:	e7e4      	b.n	8003b2e <UART_SetConfig+0x116>
 8003b64:	4b6d      	ldr	r3, [pc, #436]	; (8003d1c <UART_SetConfig+0x304>)
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d1ae      	bne.n	8003ac8 <UART_SetConfig+0xb0>
 8003b6a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b72:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b7a:	f000 8083 	beq.w	8003c84 <UART_SetConfig+0x26c>
 8003b7e:	d9c7      	bls.n	8003b10 <UART_SetConfig+0xf8>
 8003b80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b84:	d06f      	beq.n	8003c66 <UART_SetConfig+0x24e>
 8003b86:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b8a:	e7d0      	b.n	8003b2e <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003b8c:	486b      	ldr	r0, [pc, #428]	; (8003d3c <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b8e:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003b90:	6862      	ldr	r2, [r4, #4]
 8003b92:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8003b96:	4281      	cmp	r1, r0
 8003b98:	d905      	bls.n	8003ba6 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8003b9a:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003ba0:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8003ba2:	4610      	mov	r0, r2
 8003ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003ba6:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003baa:	d8f6      	bhi.n	8003b9a <UART_SetConfig+0x182>
        switch (clocksource)
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d82e      	bhi.n	8003c0e <UART_SetConfig+0x1f6>
 8003bb0:	e8df f003 	tbb	[pc, r3]
 8003bb4:	2d1c2d05 	.word	0x2d1c2d05
 8003bb8:	2d2d2d24 	.word	0x2d2d2d24
 8003bbc:	27          	.byte	0x27
 8003bbd:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003bbe:	f7fe fd59 	bl	8002674 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003bc2:	6862      	ldr	r2, [r4, #4]
 8003bc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bc8:	0856      	lsrs	r6, r2, #1
 8003bca:	2700      	movs	r7, #0
 8003bcc:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	4630      	mov	r0, r6
 8003bd4:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003bd6:	f7fc fb53 	bl	8000280 <__aeabi_uldivmod>
            break;
 8003bda:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003bdc:	4b58      	ldr	r3, [pc, #352]	; (8003d40 <UART_SetConfig+0x328>)
 8003bde:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003be2:	4299      	cmp	r1, r3
 8003be4:	d8d9      	bhi.n	8003b9a <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8003be6:	6823      	ldr	r3, [r4, #0]
 8003be8:	60d8      	str	r0, [r3, #12]
 8003bea:	e7d7      	b.n	8003b9c <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003bec:	4855      	ldr	r0, [pc, #340]	; (8003d44 <UART_SetConfig+0x32c>)
 8003bee:	0855      	lsrs	r5, r2, #1
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003bf6:	f141 0100 	adc.w	r1, r1, #0
 8003bfa:	e7ec      	b.n	8003bd6 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003bfc:	f7fe fa2e 	bl	800205c <HAL_RCC_GetSysClockFreq>
 8003c00:	e7df      	b.n	8003bc2 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003c02:	0850      	lsrs	r0, r2, #1
 8003c04:	2100      	movs	r1, #0
 8003c06:	2300      	movs	r3, #0
 8003c08:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003c0c:	e7f3      	b.n	8003bf6 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8003c0e:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003c10:	2000      	movs	r0, #0
 8003c12:	e7e3      	b.n	8003bdc <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003c14:	f7fe fd40 	bl	8002698 <HAL_RCC_GetPCLK2Freq>
 8003c18:	e04e      	b.n	8003cb8 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003c1a:	f7fe fd2b 	bl	8002674 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003c1e:	6862      	ldr	r2, [r4, #4]
 8003c20:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003c24:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c28:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c2a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c2c:	f1a3 0010 	sub.w	r0, r3, #16
 8003c30:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003c34:	4288      	cmp	r0, r1
 8003c36:	d8b0      	bhi.n	8003b9a <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003c38:	6821      	ldr	r1, [r4, #0]
 8003c3a:	60cb      	str	r3, [r1, #12]
 8003c3c:	e7ae      	b.n	8003b9c <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003c3e:	f7fe fd2b 	bl	8002698 <HAL_RCC_GetPCLK2Freq>
 8003c42:	e7ec      	b.n	8003c1e <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003c44:	6860      	ldr	r0, [r4, #4]
 8003c46:	0843      	lsrs	r3, r0, #1
 8003c48:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003c4c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003c50:	fbb3 f3f0 	udiv	r3, r3, r0
 8003c54:	e7e8      	b.n	8003c28 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003c56:	f7fe fa01 	bl	800205c <HAL_RCC_GetSysClockFreq>
 8003c5a:	e7e0      	b.n	8003c1e <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003c5c:	6860      	ldr	r0, [r4, #4]
 8003c5e:	0843      	lsrs	r3, r0, #1
 8003c60:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003c64:	e7f4      	b.n	8003c50 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c66:	4b2d      	ldr	r3, [pc, #180]	; (8003d1c <UART_SetConfig+0x304>)
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d08f      	beq.n	8003b8c <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c6c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003c70:	d1e8      	bne.n	8003c44 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003c72:	6860      	ldr	r0, [r4, #4]
 8003c74:	0843      	lsrs	r3, r0, #1
 8003c76:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003c7a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003c7e:	fbb3 f3f0 	udiv	r3, r3, r0
 8003c82:	e01f      	b.n	8003cc4 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c84:	4b25      	ldr	r3, [pc, #148]	; (8003d1c <UART_SetConfig+0x304>)
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d10b      	bne.n	8003ca2 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003c8a:	f7fe f9e7 	bl	800205c <HAL_RCC_GetSysClockFreq>
        break;
 8003c8e:	2304      	movs	r3, #4
 8003c90:	e746      	b.n	8003b20 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c92:	4b22      	ldr	r3, [pc, #136]	; (8003d1c <UART_SetConfig+0x304>)
 8003c94:	429a      	cmp	r2, r3
 8003c96:	f47f af25 	bne.w	8003ae4 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003c9a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c9e:	2308      	movs	r3, #8
 8003ca0:	e776      	b.n	8003b90 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ca2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003ca6:	d1d6      	bne.n	8003c56 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003ca8:	f7fe f9d8 	bl	800205c <HAL_RCC_GetSysClockFreq>
 8003cac:	e004      	b.n	8003cb8 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cae:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003cb2:	d1b2      	bne.n	8003c1a <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003cb4:	f7fe fcde 	bl	8002674 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003cb8:	6861      	ldr	r1, [r4, #4]
 8003cba:	084a      	lsrs	r2, r1, #1
 8003cbc:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003cc0:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cc4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cc6:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cc8:	f1a3 0010 	sub.w	r0, r3, #16
 8003ccc:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003cd0:	4288      	cmp	r0, r1
 8003cd2:	f63f af62 	bhi.w	8003b9a <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8003cd6:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003cda:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cdc:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	60c3      	str	r3, [r0, #12]
 8003ce4:	e75a      	b.n	8003b9c <UART_SetConfig+0x184>
    switch (clocksource)
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	f63f af57 	bhi.w	8003b9a <UART_SetConfig+0x182>
 8003cec:	a201      	add	r2, pc, #4	; (adr r2, 8003cf4 <UART_SetConfig+0x2dc>)
 8003cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf2:	bf00      	nop
 8003cf4:	08003c1b 	.word	0x08003c1b
 8003cf8:	08003c3f 	.word	0x08003c3f
 8003cfc:	08003c45 	.word	0x08003c45
 8003d00:	08003b9b 	.word	0x08003b9b
 8003d04:	08003c57 	.word	0x08003c57
 8003d08:	08003b9b 	.word	0x08003b9b
 8003d0c:	08003b9b 	.word	0x08003b9b
 8003d10:	08003b9b 	.word	0x08003b9b
 8003d14:	08003c5d 	.word	0x08003c5d
 8003d18:	efff69f3 	.word	0xefff69f3
 8003d1c:	40008000 	.word	0x40008000
 8003d20:	40013800 	.word	0x40013800
 8003d24:	08007f74 	.word	0x08007f74
 8003d28:	40004400 	.word	0x40004400
 8003d2c:	08007f78 	.word	0x08007f78
 8003d30:	40004800 	.word	0x40004800
 8003d34:	40004c00 	.word	0x40004c00
 8003d38:	40005000 	.word	0x40005000
 8003d3c:	00f42400 	.word	0x00f42400
 8003d40:	000ffcff 	.word	0x000ffcff
 8003d44:	f4240000 	.word	0xf4240000

08003d48 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d48:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d4a:	07da      	lsls	r2, r3, #31
{
 8003d4c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d4e:	d506      	bpl.n	8003d5e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d50:	6801      	ldr	r1, [r0, #0]
 8003d52:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003d54:	684a      	ldr	r2, [r1, #4]
 8003d56:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003d5a:	4322      	orrs	r2, r4
 8003d5c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d5e:	079c      	lsls	r4, r3, #30
 8003d60:	d506      	bpl.n	8003d70 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d62:	6801      	ldr	r1, [r0, #0]
 8003d64:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003d66:	684a      	ldr	r2, [r1, #4]
 8003d68:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d6c:	4322      	orrs	r2, r4
 8003d6e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d70:	0759      	lsls	r1, r3, #29
 8003d72:	d506      	bpl.n	8003d82 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d74:	6801      	ldr	r1, [r0, #0]
 8003d76:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003d78:	684a      	ldr	r2, [r1, #4]
 8003d7a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d7e:	4322      	orrs	r2, r4
 8003d80:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d82:	071a      	lsls	r2, r3, #28
 8003d84:	d506      	bpl.n	8003d94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d86:	6801      	ldr	r1, [r0, #0]
 8003d88:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003d8a:	684a      	ldr	r2, [r1, #4]
 8003d8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d90:	4322      	orrs	r2, r4
 8003d92:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d94:	06dc      	lsls	r4, r3, #27
 8003d96:	d506      	bpl.n	8003da6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d98:	6801      	ldr	r1, [r0, #0]
 8003d9a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003d9c:	688a      	ldr	r2, [r1, #8]
 8003d9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003da2:	4322      	orrs	r2, r4
 8003da4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003da6:	0699      	lsls	r1, r3, #26
 8003da8:	d506      	bpl.n	8003db8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003daa:	6801      	ldr	r1, [r0, #0]
 8003dac:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003dae:	688a      	ldr	r2, [r1, #8]
 8003db0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003db4:	4322      	orrs	r2, r4
 8003db6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003db8:	065a      	lsls	r2, r3, #25
 8003dba:	d50f      	bpl.n	8003ddc <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dbc:	6801      	ldr	r1, [r0, #0]
 8003dbe:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003dc0:	684a      	ldr	r2, [r1, #4]
 8003dc2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003dc6:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dc8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dcc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dce:	d105      	bne.n	8003ddc <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dd0:	684a      	ldr	r2, [r1, #4]
 8003dd2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003dd4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003dd8:	4322      	orrs	r2, r4
 8003dda:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ddc:	061b      	lsls	r3, r3, #24
 8003dde:	d506      	bpl.n	8003dee <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003de0:	6802      	ldr	r2, [r0, #0]
 8003de2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003de4:	6853      	ldr	r3, [r2, #4]
 8003de6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003dea:	430b      	orrs	r3, r1
 8003dec:	6053      	str	r3, [r2, #4]
 8003dee:	bd10      	pop	{r4, pc}

08003df0 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003df4:	9d06      	ldr	r5, [sp, #24]
 8003df6:	4604      	mov	r4, r0
 8003df8:	460f      	mov	r7, r1
 8003dfa:	4616      	mov	r6, r2
 8003dfc:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dfe:	6821      	ldr	r1, [r4, #0]
 8003e00:	69ca      	ldr	r2, [r1, #28]
 8003e02:	ea37 0302 	bics.w	r3, r7, r2
 8003e06:	bf0c      	ite	eq
 8003e08:	2201      	moveq	r2, #1
 8003e0a:	2200      	movne	r2, #0
 8003e0c:	42b2      	cmp	r2, r6
 8003e0e:	d002      	beq.n	8003e16 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003e10:	2000      	movs	r0, #0
}
 8003e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003e16:	1c6b      	adds	r3, r5, #1
 8003e18:	d0f2      	beq.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e1a:	b99d      	cbnz	r5, 8003e44 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e1c:	6823      	ldr	r3, [r4, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003e24:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e26:	689a      	ldr	r2, [r3, #8]
 8003e28:	f022 0201 	bic.w	r2, r2, #1
 8003e2c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003e2e:	2320      	movs	r3, #32
 8003e30:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003e34:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8003e38:	2300      	movs	r3, #0
 8003e3a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003e3e:	2003      	movs	r0, #3
 8003e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e44:	f7fc fbda 	bl	80005fc <HAL_GetTick>
 8003e48:	eba0 0008 	sub.w	r0, r0, r8
 8003e4c:	4285      	cmp	r5, r0
 8003e4e:	d2d6      	bcs.n	8003dfe <UART_WaitOnFlagUntilTimeout+0xe>
 8003e50:	e7e4      	b.n	8003e1c <UART_WaitOnFlagUntilTimeout+0x2c>

08003e52 <HAL_UART_Transmit>:
{
 8003e52:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003e56:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003e58:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003e5c:	2b20      	cmp	r3, #32
{
 8003e5e:	4604      	mov	r4, r0
 8003e60:	460d      	mov	r5, r1
 8003e62:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003e64:	d14a      	bne.n	8003efc <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003e66:	2900      	cmp	r1, #0
 8003e68:	d046      	beq.n	8003ef8 <HAL_UART_Transmit+0xa6>
 8003e6a:	2a00      	cmp	r2, #0
 8003e6c:	d044      	beq.n	8003ef8 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8003e6e:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d042      	beq.n	8003efc <HAL_UART_Transmit+0xaa>
 8003e76:	2301      	movs	r3, #1
 8003e78:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e80:	2321      	movs	r3, #33	; 0x21
 8003e82:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8003e86:	f7fc fbb9 	bl	80005fc <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003e8a:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8003e8e:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8003e90:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003e94:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e98:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8003e9a:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e9c:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8003e9e:	b952      	cbnz	r2, 8003eb6 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ea0:	2140      	movs	r1, #64	; 0x40
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	f7ff ffa4 	bl	8003df0 <UART_WaitOnFlagUntilTimeout>
 8003ea8:	b958      	cbnz	r0, 8003ec2 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8003eaa:	2320      	movs	r3, #32
 8003eac:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8003eb0:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8003eb4:	e006      	b.n	8003ec4 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	2180      	movs	r1, #128	; 0x80
 8003eba:	4620      	mov	r0, r4
 8003ebc:	f7ff ff98 	bl	8003df0 <UART_WaitOnFlagUntilTimeout>
 8003ec0:	b118      	cbz	r0, 8003eca <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8003ec2:	2003      	movs	r0, #3
}
 8003ec4:	b002      	add	sp, #8
 8003ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eca:	68a3      	ldr	r3, [r4, #8]
 8003ecc:	6822      	ldr	r2, [r4, #0]
 8003ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed2:	d10d      	bne.n	8003ef0 <HAL_UART_Transmit+0x9e>
 8003ed4:	6923      	ldr	r3, [r4, #16]
 8003ed6:	b95b      	cbnz	r3, 8003ef0 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003ed8:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003edc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ee0:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003ee2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003eee:	e7d1      	b.n	8003e94 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003ef0:	782b      	ldrb	r3, [r5, #0]
 8003ef2:	8513      	strh	r3, [r2, #40]	; 0x28
 8003ef4:	3501      	adds	r5, #1
 8003ef6:	e7f4      	b.n	8003ee2 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003ef8:	2001      	movs	r0, #1
 8003efa:	e7e3      	b.n	8003ec4 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8003efc:	2002      	movs	r0, #2
 8003efe:	e7e1      	b.n	8003ec4 <HAL_UART_Transmit+0x72>

08003f00 <HAL_UART_Receive>:
{
 8003f00:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003f04:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f06:	f890 3072 	ldrb.w	r3, [r0, #114]	; 0x72
 8003f0a:	2b20      	cmp	r3, #32
{
 8003f0c:	4604      	mov	r4, r0
 8003f0e:	460d      	mov	r5, r1
 8003f10:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f12:	d160      	bne.n	8003fd6 <HAL_UART_Receive+0xd6>
    if ((pData == NULL) || (Size == 0U))
 8003f14:	2900      	cmp	r1, #0
 8003f16:	d05c      	beq.n	8003fd2 <HAL_UART_Receive+0xd2>
 8003f18:	2a00      	cmp	r2, #0
 8003f1a:	d05a      	beq.n	8003fd2 <HAL_UART_Receive+0xd2>
    __HAL_LOCK(huart);
 8003f1c:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d058      	beq.n	8003fd6 <HAL_UART_Receive+0xd6>
 8003f24:	2301      	movs	r3, #1
 8003f26:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	6743      	str	r3, [r0, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f2e:	2322      	movs	r3, #34	; 0x22
 8003f30:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72
    tickstart = HAL_GetTick();
 8003f34:	f7fc fb62 	bl	80005fc <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8003f38:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8003f3a:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8003f3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003f42:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 8003f44:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8003f48:	d115      	bne.n	8003f76 <HAL_UART_Receive+0x76>
 8003f4a:	6923      	ldr	r3, [r4, #16]
 8003f4c:	b98b      	cbnz	r3, 8003f72 <HAL_UART_Receive+0x72>
 8003f4e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003f52:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 8003f56:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while (huart->RxXferCount > 0U)
 8003f5a:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8003f5e:	b280      	uxth	r0, r0
 8003f60:	b9b8      	cbnz	r0, 8003f92 <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 8003f62:	2320      	movs	r3, #32
 8003f64:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
    __HAL_UNLOCK(huart);
 8003f68:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8003f6c:	b002      	add	sp, #8
 8003f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 8003f72:	23ff      	movs	r3, #255	; 0xff
 8003f74:	e7ed      	b.n	8003f52 <HAL_UART_Receive+0x52>
 8003f76:	b923      	cbnz	r3, 8003f82 <HAL_UART_Receive+0x82>
 8003f78:	6923      	ldr	r3, [r4, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f9      	beq.n	8003f72 <HAL_UART_Receive+0x72>
 8003f7e:	237f      	movs	r3, #127	; 0x7f
 8003f80:	e7e7      	b.n	8003f52 <HAL_UART_Receive+0x52>
 8003f82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f86:	d1e6      	bne.n	8003f56 <HAL_UART_Receive+0x56>
 8003f88:	6923      	ldr	r3, [r4, #16]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0f7      	beq.n	8003f7e <HAL_UART_Receive+0x7e>
 8003f8e:	233f      	movs	r3, #63	; 0x3f
 8003f90:	e7df      	b.n	8003f52 <HAL_UART_Receive+0x52>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f92:	f8cd 8000 	str.w	r8, [sp]
 8003f96:	463b      	mov	r3, r7
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2120      	movs	r1, #32
 8003f9c:	4620      	mov	r0, r4
 8003f9e:	f7ff ff27 	bl	8003df0 <UART_WaitOnFlagUntilTimeout>
 8003fa2:	b9d0      	cbnz	r0, 8003fda <HAL_UART_Receive+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fa4:	68a3      	ldr	r3, [r4, #8]
 8003fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003faa:	6823      	ldr	r3, [r4, #0]
 8003fac:	d10c      	bne.n	8003fc8 <HAL_UART_Receive+0xc8>
 8003fae:	6922      	ldr	r2, [r4, #16]
 8003fb0:	b952      	cbnz	r2, 8003fc8 <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8003fb2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003fb4:	4033      	ands	r3, r6
 8003fb6:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 8003fba:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 8003fc6:	e7c8      	b.n	8003f5a <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003fc8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003fca:	4033      	ands	r3, r6
 8003fcc:	702b      	strb	r3, [r5, #0]
 8003fce:	3501      	adds	r5, #1
 8003fd0:	e7f3      	b.n	8003fba <HAL_UART_Receive+0xba>
      return  HAL_ERROR;
 8003fd2:	2001      	movs	r0, #1
 8003fd4:	e7ca      	b.n	8003f6c <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 8003fd6:	2002      	movs	r0, #2
 8003fd8:	e7c8      	b.n	8003f6c <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 8003fda:	2003      	movs	r0, #3
 8003fdc:	e7c6      	b.n	8003f6c <HAL_UART_Receive+0x6c>

08003fde <UART_CheckIdleState>:
{
 8003fde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003fe0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe2:	2600      	movs	r6, #0
 8003fe4:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8003fe6:	f7fc fb09 	bl	80005fc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003ff0:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ff2:	d417      	bmi.n	8004024 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ff4:	6823      	ldr	r3, [r4, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	075b      	lsls	r3, r3, #29
 8003ffa:	d50a      	bpl.n	8004012 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ffc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	2200      	movs	r2, #0
 8004004:	462b      	mov	r3, r5
 8004006:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800400a:	4620      	mov	r0, r4
 800400c:	f7ff fef0 	bl	8003df0 <UART_WaitOnFlagUntilTimeout>
 8004010:	b9a0      	cbnz	r0, 800403c <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8004012:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8004014:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004016:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 800401a:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800401e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8004022:	e00c      	b.n	800403e <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004024:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	4632      	mov	r2, r6
 800402c:	4603      	mov	r3, r0
 800402e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004032:	4620      	mov	r0, r4
 8004034:	f7ff fedc 	bl	8003df0 <UART_WaitOnFlagUntilTimeout>
 8004038:	2800      	cmp	r0, #0
 800403a:	d0db      	beq.n	8003ff4 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800403c:	2003      	movs	r0, #3
}
 800403e:	b002      	add	sp, #8
 8004040:	bd70      	pop	{r4, r5, r6, pc}

08004042 <HAL_UART_Init>:
{
 8004042:	b510      	push	{r4, lr}
  if (huart == NULL)
 8004044:	4604      	mov	r4, r0
 8004046:	b360      	cbz	r0, 80040a2 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004048:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 800404c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004050:	b91b      	cbnz	r3, 800405a <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8004052:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8004056:	f003 f9f1 	bl	800743c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800405a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800405c:	2324      	movs	r3, #36	; 0x24
 800405e:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8004062:	6813      	ldr	r3, [r2, #0]
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800406a:	4620      	mov	r0, r4
 800406c:	f7ff fcd4 	bl	8003a18 <UART_SetConfig>
 8004070:	2801      	cmp	r0, #1
 8004072:	d016      	beq.n	80040a2 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004074:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004076:	b113      	cbz	r3, 800407e <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8004078:	4620      	mov	r0, r4
 800407a:	f7ff fe65 	bl	8003d48 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800407e:	6823      	ldr	r3, [r4, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004086:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004088:	689a      	ldr	r2, [r3, #8]
 800408a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800408e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004096:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004098:	601a      	str	r2, [r3, #0]
}
 800409a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800409e:	f7ff bf9e 	b.w	8003fde <UART_CheckIdleState>
}
 80040a2:	2001      	movs	r0, #1
 80040a4:	bd10      	pop	{r4, pc}
	...

080040a8 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80040a8:	4b11      	ldr	r3, [pc, #68]	; (80040f0 <SDMMC_GetCmdResp2+0x48>)
 80040aa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	fbb3 f2f2 	udiv	r2, r3, r2
 80040b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80040b8:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80040ba:	f113 33ff 	adds.w	r3, r3, #4294967295
 80040be:	d313      	bcc.n	80040e8 <SDMMC_GetCmdResp2+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80040c0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80040c2:	f012 0f45 	tst.w	r2, #69	; 0x45
 80040c6:	d0f8      	beq.n	80040ba <SDMMC_GetCmdResp2+0x12>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80040c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80040ca:	075b      	lsls	r3, r3, #29
 80040cc:	d503      	bpl.n	80040d6 <SDMMC_GetCmdResp2+0x2e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80040ce:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80040d0:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80040d6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80040d8:	f013 0301 	ands.w	r3, r3, #1
 80040dc:	d001      	beq.n	80040e2 <SDMMC_GetCmdResp2+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80040de:	2301      	movs	r3, #1
 80040e0:	e7f6      	b.n	80040d0 <SDMMC_GetCmdResp2+0x28>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80040e2:	22c5      	movs	r2, #197	; 0xc5
 80040e4:	6382      	str	r2, [r0, #56]	; 0x38
 80040e6:	e7f4      	b.n	80040d2 <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 80040e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80040ec:	e7f1      	b.n	80040d2 <SDMMC_GetCmdResp2+0x2a>
 80040ee:	bf00      	nop
 80040f0:	20000054 	.word	0x20000054

080040f4 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80040f4:	4b0e      	ldr	r3, [pc, #56]	; (8004130 <SDMMC_GetCmdResp3+0x3c>)
 80040f6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8004100:	f241 3388 	movw	r3, #5000	; 0x1388
 8004104:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8004106:	f113 33ff 	adds.w	r3, r3, #4294967295
 800410a:	d30d      	bcc.n	8004128 <SDMMC_GetCmdResp3+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800410c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800410e:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004112:	d0f8      	beq.n	8004106 <SDMMC_GetCmdResp3+0x12>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004114:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004116:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800411a:	bf15      	itete	ne
 800411c:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800411e:	22c5      	moveq	r2, #197	; 0xc5
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004120:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004122:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004124:	4618      	mov	r0, r3
 8004126:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004128:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	20000054 	.word	0x20000054

08004134 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004134:	4b43      	ldr	r3, [pc, #268]	; (8004244 <SDMMC_GetCmdResp1+0x110>)
{
 8004136:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 800413e:	fbb3 f3f4 	udiv	r3, r3, r4
 8004142:	435a      	muls	r2, r3
    if (count-- == 0U)
 8004144:	2a00      	cmp	r2, #0
 8004146:	d048      	beq.n	80041da <SDMMC_GetCmdResp1+0xa6>
  }while(!__SDMMC_GET_FLAG(SDMMCx, flags));
 8004148:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800414a:	f013 0f45 	tst.w	r3, #69	; 0x45
 800414e:	f102 32ff 	add.w	r2, r2, #4294967295
 8004152:	d0f7      	beq.n	8004144 <SDMMC_GetCmdResp1+0x10>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004154:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004156:	075b      	lsls	r3, r3, #29
 8004158:	d503      	bpl.n	8004162 <SDMMC_GetCmdResp1+0x2e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800415a:	2304      	movs	r3, #4
 800415c:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800415e:	4618      	mov	r0, r3
 8004160:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004162:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004164:	07dc      	lsls	r4, r3, #31
 8004166:	d503      	bpl.n	8004170 <SDMMC_GetCmdResp1+0x3c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004168:	2301      	movs	r3, #1
 800416a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800416c:	2001      	movs	r0, #1
 800416e:	bd10      	pop	{r4, pc}
  return (uint8_t)(SDMMCx->RESPCMD);
 8004170:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004172:	b2db      	uxtb	r3, r3
 8004174:	4299      	cmp	r1, r3
 8004176:	d1f9      	bne.n	800416c <SDMMC_GetCmdResp1+0x38>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004178:	23c5      	movs	r3, #197	; 0xc5
 800417a:	6383      	str	r3, [r0, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 800417c:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800417e:	4832      	ldr	r0, [pc, #200]	; (8004248 <SDMMC_GetCmdResp1+0x114>)
 8004180:	4018      	ands	r0, r3
 8004182:	2800      	cmp	r0, #0
 8004184:	d05c      	beq.n	8004240 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004186:	2b00      	cmp	r3, #0
 8004188:	db2a      	blt.n	80041e0 <SDMMC_GetCmdResp1+0xac>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800418a:	005a      	lsls	r2, r3, #1
 800418c:	d42b      	bmi.n	80041e6 <SDMMC_GetCmdResp1+0xb2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800418e:	009c      	lsls	r4, r3, #2
 8004190:	d42b      	bmi.n	80041ea <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8004192:	00d9      	lsls	r1, r3, #3
 8004194:	d42b      	bmi.n	80041ee <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8004196:	011a      	lsls	r2, r3, #4
 8004198:	d42c      	bmi.n	80041f4 <SDMMC_GetCmdResp1+0xc0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800419a:	015c      	lsls	r4, r3, #5
 800419c:	d42d      	bmi.n	80041fa <SDMMC_GetCmdResp1+0xc6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800419e:	01d9      	lsls	r1, r3, #7
 80041a0:	d42e      	bmi.n	8004200 <SDMMC_GetCmdResp1+0xcc>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80041a2:	021a      	lsls	r2, r3, #8
 80041a4:	d42f      	bmi.n	8004206 <SDMMC_GetCmdResp1+0xd2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80041a6:	025c      	lsls	r4, r3, #9
 80041a8:	d430      	bmi.n	800420c <SDMMC_GetCmdResp1+0xd8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80041aa:	0299      	lsls	r1, r3, #10
 80041ac:	d431      	bmi.n	8004212 <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80041ae:	02da      	lsls	r2, r3, #11
 80041b0:	d432      	bmi.n	8004218 <SDMMC_GetCmdResp1+0xe4>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80041b2:	035c      	lsls	r4, r3, #13
 80041b4:	d433      	bmi.n	800421e <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80041b6:	0399      	lsls	r1, r3, #14
 80041b8:	d434      	bmi.n	8004224 <SDMMC_GetCmdResp1+0xf0>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80041ba:	03da      	lsls	r2, r3, #15
 80041bc:	d435      	bmi.n	800422a <SDMMC_GetCmdResp1+0xf6>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80041be:	041c      	lsls	r4, r3, #16
 80041c0:	d436      	bmi.n	8004230 <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80041c2:	0459      	lsls	r1, r3, #17
 80041c4:	d437      	bmi.n	8004236 <SDMMC_GetCmdResp1+0x102>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80041c6:	049a      	lsls	r2, r3, #18
 80041c8:	d438      	bmi.n	800423c <SDMMC_GetCmdResp1+0x108>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80041ca:	f013 0f08 	tst.w	r3, #8
 80041ce:	bf14      	ite	ne
 80041d0:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80041d4:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80041d8:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 80041da:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80041de:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80041e0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80041e4:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80041e6:	2040      	movs	r0, #64	; 0x40
 80041e8:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80041ea:	2080      	movs	r0, #128	; 0x80
 80041ec:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80041ee:	f44f 7080 	mov.w	r0, #256	; 0x100
 80041f2:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80041f4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80041f8:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80041fa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80041fe:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004200:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004204:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004206:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800420a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 800420c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004210:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8004212:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004216:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 8004218:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800421c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800421e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004222:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8004224:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004228:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800422a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800422e:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004230:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004234:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004236:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800423a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 800423c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 8004240:	bd10      	pop	{r4, pc}
 8004242:	bf00      	nop
 8004244:	20000054 	.word	0x20000054
 8004248:	fdffe008 	.word	0xfdffe008

0800424c <SDMMC_Init>:
{
 800424c:	b084      	sub	sp, #16
 800424e:	b510      	push	{r4, lr}
 8004250:	ac03      	add	r4, sp, #12
 8004252:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8004256:	9904      	ldr	r1, [sp, #16]
 8004258:	9b03      	ldr	r3, [sp, #12]
 800425a:	6842      	ldr	r2, [r0, #4]
 800425c:	430b      	orrs	r3, r1
 800425e:	9905      	ldr	r1, [sp, #20]
 8004260:	430b      	orrs	r3, r1
 8004262:	9906      	ldr	r1, [sp, #24]
 8004264:	430b      	orrs	r3, r1
 8004266:	9907      	ldr	r1, [sp, #28]
 8004268:	430b      	orrs	r3, r1
 800426a:	9908      	ldr	r1, [sp, #32]
}
 800426c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8004270:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8004274:	430b      	orrs	r3, r1
 8004276:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 800427a:	4313      	orrs	r3, r2
 800427c:	6043      	str	r3, [r0, #4]
}
 800427e:	b004      	add	sp, #16
 8004280:	2000      	movs	r0, #0
 8004282:	4770      	bx	lr

08004284 <SDMMC_ReadFIFO>:
 8004284:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8004288:	4770      	bx	lr

0800428a <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 800428a:	680b      	ldr	r3, [r1, #0]
 800428c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8004290:	2000      	movs	r0, #0
 8004292:	4770      	bx	lr

08004294 <SDMMC_PowerState_ON>:
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8004294:	2303      	movs	r3, #3
 8004296:	6003      	str	r3, [r0, #0]
}
 8004298:	2000      	movs	r0, #0
 800429a:	4770      	bx	lr

0800429c <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800429c:	6800      	ldr	r0, [r0, #0]
}
 800429e:	f000 0003 	and.w	r0, r0, #3
 80042a2:	4770      	bx	lr

080042a4 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 80042a4:	680b      	ldr	r3, [r1, #0]
 80042a6:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 80042a8:	68c3      	ldr	r3, [r0, #12]
 80042aa:	684a      	ldr	r2, [r1, #4]
 80042ac:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80042b0:	f023 030f 	bic.w	r3, r3, #15
 80042b4:	4313      	orrs	r3, r2
 80042b6:	688a      	ldr	r2, [r1, #8]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	68ca      	ldr	r2, [r1, #12]
 80042bc:	4313      	orrs	r3, r2
 80042be:	690a      	ldr	r2, [r1, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60c3      	str	r3, [r0, #12]
}
 80042c4:	2000      	movs	r0, #0
 80042c6:	4770      	bx	lr

080042c8 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80042c8:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80042ca:	5840      	ldr	r0, [r0, r1]
}  
 80042cc:	4770      	bx	lr

080042ce <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 80042ce:	680b      	ldr	r3, [r1, #0]
 80042d0:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 80042d2:	684b      	ldr	r3, [r1, #4]
 80042d4:	6283      	str	r3, [r0, #40]	; 0x28
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 80042d6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80042d8:	688a      	ldr	r2, [r1, #8]
 80042da:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 80042de:	4313      	orrs	r3, r2
 80042e0:	68ca      	ldr	r2, [r1, #12]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	690a      	ldr	r2, [r1, #16]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	694a      	ldr	r2, [r1, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80042ee:	2000      	movs	r0, #0
 80042f0:	4770      	bx	lr

080042f2 <SDMMC_CmdBlockLength>:
{
 80042f2:	b530      	push	{r4, r5, lr}
 80042f4:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80042f6:	2340      	movs	r3, #64	; 0x40
 80042f8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80042fa:	2300      	movs	r3, #0
{
 80042fc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80042fe:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004300:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004302:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004304:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800430a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800430c:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800430e:	f7ff ffc9 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8004312:	f241 3288 	movw	r2, #5000	; 0x1388
 8004316:	4621      	mov	r1, r4
 8004318:	4628      	mov	r0, r5
 800431a:	f7ff ff0b 	bl	8004134 <SDMMC_GetCmdResp1>
}
 800431e:	b007      	add	sp, #28
 8004320:	bd30      	pop	{r4, r5, pc}

08004322 <SDMMC_CmdReadSingleBlock>:
{
 8004322:	b530      	push	{r4, r5, lr}
 8004324:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004326:	2340      	movs	r3, #64	; 0x40
 8004328:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800432a:	2300      	movs	r3, #0
{
 800432c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800432e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004330:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004332:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004334:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004336:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800433a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800433c:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800433e:	f7ff ffb1 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004342:	f241 3288 	movw	r2, #5000	; 0x1388
 8004346:	4621      	mov	r1, r4
 8004348:	4628      	mov	r0, r5
 800434a:	f7ff fef3 	bl	8004134 <SDMMC_GetCmdResp1>
}
 800434e:	b007      	add	sp, #28
 8004350:	bd30      	pop	{r4, r5, pc}

08004352 <SDMMC_CmdReadMultiBlock>:
{
 8004352:	b530      	push	{r4, r5, lr}
 8004354:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004356:	2340      	movs	r3, #64	; 0x40
 8004358:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800435a:	2300      	movs	r3, #0
{
 800435c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800435e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004360:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004362:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004364:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800436a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800436c:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800436e:	f7ff ff99 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8004372:	f241 3288 	movw	r2, #5000	; 0x1388
 8004376:	4621      	mov	r1, r4
 8004378:	4628      	mov	r0, r5
 800437a:	f7ff fedb 	bl	8004134 <SDMMC_GetCmdResp1>
}
 800437e:	b007      	add	sp, #28
 8004380:	bd30      	pop	{r4, r5, pc}

08004382 <SDMMC_CmdWriteSingleBlock>:
{
 8004382:	b530      	push	{r4, r5, lr}
 8004384:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004386:	2340      	movs	r3, #64	; 0x40
 8004388:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800438a:	2300      	movs	r3, #0
{
 800438c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800438e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004390:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004392:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004394:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800439a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800439c:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800439e:	f7ff ff81 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80043a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043a6:	4621      	mov	r1, r4
 80043a8:	4628      	mov	r0, r5
 80043aa:	f7ff fec3 	bl	8004134 <SDMMC_GetCmdResp1>
}
 80043ae:	b007      	add	sp, #28
 80043b0:	bd30      	pop	{r4, r5, pc}

080043b2 <SDMMC_CmdWriteMultiBlock>:
{
 80043b2:	b530      	push	{r4, r5, lr}
 80043b4:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80043b6:	2340      	movs	r3, #64	; 0x40
 80043b8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80043ba:	2300      	movs	r3, #0
{
 80043bc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80043be:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80043c0:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80043c2:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80043c4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80043c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043ca:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80043cc:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80043ce:	f7ff ff69 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80043d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d6:	4621      	mov	r1, r4
 80043d8:	4628      	mov	r0, r5
 80043da:	f7ff feab 	bl	8004134 <SDMMC_GetCmdResp1>
}
 80043de:	b007      	add	sp, #28
 80043e0:	bd30      	pop	{r4, r5, pc}
	...

080043e4 <SDMMC_CmdStopTransfer>:
{
 80043e4:	b530      	push	{r4, r5, lr}
 80043e6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 80043e8:	2300      	movs	r3, #0
{
 80043ea:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0;
 80043ec:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80043ee:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80043f0:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80043f2:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80043f4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80043f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80043fa:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80043fc:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80043fe:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004400:	f7ff ff50 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8004404:	4a03      	ldr	r2, [pc, #12]	; (8004414 <SDMMC_CmdStopTransfer+0x30>)
 8004406:	4621      	mov	r1, r4
 8004408:	4628      	mov	r0, r5
 800440a:	f7ff fe93 	bl	8004134 <SDMMC_GetCmdResp1>
}
 800440e:	b007      	add	sp, #28
 8004410:	bd30      	pop	{r4, r5, pc}
 8004412:	bf00      	nop
 8004414:	05f5e100 	.word	0x05f5e100

08004418 <SDMMC_CmdSelDesel>:
{
 8004418:	b530      	push	{r4, r5, lr}
 800441a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800441c:	2340      	movs	r3, #64	; 0x40
 800441e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004420:	2300      	movs	r3, #0
{
 8004422:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004424:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004426:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004428:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800442a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800442e:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004430:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004432:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004434:	f7ff ff36 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8004438:	f241 3288 	movw	r2, #5000	; 0x1388
 800443c:	4621      	mov	r1, r4
 800443e:	4628      	mov	r0, r5
 8004440:	f7ff fe78 	bl	8004134 <SDMMC_GetCmdResp1>
}
 8004444:	b007      	add	sp, #28
 8004446:	bd30      	pop	{r4, r5, pc}

08004448 <SDMMC_CmdGoIdleState>:
{
 8004448:	b510      	push	{r4, lr}
 800444a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 800444c:	2300      	movs	r3, #0
 800444e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004450:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8004452:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004454:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004456:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004458:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800445c:	9305      	str	r3, [sp, #20]
{
 800445e:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004460:	f7ff ff20 	bl	80042a4 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004464:	4b0b      	ldr	r3, [pc, #44]	; (8004494 <SDMMC_CmdGoIdleState+0x4c>)
 8004466:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004470:	f241 3388 	movw	r3, #5000	; 0x1388
 8004474:	4353      	muls	r3, r2
    if (count-- == 0U)
 8004476:	f113 33ff 	adds.w	r3, r3, #4294967295
 800447a:	d307      	bcc.n	800448c <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800447c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800447e:	0612      	lsls	r2, r2, #24
 8004480:	d5f9      	bpl.n	8004476 <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004482:	23c5      	movs	r3, #197	; 0xc5
 8004484:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8004486:	2000      	movs	r0, #0
}
 8004488:	b006      	add	sp, #24
 800448a:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 800448c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8004490:	e7fa      	b.n	8004488 <SDMMC_CmdGoIdleState+0x40>
 8004492:	bf00      	nop
 8004494:	20000054 	.word	0x20000054

08004498 <SDMMC_CmdOperCond>:
{
 8004498:	b510      	push	{r4, lr}
 800449a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800449c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80044a0:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80044a2:	2308      	movs	r3, #8
 80044a4:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80044a6:	2340      	movs	r3, #64	; 0x40
 80044a8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80044aa:	2300      	movs	r3, #0
 80044ac:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80044ae:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80044b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044b4:	9305      	str	r3, [sp, #20]
{
 80044b6:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80044b8:	f7ff fef4 	bl	80042a4 <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80044bc:	4b13      	ldr	r3, [pc, #76]	; (800450c <SDMMC_CmdOperCond+0x74>)
 80044be:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	fbb3 f2f2 	udiv	r2, r3, r2
 80044c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80044cc:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80044ce:	f113 33ff 	adds.w	r3, r3, #4294967295
 80044d2:	d318      	bcc.n	8004506 <SDMMC_CmdOperCond+0x6e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80044d4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80044d6:	f012 0f45 	tst.w	r2, #69	; 0x45
 80044da:	d0f8      	beq.n	80044ce <SDMMC_CmdOperCond+0x36>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80044dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80044de:	075b      	lsls	r3, r3, #29
 80044e0:	d503      	bpl.n	80044ea <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80044e2:	2004      	movs	r0, #4
  }
  
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80044e4:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80044e6:	b006      	add	sp, #24
 80044e8:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80044ea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80044ec:	f012 0201 	ands.w	r2, r2, #1
 80044f0:	d001      	beq.n	80044f6 <SDMMC_CmdOperCond+0x5e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80044f2:	2001      	movs	r0, #1
 80044f4:	e7f6      	b.n	80044e4 <SDMMC_CmdOperCond+0x4c>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80044f6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80044f8:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80044fc:	d0f3      	beq.n	80044e6 <SDMMC_CmdOperCond+0x4e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80044fe:	2340      	movs	r3, #64	; 0x40
 8004500:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004502:	4610      	mov	r0, r2
 8004504:	e7ef      	b.n	80044e6 <SDMMC_CmdOperCond+0x4e>
      return SDMMC_ERROR_TIMEOUT;
 8004506:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800450a:	e7ec      	b.n	80044e6 <SDMMC_CmdOperCond+0x4e>
 800450c:	20000054 	.word	0x20000054

08004510 <SDMMC_CmdAppCommand>:
{
 8004510:	b530      	push	{r4, r5, lr}
 8004512:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004514:	2340      	movs	r3, #64	; 0x40
 8004516:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004518:	2300      	movs	r3, #0
{
 800451a:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800451c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800451e:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004520:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004522:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004528:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800452a:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800452c:	f7ff feba 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8004530:	f241 3288 	movw	r2, #5000	; 0x1388
 8004534:	4621      	mov	r1, r4
 8004536:	4628      	mov	r0, r5
 8004538:	f7ff fdfc 	bl	8004134 <SDMMC_GetCmdResp1>
}
 800453c:	b007      	add	sp, #28
 800453e:	bd30      	pop	{r4, r5, pc}

08004540 <SDMMC_CmdAppOperCommand>:
{
 8004540:	b510      	push	{r4, lr}
 8004542:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8004544:	2329      	movs	r3, #41	; 0x29
 8004546:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004548:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800454c:	2340      	movs	r3, #64	; 0x40
 800454e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004550:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004554:	2300      	movs	r3, #0
{
 8004556:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004558:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800455a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800455c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800455e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004562:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004564:	f7ff fe9e 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8004568:	4620      	mov	r0, r4
 800456a:	f7ff fdc3 	bl	80040f4 <SDMMC_GetCmdResp3>
}
 800456e:	b006      	add	sp, #24
 8004570:	bd10      	pop	{r4, pc}

08004572 <SDMMC_CmdSendCID>:
{
 8004572:	b510      	push	{r4, lr}
 8004574:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8004576:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004578:	2202      	movs	r2, #2
{
 800457a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 800457c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800457e:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004580:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004582:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004584:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004588:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800458a:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800458c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800458e:	f7ff fe89 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8004592:	4620      	mov	r0, r4
 8004594:	f7ff fd88 	bl	80040a8 <SDMMC_GetCmdResp2>
}
 8004598:	b006      	add	sp, #24
 800459a:	bd10      	pop	{r4, pc}

0800459c <SDMMC_CmdSendCSD>:
{
 800459c:	b510      	push	{r4, lr}
 800459e:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80045a0:	2309      	movs	r3, #9
 80045a2:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80045a4:	23c0      	movs	r3, #192	; 0xc0
 80045a6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80045a8:	2300      	movs	r3, #0
{
 80045aa:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 80045ac:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80045ae:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80045b0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80045b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045b6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80045b8:	f7ff fe74 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80045bc:	4620      	mov	r0, r4
 80045be:	f7ff fd73 	bl	80040a8 <SDMMC_GetCmdResp2>
}
 80045c2:	b006      	add	sp, #24
 80045c4:	bd10      	pop	{r4, pc}
	...

080045c8 <SDMMC_CmdSetRelAdd>:
{
 80045c8:	b530      	push	{r4, r5, lr}
 80045ca:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 80045cc:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80045ce:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0;
 80045d0:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80045d2:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80045d4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80045d6:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80045d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 80045dc:	460d      	mov	r5, r1
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80045de:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80045e0:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80045e2:	9305      	str	r3, [sp, #20]
{
 80045e4:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80045e6:	f7ff fe5d 	bl	80042a4 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80045ea:	4b1d      	ldr	r3, [pc, #116]	; (8004660 <SDMMC_CmdSetRelAdd+0x98>)
 80045ec:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80045f6:	f241 3388 	movw	r3, #5000	; 0x1388
 80045fa:	4353      	muls	r3, r2
    if (count-- == 0U)
 80045fc:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004600:	d326      	bcc.n	8004650 <SDMMC_CmdSetRelAdd+0x88>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8004602:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004604:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004608:	d0f8      	beq.n	80045fc <SDMMC_CmdSetRelAdd+0x34>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800460a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800460c:	0758      	lsls	r0, r3, #29
 800460e:	d503      	bpl.n	8004618 <SDMMC_CmdSetRelAdd+0x50>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004610:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004612:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8004614:	b007      	add	sp, #28
 8004616:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004618:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800461a:	07d9      	lsls	r1, r3, #31
 800461c:	d501      	bpl.n	8004622 <SDMMC_CmdSetRelAdd+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800461e:	2001      	movs	r0, #1
 8004620:	e7f7      	b.n	8004612 <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDMMCx->RESPCMD);
 8004622:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004624:	b2db      	uxtb	r3, r3
 8004626:	2b03      	cmp	r3, #3
 8004628:	d115      	bne.n	8004656 <SDMMC_CmdSetRelAdd+0x8e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800462a:	23c5      	movs	r3, #197	; 0xc5
 800462c:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 800462e:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004630:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8004634:	d102      	bne.n	800463c <SDMMC_CmdSetRelAdd+0x74>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004636:	0c1b      	lsrs	r3, r3, #16
 8004638:	802b      	strh	r3, [r5, #0]
 800463a:	e7eb      	b.n	8004614 <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800463c:	045a      	lsls	r2, r3, #17
 800463e:	d40c      	bmi.n	800465a <SDMMC_CmdSetRelAdd+0x92>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004640:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8004644:	bf14      	ite	ne
 8004646:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800464a:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800464e:	e7e1      	b.n	8004614 <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 8004650:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004654:	e7de      	b.n	8004614 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004656:	2001      	movs	r0, #1
 8004658:	e7dc      	b.n	8004614 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800465a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800465e:	e7d9      	b.n	8004614 <SDMMC_CmdSetRelAdd+0x4c>
 8004660:	20000054 	.word	0x20000054

08004664 <SDMMC_CmdSendStatus>:
{
 8004664:	b530      	push	{r4, r5, lr}
 8004666:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004668:	2340      	movs	r3, #64	; 0x40
 800466a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800466c:	2300      	movs	r3, #0
{
 800466e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8004670:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004672:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004674:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004676:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004678:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800467c:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800467e:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004680:	f7ff fe10 	bl	80042a4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8004684:	f241 3288 	movw	r2, #5000	; 0x1388
 8004688:	4621      	mov	r1, r4
 800468a:	4628      	mov	r0, r5
 800468c:	f7ff fd52 	bl	8004134 <SDMMC_GetCmdResp1>
}
 8004690:	b007      	add	sp, #28
 8004692:	bd30      	pop	{r4, r5, pc}

08004694 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004694:	4b03      	ldr	r3, [pc, #12]	; (80046a4 <disk_status+0x10>)
 8004696:	181a      	adds	r2, r3, r0
 8004698:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800469c:	7a10      	ldrb	r0, [r2, #8]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	4718      	bx	r3
 80046a4:	20000104 	.word	0x20000104

080046a8 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 80046a8:	4b06      	ldr	r3, [pc, #24]	; (80046c4 <disk_initialize+0x1c>)
 80046aa:	5c1a      	ldrb	r2, [r3, r0]
 80046ac:	b942      	cbnz	r2, 80046c0 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 80046ae:	2201      	movs	r2, #1
 80046b0:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80046b2:	181a      	adds	r2, r3, r0
 80046b4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80046b8:	7a10      	ldrb	r0, [r2, #8]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4718      	bx	r3
  }
  return stat;
}
 80046c0:	2000      	movs	r0, #0
 80046c2:	4770      	bx	lr
 80046c4:	20000104 	.word	0x20000104

080046c8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80046c8:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80046ca:	4c05      	ldr	r4, [pc, #20]	; (80046e0 <disk_read+0x18>)
 80046cc:	1825      	adds	r5, r4, r0
 80046ce:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80046d2:	6860      	ldr	r0, [r4, #4]
 80046d4:	6884      	ldr	r4, [r0, #8]
 80046d6:	7a28      	ldrb	r0, [r5, #8]
 80046d8:	46a4      	mov	ip, r4
  return res;
}
 80046da:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80046dc:	4760      	bx	ip
 80046de:	bf00      	nop
 80046e0:	20000104 	.word	0x20000104

080046e4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80046e4:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80046e6:	4c05      	ldr	r4, [pc, #20]	; (80046fc <disk_write+0x18>)
 80046e8:	1825      	adds	r5, r4, r0
 80046ea:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80046ee:	6860      	ldr	r0, [r4, #4]
 80046f0:	68c4      	ldr	r4, [r0, #12]
 80046f2:	7a28      	ldrb	r0, [r5, #8]
 80046f4:	46a4      	mov	ip, r4
  return res;
}
 80046f6:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80046f8:	4760      	bx	ip
 80046fa:	bf00      	nop
 80046fc:	20000104 	.word	0x20000104

08004700 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004700:	4b05      	ldr	r3, [pc, #20]	; (8004718 <disk_ioctl+0x18>)
{
 8004702:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004704:	181c      	adds	r4, r3, r0
 8004706:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800470a:	7a20      	ldrb	r0, [r4, #8]
 800470c:	685b      	ldr	r3, [r3, #4]
  return res;
}
 800470e:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	4718      	bx	r3
 8004716:	bf00      	nop
 8004718:	20000104 	.word	0x20000104

0800471c <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 800471c:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 800471e:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8004720:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8004722:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8004726:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800472a:	4770      	bx	lr

0800472c <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 800472c:	0a0b      	lsrs	r3, r1, #8
 800472e:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004730:	7043      	strb	r3, [r0, #1]
 8004732:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8004734:	0e09      	lsrs	r1, r1, #24
 8004736:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8004738:	70c1      	strb	r1, [r0, #3]
 800473a:	4770      	bx	lr

0800473c <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800473c:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 800473e:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8004742:	4290      	cmp	r0, r2
 8004744:	d1fb      	bne.n	800473e <mem_set+0x2>
}
 8004746:	4770      	bx	lr

08004748 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004748:	4b15      	ldr	r3, [pc, #84]	; (80047a0 <chk_lock+0x58>)
 800474a:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800474c:	2500      	movs	r5, #0
 800474e:	462a      	mov	r2, r5
 8004750:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 8004752:	681e      	ldr	r6, [r3, #0]
 8004754:	b1a6      	cbz	r6, 8004780 <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004756:	6807      	ldr	r7, [r0, #0]
 8004758:	42be      	cmp	r6, r7
 800475a:	d112      	bne.n	8004782 <chk_lock+0x3a>
 800475c:	685f      	ldr	r7, [r3, #4]
 800475e:	6886      	ldr	r6, [r0, #8]
 8004760:	42b7      	cmp	r7, r6
 8004762:	d10e      	bne.n	8004782 <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 8004764:	689f      	ldr	r7, [r3, #8]
 8004766:	6946      	ldr	r6, [r0, #20]
 8004768:	42b7      	cmp	r7, r6
 800476a:	d10a      	bne.n	8004782 <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800476c:	b9b1      	cbnz	r1, 800479c <chk_lock+0x54>
 800476e:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8004772:	8993      	ldrh	r3, [r2, #12]
 8004774:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004778:	bf14      	ite	ne
 800477a:	2000      	movne	r0, #0
 800477c:	2010      	moveq	r0, #16
 800477e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 8004780:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004782:	3201      	adds	r2, #1
 8004784:	2a02      	cmp	r2, #2
 8004786:	f103 0310 	add.w	r3, r3, #16
 800478a:	d1e2      	bne.n	8004752 <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800478c:	b10d      	cbz	r5, 8004792 <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800478e:	2000      	movs	r0, #0
 8004790:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004792:	2902      	cmp	r1, #2
 8004794:	bf0c      	ite	eq
 8004796:	2000      	moveq	r0, #0
 8004798:	2012      	movne	r0, #18
 800479a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800479c:	2010      	movs	r0, #16
 800479e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047a0:	200000e0 	.word	0x200000e0

080047a4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80047a4:	4a1c      	ldr	r2, [pc, #112]	; (8004818 <inc_lock+0x74>)
 80047a6:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 80047a8:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80047aa:	2300      	movs	r3, #0
 80047ac:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 80047ae:	6814      	ldr	r4, [r2, #0]
 80047b0:	42ac      	cmp	r4, r5
 80047b2:	d107      	bne.n	80047c4 <inc_lock+0x20>
 80047b4:	6857      	ldr	r7, [r2, #4]
 80047b6:	6884      	ldr	r4, [r0, #8]
 80047b8:	42a7      	cmp	r7, r4
 80047ba:	d103      	bne.n	80047c4 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 80047bc:	6897      	ldr	r7, [r2, #8]
 80047be:	6944      	ldr	r4, [r0, #20]
 80047c0:	42a7      	cmp	r7, r4
 80047c2:	d01d      	beq.n	8004800 <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80047c4:	3301      	adds	r3, #1
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	f102 0210 	add.w	r2, r2, #16
 80047cc:	d1ef      	bne.n	80047ae <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80047ce:	6833      	ldr	r3, [r6, #0]
 80047d0:	b113      	cbz	r3, 80047d8 <inc_lock+0x34>
 80047d2:	6933      	ldr	r3, [r6, #16]
 80047d4:	b9eb      	cbnz	r3, 8004812 <inc_lock+0x6e>
 80047d6:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 80047d8:	011c      	lsls	r4, r3, #4
 80047da:	1932      	adds	r2, r6, r4
 80047dc:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 80047de:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 80047e0:	6940      	ldr	r0, [r0, #20]
 80047e2:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80047e4:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 80047e6:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 80047e8:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80047ea:	b979      	cbnz	r1, 800480c <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80047ec:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 80047f0:	8992      	ldrh	r2, [r2, #12]
 80047f2:	3201      	adds	r2, #1
 80047f4:	b292      	uxth	r2, r2
 80047f6:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 80047fa:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80047fc:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 80047fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004800:	2900      	cmp	r1, #0
 8004802:	d0f3      	beq.n	80047ec <inc_lock+0x48>
 8004804:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8004808:	8992      	ldrh	r2, [r2, #12]
 800480a:	b912      	cbnz	r2, 8004812 <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800480c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004810:	e7f1      	b.n	80047f6 <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004812:	2000      	movs	r0, #0
 8004814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004816:	bf00      	nop
 8004818:	200000e0 	.word	0x200000e0

0800481c <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800481c:	3801      	subs	r0, #1
 800481e:	2801      	cmp	r0, #1
 8004820:	d80e      	bhi.n	8004840 <dec_lock+0x24>
		n = Files[i].ctr;
 8004822:	4a09      	ldr	r2, [pc, #36]	; (8004848 <dec_lock+0x2c>)
 8004824:	0103      	lsls	r3, r0, #4
 8004826:	18d1      	adds	r1, r2, r3
 8004828:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 800482a:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800482e:	b280      	uxth	r0, r0
 8004830:	b108      	cbz	r0, 8004836 <dec_lock+0x1a>
 8004832:	1e48      	subs	r0, r1, #1
 8004834:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 8004836:	18d1      	adds	r1, r2, r3
 8004838:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800483a:	b918      	cbnz	r0, 8004844 <dec_lock+0x28>
 800483c:	50d0      	str	r0, [r2, r3]
 800483e:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004840:	2002      	movs	r0, #2
 8004842:	4770      	bx	lr
		res = FR_OK;
 8004844:	2000      	movs	r0, #0
	}
	return res;
}
 8004846:	4770      	bx	lr
 8004848:	200000e0 	.word	0x200000e0

0800484c <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800484c:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 800484e:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004850:	3b02      	subs	r3, #2
 8004852:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8004854:	bf3d      	ittte	cc
 8004856:	8943      	ldrhcc	r3, [r0, #10]
 8004858:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 800485a:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800485e:	2000      	movcs	r0, #0
}
 8004860:	4770      	bx	lr

08004862 <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8004862:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
{
 8004864:	b510      	push	{r4, lr}
	FATFS *fs = fp->obj.fs;
 8004866:	6804      	ldr	r4, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8004868:	3204      	adds	r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800486a:	89a3      	ldrh	r3, [r4, #12]
 800486c:	fbb1 f1f3 	udiv	r1, r1, r3
 8004870:	8963      	ldrh	r3, [r4, #10]
 8004872:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8004876:	6810      	ldr	r0, [r2, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8004878:	b130      	cbz	r0, 8004888 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800487a:	4281      	cmp	r1, r0
 800487c:	d302      	bcc.n	8004884 <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 800487e:	1a09      	subs	r1, r1, r0
 8004880:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8004882:	e7f8      	b.n	8004876 <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 8004884:	6850      	ldr	r0, [r2, #4]
 8004886:	4408      	add	r0, r1
}
 8004888:	bd10      	pop	{r4, pc}

0800488a <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800488a:	6802      	ldr	r2, [r0, #0]
{
 800488c:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 800488e:	b152      	cbz	r2, 80048a6 <get_ldnumber+0x1c>
 8004890:	4611      	mov	r1, r2
 8004892:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8004894:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004898:	2c20      	cmp	r4, #32
 800489a:	d90c      	bls.n	80048b6 <get_ldnumber+0x2c>
 800489c:	2c3a      	cmp	r4, #58	; 0x3a
 800489e:	d1f8      	bne.n	8004892 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 80048a0:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80048a2:	428b      	cmp	r3, r1
 80048a4:	d002      	beq.n	80048ac <get_ldnumber+0x22>
	int vol = -1;
 80048a6:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 80048aa:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80048ac:	7812      	ldrb	r2, [r2, #0]
 80048ae:	2a30      	cmp	r2, #48	; 0x30
 80048b0:	d1f9      	bne.n	80048a6 <get_ldnumber+0x1c>
					*path = ++tt;
 80048b2:	3301      	adds	r3, #1
 80048b4:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 80048b6:	2000      	movs	r0, #0
 80048b8:	bd10      	pop	{r4, pc}

080048ba <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80048ba:	b538      	push	{r3, r4, r5, lr}
 80048bc:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80048be:	4604      	mov	r4, r0
 80048c0:	b918      	cbnz	r0, 80048ca <validate+0x10>
		*fs = 0;
 80048c2:	2300      	movs	r3, #0
 80048c4:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 80048c6:	2009      	movs	r0, #9
 80048c8:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80048ca:	6803      	ldr	r3, [r0, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d0f8      	beq.n	80048c2 <validate+0x8>
 80048d0:	781a      	ldrb	r2, [r3, #0]
 80048d2:	2a00      	cmp	r2, #0
 80048d4:	d0f5      	beq.n	80048c2 <validate+0x8>
 80048d6:	88d9      	ldrh	r1, [r3, #6]
 80048d8:	8882      	ldrh	r2, [r0, #4]
 80048da:	4291      	cmp	r1, r2
 80048dc:	d1f1      	bne.n	80048c2 <validate+0x8>
 80048de:	7858      	ldrb	r0, [r3, #1]
 80048e0:	f7ff fed8 	bl	8004694 <disk_status>
 80048e4:	f010 0001 	ands.w	r0, r0, #1
 80048e8:	d1eb      	bne.n	80048c2 <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 80048ea:	6823      	ldr	r3, [r4, #0]
 80048ec:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 80048ee:	bd38      	pop	{r3, r4, r5, pc}

080048f0 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80048f0:	3801      	subs	r0, #1
 80048f2:	440a      	add	r2, r1
			*d++ = *s++;
 80048f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048f8:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 80048fc:	4291      	cmp	r1, r2
 80048fe:	d1f9      	bne.n	80048f4 <mem_cpy.part.0+0x4>
}
 8004900:	4770      	bx	lr

08004902 <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 8004902:	7eca      	ldrb	r2, [r1, #27]
 8004904:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 8004906:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 8004908:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 800490c:	bf01      	itttt	eq
 800490e:	7d48      	ldrbeq	r0, [r1, #21]
 8004910:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8004912:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8004916:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 800491a:	4618      	mov	r0, r3
 800491c:	4770      	bx	lr

0800491e <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 800491e:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8004922:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8004924:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8004926:	7803      	ldrb	r3, [r0, #0]
 8004928:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800492a:	bf01      	itttt	eq
 800492c:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800492e:	750a      	strbeq	r2, [r1, #20]
 8004930:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8004932:	754a      	strbeq	r2, [r1, #21]
 8004934:	4770      	bx	lr

08004936 <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8004936:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8004938:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800493a:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 800493e:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004940:	2301      	movs	r3, #1
 8004942:	462a      	mov	r2, r5
 8004944:	4639      	mov	r1, r7
 8004946:	7840      	ldrb	r0, [r0, #1]
 8004948:	f7ff fecc 	bl	80046e4 <disk_write>
 800494c:	b9a0      	cbnz	r0, 8004978 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800494e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004950:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 8004952:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004954:	1aeb      	subs	r3, r5, r3
 8004956:	4293      	cmp	r3, r2
 8004958:	d301      	bcc.n	800495e <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 800495a:	2000      	movs	r0, #0
 800495c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800495e:	78a6      	ldrb	r6, [r4, #2]
 8004960:	2e01      	cmp	r6, #1
 8004962:	d9fa      	bls.n	800495a <sync_window.part.4+0x24>
					wsect += fs->fsize;
 8004964:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004966:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8004968:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800496a:	462a      	mov	r2, r5
 800496c:	2301      	movs	r3, #1
 800496e:	4639      	mov	r1, r7
 8004970:	f7ff feb8 	bl	80046e4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004974:	3e01      	subs	r6, #1
 8004976:	e7f3      	b.n	8004960 <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8004978:	2001      	movs	r0, #1
}
 800497a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800497c <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800497c:	78c3      	ldrb	r3, [r0, #3]
 800497e:	b10b      	cbz	r3, 8004984 <sync_window+0x8>
 8004980:	f7ff bfd9 	b.w	8004936 <sync_window.part.4>
}
 8004984:	4618      	mov	r0, r3
 8004986:	4770      	bx	lr

08004988 <sync_fs>:
{
 8004988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800498a:	4604      	mov	r4, r0
	res = sync_window(fs);
 800498c:	f7ff fff6 	bl	800497c <sync_window>
 8004990:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8004992:	2800      	cmp	r0, #0
 8004994:	d141      	bne.n	8004a1a <sync_fs+0x92>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004996:	7823      	ldrb	r3, [r4, #0]
 8004998:	2b03      	cmp	r3, #3
 800499a:	d136      	bne.n	8004a0a <sync_fs+0x82>
 800499c:	7927      	ldrb	r7, [r4, #4]
 800499e:	2f01      	cmp	r7, #1
 80049a0:	d133      	bne.n	8004a0a <sync_fs+0x82>
			mem_set(fs->win, 0, SS(fs));
 80049a2:	f104 0634 	add.w	r6, r4, #52	; 0x34
 80049a6:	4601      	mov	r1, r0
 80049a8:	89a2      	ldrh	r2, [r4, #12]
 80049aa:	4630      	mov	r0, r6
 80049ac:	f7ff fec6 	bl	800473c <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 80049b0:	2355      	movs	r3, #85	; 0x55
 80049b2:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 80049b6:	23aa      	movs	r3, #170	; 0xaa
 80049b8:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 80049bc:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 80049be:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 80049c0:	2172      	movs	r1, #114	; 0x72
 80049c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 80049c6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 80049ca:	2361      	movs	r3, #97	; 0x61
 80049cc:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 80049d0:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 80049d4:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val;
 80049d8:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 80049dc:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 80049e0:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80049e4:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 80049e8:	6961      	ldr	r1, [r4, #20]
 80049ea:	f7ff fe9f 	bl	800472c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80049ee:	6921      	ldr	r1, [r4, #16]
 80049f0:	f504 7008 	add.w	r0, r4, #544	; 0x220
 80049f4:	f7ff fe9a 	bl	800472c <st_dword>
			fs->winsect = fs->volbase + 1;
 80049f8:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80049fa:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 80049fc:	3201      	adds	r2, #1
 80049fe:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004a00:	463b      	mov	r3, r7
 8004a02:	4631      	mov	r1, r6
 8004a04:	f7ff fe6e 	bl	80046e4 <disk_write>
			fs->fsi_flag = 0;
 8004a08:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	4611      	mov	r1, r2
 8004a0e:	7860      	ldrb	r0, [r4, #1]
 8004a10:	f7ff fe76 	bl	8004700 <disk_ioctl>
 8004a14:	3000      	adds	r0, #0
 8004a16:	bf18      	it	ne
 8004a18:	2001      	movne	r0, #1
}
 8004a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004a1c <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004a1c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004a1e:	428b      	cmp	r3, r1
{
 8004a20:	b570      	push	{r4, r5, r6, lr}
 8004a22:	4606      	mov	r6, r0
 8004a24:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004a26:	d012      	beq.n	8004a4e <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8004a28:	f7ff ffa8 	bl	800497c <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004a2c:	4604      	mov	r4, r0
 8004a2e:	b960      	cbnz	r0, 8004a4a <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004a30:	462a      	mov	r2, r5
 8004a32:	2301      	movs	r3, #1
 8004a34:	f106 0134 	add.w	r1, r6, #52	; 0x34
 8004a38:	7870      	ldrb	r0, [r6, #1]
 8004a3a:	f7ff fe45 	bl	80046c8 <disk_read>
 8004a3e:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8004a40:	bf1c      	itt	ne
 8004a42:	f04f 35ff 	movne.w	r5, #4294967295
 8004a46:	2401      	movne	r4, #1
			fs->winsect = sector;
 8004a48:	6335      	str	r5, [r6, #48]	; 0x30
}
 8004a4a:	4620      	mov	r0, r4
 8004a4c:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8004a4e:	2400      	movs	r4, #0
 8004a50:	e7fb      	b.n	8004a4a <move_window+0x2e>
	...

08004a54 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8004a54:	2300      	movs	r3, #0
{
 8004a56:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8004a58:	70c3      	strb	r3, [r0, #3]
 8004a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a5e:	6303      	str	r3, [r0, #48]	; 0x30
{
 8004a60:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8004a62:	f7ff ffdb 	bl	8004a1c <move_window>
 8004a66:	bb30      	cbnz	r0, 8004ab6 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8004a68:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8004a6c:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 8004a70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8004a74:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d11e      	bne.n	8004aba <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8004a7c:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8004a80:	2be9      	cmp	r3, #233	; 0xe9
 8004a82:	d005      	beq.n	8004a90 <check_fs+0x3c>
 8004a84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a86:	4a10      	ldr	r2, [pc, #64]	; (8004ac8 <check_fs+0x74>)
 8004a88:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d116      	bne.n	8004abe <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8004a90:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8004a94:	f7ff fe42 	bl	800471c <ld_dword>
 8004a98:	4b0c      	ldr	r3, [pc, #48]	; (8004acc <check_fs+0x78>)
 8004a9a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8004a9e:	4298      	cmp	r0, r3
 8004aa0:	d00f      	beq.n	8004ac2 <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8004aa2:	f104 0086 	add.w	r0, r4, #134	; 0x86
 8004aa6:	f7ff fe39 	bl	800471c <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8004aaa:	4b09      	ldr	r3, [pc, #36]	; (8004ad0 <check_fs+0x7c>)
 8004aac:	4298      	cmp	r0, r3
 8004aae:	bf14      	ite	ne
 8004ab0:	2002      	movne	r0, #2
 8004ab2:	2000      	moveq	r0, #0
 8004ab4:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8004ab6:	2004      	movs	r0, #4
 8004ab8:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8004aba:	2003      	movs	r0, #3
 8004abc:	bd10      	pop	{r4, pc}
	return 2;
 8004abe:	2002      	movs	r0, #2
 8004ac0:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8004ac2:	2000      	movs	r0, #0
}
 8004ac4:	bd10      	pop	{r4, pc}
 8004ac6:	bf00      	nop
 8004ac8:	009000eb 	.word	0x009000eb
 8004acc:	00544146 	.word	0x00544146
 8004ad0:	33544146 	.word	0x33544146

08004ad4 <find_volume>:
{
 8004ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*rfs = 0;
 8004ad8:	2300      	movs	r3, #0
{
 8004ada:	b085      	sub	sp, #20
	*rfs = 0;
 8004adc:	600b      	str	r3, [r1, #0]
{
 8004ade:	460f      	mov	r7, r1
 8004ae0:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8004ae2:	f7ff fed2 	bl	800488a <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004ae6:	1e06      	subs	r6, r0, #0
 8004ae8:	f2c0 815e 	blt.w	8004da8 <find_volume+0x2d4>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8004aec:	4bb2      	ldr	r3, [pc, #712]	; (8004db8 <find_volume+0x2e4>)
 8004aee:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004af2:	2c00      	cmp	r4, #0
 8004af4:	f000 815a 	beq.w	8004dac <find_volume+0x2d8>
	*rfs = fs;							/* Return pointer to the file system object */
 8004af8:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004afa:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8004afc:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004b00:	b173      	cbz	r3, 8004b20 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8004b02:	7860      	ldrb	r0, [r4, #1]
 8004b04:	f7ff fdc6 	bl	8004694 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8004b08:	07c1      	lsls	r1, r0, #31
 8004b0a:	d409      	bmi.n	8004b20 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8004b0c:	2d00      	cmp	r5, #0
 8004b0e:	f000 814f 	beq.w	8004db0 <find_volume+0x2dc>
 8004b12:	f010 0004 	ands.w	r0, r0, #4
 8004b16:	d000      	beq.n	8004b1a <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8004b18:	200a      	movs	r0, #10
}
 8004b1a:	b005      	add	sp, #20
 8004b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8004b20:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004b22:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8004b24:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004b26:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8004b28:	f7ff fdbe 	bl	80046a8 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8004b2c:	07c2      	lsls	r2, r0, #31
 8004b2e:	f100 8141 	bmi.w	8004db4 <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8004b32:	b10d      	cbz	r5, 8004b38 <find_volume+0x64>
 8004b34:	0743      	lsls	r3, r0, #29
 8004b36:	d4ef      	bmi.n	8004b18 <find_volume+0x44>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8004b38:	f104 020c 	add.w	r2, r4, #12
 8004b3c:	2102      	movs	r1, #2
 8004b3e:	7860      	ldrb	r0, [r4, #1]
 8004b40:	f7ff fdde 	bl	8004700 <disk_ioctl>
 8004b44:	b108      	cbz	r0, 8004b4a <find_volume+0x76>
 8004b46:	2001      	movs	r0, #1
 8004b48:	e7e7      	b.n	8004b1a <find_volume+0x46>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8004b4a:	89a3      	ldrh	r3, [r4, #12]
 8004b4c:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 8004b50:	f5b2 6f60 	cmp.w	r2, #3584	; 0xe00
 8004b54:	d8f7      	bhi.n	8004b46 <find_volume+0x72>
 8004b56:	1e5e      	subs	r6, r3, #1
 8004b58:	401e      	ands	r6, r3
 8004b5a:	d1f4      	bne.n	8004b46 <find_volume+0x72>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4620      	mov	r0, r4
 8004b60:	f7ff ff78 	bl	8004a54 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8004b64:	2802      	cmp	r0, #2
 8004b66:	f040 8101 	bne.w	8004d6c <find_volume+0x298>
 8004b6a:	f504 71fd 	add.w	r1, r4, #506	; 0x1fa
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8004b6e:	f811 0c04 	ldrb.w	r0, [r1, #-4]
 8004b72:	b110      	cbz	r0, 8004b7a <find_volume+0xa6>
 8004b74:	4608      	mov	r0, r1
 8004b76:	f7ff fdd1 	bl	800471c <ld_dword>
 8004b7a:	f84d 0026 	str.w	r0, [sp, r6, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8004b7e:	3601      	adds	r6, #1
 8004b80:	2e04      	cmp	r6, #4
 8004b82:	f101 0110 	add.w	r1, r1, #16
 8004b86:	d1f2      	bne.n	8004b6e <find_volume+0x9a>
 8004b88:	2500      	movs	r5, #0
			bsect = br[i];
 8004b8a:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004b8e:	2e00      	cmp	r6, #0
 8004b90:	f000 80e4 	beq.w	8004d5c <find_volume+0x288>
 8004b94:	4631      	mov	r1, r6
 8004b96:	4620      	mov	r0, r4
 8004b98:	f7ff ff5c 	bl	8004a54 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004b9c:	2801      	cmp	r0, #1
 8004b9e:	f200 80de 	bhi.w	8004d5e <find_volume+0x28a>
	rv = rv << 8 | ptr[0];
 8004ba2:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8004ba6:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8004baa:	f8b4 800c 	ldrh.w	r8, [r4, #12]
 8004bae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004bb2:	4598      	cmp	r8, r3
 8004bb4:	f040 80e0 	bne.w	8004d78 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8004bb8:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8004bbc:	f894 104a 	ldrb.w	r1, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8004bc0:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 8004bc4:	d104      	bne.n	8004bd0 <find_volume+0xfc>
 8004bc6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004bca:	f7ff fda7 	bl	800471c <ld_dword>
 8004bce:	4601      	mov	r1, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8004bd0:	f894 7044 	ldrb.w	r7, [r4, #68]	; 0x44
		fs->fsize = fasize;
 8004bd4:	61e1      	str	r1, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8004bd6:	1e7b      	subs	r3, r7, #1
 8004bd8:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8004bda:	70a7      	strb	r7, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8004bdc:	f200 80cc 	bhi.w	8004d78 <find_volume+0x2a4>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8004be0:	f894 9041 	ldrb.w	r9, [r4, #65]	; 0x41
 8004be4:	fa1f f389 	uxth.w	r3, r9
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8004be8:	434f      	muls	r7, r1
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8004bea:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f000 80c3 	beq.w	8004d78 <find_volume+0x2a4>
 8004bf2:	f109 33ff 	add.w	r3, r9, #4294967295
 8004bf6:	ea13 0f09 	tst.w	r3, r9
 8004bfa:	f040 80bd 	bne.w	8004d78 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8004bfe:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004c02:	f894 a045 	ldrb.w	sl, [r4, #69]	; 0x45
 8004c06:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8004c0a:	ea4f 1358 	mov.w	r3, r8, lsr #5
 8004c0e:	fbba fbf3 	udiv	fp, sl, r3
 8004c12:	fb03 a31b 	mls	r3, r3, fp, sl
 8004c16:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8004c18:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f040 80ab 	bne.w	8004d78 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8004c22:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
 8004c26:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8004c2a:	ea50 2005 	orrs.w	r0, r0, r5, lsl #8
 8004c2e:	d103      	bne.n	8004c38 <find_volume+0x164>
 8004c30:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8004c34:	f7ff fd72 	bl	800471c <ld_dword>
	rv = rv << 8 | ptr[0];
 8004c38:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004c3c:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8004c40:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8004c44:	f000 8098 	beq.w	8004d78 <find_volume+0x2a4>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8004c48:	fa12 f38b 	uxtah	r3, r2, fp
 8004c4c:	443b      	add	r3, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8004c4e:	4298      	cmp	r0, r3
 8004c50:	f0c0 8092 	bcc.w	8004d78 <find_volume+0x2a4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8004c54:	1ac5      	subs	r5, r0, r3
 8004c56:	fbb5 f5f9 	udiv	r5, r5, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004c5a:	2d00      	cmp	r5, #0
 8004c5c:	f000 808c 	beq.w	8004d78 <find_volume+0x2a4>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8004c60:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8004c64:	4285      	cmp	r5, r0
 8004c66:	f200 8089 	bhi.w	8004d7c <find_volume+0x2a8>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8004c6a:	f640 79f5 	movw	r9, #4085	; 0xff5
 8004c6e:	454d      	cmp	r5, r9
 8004c70:	bf8c      	ite	hi
 8004c72:	f04f 0902 	movhi.w	r9, #2
 8004c76:	f04f 0901 	movls.w	r9, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8004c7a:	3502      	adds	r5, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8004c7c:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8004c7e:	4433      	add	r3, r6
		if (fmt == FS_FAT32) {
 8004c80:	f1b9 0f03 	cmp.w	r9, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8004c84:	61a5      	str	r5, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8004c86:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8004c88:	6262      	str	r2, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8004c8a:	62e3      	str	r3, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8004c8c:	d179      	bne.n	8004d82 <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8004c8e:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 8004c92:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8004c96:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8004c9a:	d16d      	bne.n	8004d78 <find_volume+0x2a4>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8004c9c:	f1ba 0f00 	cmp.w	sl, #0
 8004ca0:	d16a      	bne.n	8004d78 <find_volume+0x2a4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8004ca2:	f104 0060 	add.w	r0, r4, #96	; 0x60
 8004ca6:	f7ff fd39 	bl	800471c <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8004caa:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8004cac:	62a0      	str	r0, [r4, #40]	; 0x28
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8004cae:	f108 33ff 	add.w	r3, r8, #4294967295
 8004cb2:	441d      	add	r5, r3
 8004cb4:	fbb5 f8f8 	udiv	r8, r5, r8
 8004cb8:	4541      	cmp	r1, r8
 8004cba:	d35d      	bcc.n	8004d78 <find_volume+0x2a4>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8004cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004cc0:	6163      	str	r3, [r4, #20]
 8004cc2:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8004cc4:	f1b9 0f03 	cmp.w	r9, #3
		fs->fsi_flag = 0x80;
 8004cc8:	f04f 0380 	mov.w	r3, #128	; 0x80
 8004ccc:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8004cce:	d12f      	bne.n	8004d30 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 8004cd0:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 8004cd4:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 8004cd8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d127      	bne.n	8004d30 <find_volume+0x25c>
			&& move_window(fs, bsect + 1) == FR_OK)
 8004ce0:	1c71      	adds	r1, r6, #1
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	f7ff fe9a 	bl	8004a1c <move_window>
 8004ce8:	bb10      	cbnz	r0, 8004d30 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 8004cea:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8004cee:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 8004cf2:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8004cf4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004cf8:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d117      	bne.n	8004d30 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8004d00:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8004d04:	f7ff fd0a 	bl	800471c <ld_dword>
 8004d08:	4b2c      	ldr	r3, [pc, #176]	; (8004dbc <find_volume+0x2e8>)
 8004d0a:	4298      	cmp	r0, r3
 8004d0c:	d110      	bne.n	8004d30 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8004d0e:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8004d12:	f7ff fd03 	bl	800471c <ld_dword>
 8004d16:	4b2a      	ldr	r3, [pc, #168]	; (8004dc0 <find_volume+0x2ec>)
 8004d18:	4298      	cmp	r0, r3
 8004d1a:	d109      	bne.n	8004d30 <find_volume+0x25c>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8004d1c:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8004d20:	f7ff fcfc 	bl	800471c <ld_dword>
 8004d24:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8004d26:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8004d2a:	f7ff fcf7 	bl	800471c <ld_dword>
 8004d2e:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8004d30:	4a24      	ldr	r2, [pc, #144]	; (8004dc4 <find_volume+0x2f0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 8004d32:	f884 9000 	strb.w	r9, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8004d36:	8813      	ldrh	r3, [r2, #0]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	8013      	strh	r3, [r2, #0]
 8004d3e:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004d40:	4b21      	ldr	r3, [pc, #132]	; (8004dc8 <find_volume+0x2f4>)
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	4294      	cmp	r4, r2
 8004d46:	bf04      	itt	eq
 8004d48:	2200      	moveq	r2, #0
 8004d4a:	601a      	streq	r2, [r3, #0]
 8004d4c:	691a      	ldr	r2, [r3, #16]
 8004d4e:	4294      	cmp	r4, r2
 8004d50:	f04f 0000 	mov.w	r0, #0
 8004d54:	f47f aee1 	bne.w	8004b1a <find_volume+0x46>
 8004d58:	6118      	str	r0, [r3, #16]
 8004d5a:	e6de      	b.n	8004b1a <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004d5c:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004d5e:	3501      	adds	r5, #1
 8004d60:	2d04      	cmp	r5, #4
 8004d62:	f47f af12 	bne.w	8004b8a <find_volume+0xb6>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004d66:	2804      	cmp	r0, #4
 8004d68:	d106      	bne.n	8004d78 <find_volume+0x2a4>
 8004d6a:	e6ec      	b.n	8004b46 <find_volume+0x72>
 8004d6c:	2804      	cmp	r0, #4
 8004d6e:	f43f aeea 	beq.w	8004b46 <find_volume+0x72>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8004d72:	2801      	cmp	r0, #1
 8004d74:	f67f af15 	bls.w	8004ba2 <find_volume+0xce>
 8004d78:	200d      	movs	r0, #13
 8004d7a:	e6ce      	b.n	8004b1a <find_volume+0x46>
		fmt = FS_FAT32;
 8004d7c:	f04f 0903 	mov.w	r9, #3
 8004d80:	e77b      	b.n	8004c7a <find_volume+0x1a6>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8004d82:	f1ba 0f00 	cmp.w	sl, #0
 8004d86:	d0f7      	beq.n	8004d78 <find_volume+0x2a4>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004d88:	f1b9 0f02 	cmp.w	r9, #2
 8004d8c:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8004d90:	bf18      	it	ne
 8004d92:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004d94:	443a      	add	r2, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004d96:	bf18      	it	ne
 8004d98:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004d9c:	62a2      	str	r2, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004d9e:	bf0c      	ite	eq
 8004da0:	4605      	moveq	r5, r0
 8004da2:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 8004da6:	e782      	b.n	8004cae <find_volume+0x1da>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004da8:	200b      	movs	r0, #11
 8004daa:	e6b6      	b.n	8004b1a <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004dac:	200c      	movs	r0, #12
 8004dae:	e6b4      	b.n	8004b1a <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8004db0:	4628      	mov	r0, r5
 8004db2:	e6b2      	b.n	8004b1a <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004db4:	2003      	movs	r0, #3
 8004db6:	e6b0      	b.n	8004b1a <find_volume+0x46>
 8004db8:	200000dc 	.word	0x200000dc
 8004dbc:	41615252 	.word	0x41615252
 8004dc0:	61417272 	.word	0x61417272
 8004dc4:	20000100 	.word	0x20000100
 8004dc8:	200000e0 	.word	0x200000e0

08004dcc <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004dcc:	2901      	cmp	r1, #1
{
 8004dce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd2:	4604      	mov	r4, r0
 8004dd4:	460d      	mov	r5, r1
 8004dd6:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004dd8:	f240 808a 	bls.w	8004ef0 <put_fat+0x124>
 8004ddc:	6983      	ldr	r3, [r0, #24]
 8004dde:	4299      	cmp	r1, r3
 8004de0:	f080 8086 	bcs.w	8004ef0 <put_fat+0x124>
		switch (fs->fs_type) {
 8004de4:	7803      	ldrb	r3, [r0, #0]
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d049      	beq.n	8004e7e <put_fat+0xb2>
 8004dea:	2b03      	cmp	r3, #3
 8004dec:	d060      	beq.n	8004eb0 <put_fat+0xe4>
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d17e      	bne.n	8004ef0 <put_fat+0x124>
			bc = (UINT)clst; bc += bc / 2;
 8004df2:	eb01 0a51 	add.w	sl, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004df6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004df8:	8983      	ldrh	r3, [r0, #12]
 8004dfa:	fbba f3f3 	udiv	r3, sl, r3
 8004dfe:	4419      	add	r1, r3
 8004e00:	f7ff fe0c 	bl	8004a1c <move_window>
 8004e04:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 8004e06:	bb78      	cbnz	r0, 8004e68 <put_fat+0x9c>
			p = fs->win + bc++ % SS(fs);
 8004e08:	89a3      	ldrh	r3, [r4, #12]
 8004e0a:	fbba f2f3 	udiv	r2, sl, r3
 8004e0e:	f104 0834 	add.w	r8, r4, #52	; 0x34
 8004e12:	fb03 a212 	mls	r2, r3, r2, sl
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004e16:	f015 0501 	ands.w	r5, r5, #1
 8004e1a:	bf1f      	itttt	ne
 8004e1c:	f818 3002 	ldrbne.w	r3, [r8, r2]
 8004e20:	f003 010f 	andne.w	r1, r3, #15
 8004e24:	013b      	lslne	r3, r7, #4
 8004e26:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8004e2a:	bf14      	ite	ne
 8004e2c:	430b      	orrne	r3, r1
 8004e2e:	b2fb      	uxtbeq	r3, r7
 8004e30:	f808 3002 	strb.w	r3, [r8, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004e34:	6a61      	ldr	r1, [r4, #36]	; 0x24
			fs->wflag = 1;
 8004e36:	2301      	movs	r3, #1
 8004e38:	70e3      	strb	r3, [r4, #3]
			p = fs->win + bc++ % SS(fs);
 8004e3a:	f10a 0901 	add.w	r9, sl, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004e3e:	89a3      	ldrh	r3, [r4, #12]
 8004e40:	fbb9 f3f3 	udiv	r3, r9, r3
 8004e44:	4620      	mov	r0, r4
 8004e46:	4419      	add	r1, r3
 8004e48:	f7ff fde8 	bl	8004a1c <move_window>
			if (res != FR_OK) break;
 8004e4c:	4606      	mov	r6, r0
 8004e4e:	b958      	cbnz	r0, 8004e68 <put_fat+0x9c>
			p = fs->win + bc % SS(fs);
 8004e50:	89a3      	ldrh	r3, [r4, #12]
 8004e52:	fbb9 f2f3 	udiv	r2, r9, r3
 8004e56:	fb03 9212 	mls	r2, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004e5a:	b145      	cbz	r5, 8004e6e <put_fat+0xa2>
 8004e5c:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8004e60:	f808 7002 	strb.w	r7, [r8, r2]
			fs->wflag = 1;
 8004e64:	2301      	movs	r3, #1
 8004e66:	70e3      	strb	r3, [r4, #3]
}
 8004e68:	4630      	mov	r0, r6
 8004e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004e6e:	f818 3002 	ldrb.w	r3, [r8, r2]
 8004e72:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8004e76:	f023 030f 	bic.w	r3, r3, #15
 8004e7a:	431f      	orrs	r7, r3
 8004e7c:	e7f0      	b.n	8004e60 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004e7e:	8983      	ldrh	r3, [r0, #12]
 8004e80:	085b      	lsrs	r3, r3, #1
 8004e82:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e86:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004e88:	4419      	add	r1, r3
 8004e8a:	f7ff fdc7 	bl	8004a1c <move_window>
			if (res != FR_OK) break;
 8004e8e:	4606      	mov	r6, r0
 8004e90:	2800      	cmp	r0, #0
 8004e92:	d1e9      	bne.n	8004e68 <put_fat+0x9c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8004e94:	89a1      	ldrh	r1, [r4, #12]
 8004e96:	006d      	lsls	r5, r5, #1
 8004e98:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004e9c:	fbb5 f3f1 	udiv	r3, r5, r1
 8004ea0:	fb01 5513 	mls	r5, r1, r3, r5
 8004ea4:	1953      	adds	r3, r2, r5
	*ptr++ = (BYTE)val; val >>= 8;
 8004ea6:	5557      	strb	r7, [r2, r5]
 8004ea8:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 8004eac:	705f      	strb	r7, [r3, #1]
 8004eae:	e7d9      	b.n	8004e64 <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004eb0:	8983      	ldrh	r3, [r0, #12]
 8004eb2:	089b      	lsrs	r3, r3, #2
 8004eb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eb8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004eba:	4419      	add	r1, r3
 8004ebc:	f7ff fdae 	bl	8004a1c <move_window>
			if (res != FR_OK) break;
 8004ec0:	4606      	mov	r6, r0
 8004ec2:	2800      	cmp	r0, #0
 8004ec4:	d1d0      	bne.n	8004e68 <put_fat+0x9c>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8004ec6:	89a1      	ldrh	r1, [r4, #12]
 8004ec8:	00ad      	lsls	r5, r5, #2
 8004eca:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8004ece:	fbb5 f2f1 	udiv	r2, r5, r1
 8004ed2:	fb01 5512 	mls	r5, r1, r2, r5
 8004ed6:	441d      	add	r5, r3
 8004ed8:	4628      	mov	r0, r5
 8004eda:	f7ff fc1f 	bl	800471c <ld_dword>
 8004ede:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 8004ee2:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8004ee6:	4339      	orrs	r1, r7
 8004ee8:	4628      	mov	r0, r5
 8004eea:	f7ff fc1f 	bl	800472c <st_dword>
 8004eee:	e7b9      	b.n	8004e64 <put_fat+0x98>
	FRESULT res = FR_INT_ERR;
 8004ef0:	2602      	movs	r6, #2
 8004ef2:	e7b9      	b.n	8004e68 <put_fat+0x9c>

08004ef4 <get_fat.isra.8>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004ef4:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 8004ef6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ef8:	4604      	mov	r4, r0
 8004efa:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004efc:	d968      	bls.n	8004fd0 <get_fat.isra.8+0xdc>
 8004efe:	6983      	ldr	r3, [r0, #24]
 8004f00:	4299      	cmp	r1, r3
 8004f02:	d265      	bcs.n	8004fd0 <get_fat.isra.8+0xdc>
		switch (fs->fs_type) {
 8004f04:	7803      	ldrb	r3, [r0, #0]
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d032      	beq.n	8004f70 <get_fat.isra.8+0x7c>
 8004f0a:	2b03      	cmp	r3, #3
 8004f0c:	d048      	beq.n	8004fa0 <get_fat.isra.8+0xac>
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d15e      	bne.n	8004fd0 <get_fat.isra.8+0xdc>
			bc = (UINT)clst; bc += bc / 2;
 8004f12:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f16:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004f18:	8983      	ldrh	r3, [r0, #12]
 8004f1a:	fbb5 f3f3 	udiv	r3, r5, r3
 8004f1e:	4419      	add	r1, r3
 8004f20:	f7ff fd7c 	bl	8004a1c <move_window>
 8004f24:	b110      	cbz	r0, 8004f2c <get_fat.isra.8+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004f26:	f04f 30ff 	mov.w	r0, #4294967295
 8004f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8004f2c:	89a1      	ldrh	r1, [r4, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 8004f30:	fbb5 f2f1 	udiv	r2, r5, r1
 8004f34:	fb01 5212 	mls	r2, r1, r2, r5
 8004f38:	4422      	add	r2, r4
 8004f3a:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f3c:	4620      	mov	r0, r4
 8004f3e:	fbb7 f1f1 	udiv	r1, r7, r1
 8004f42:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 8004f44:	f892 5034 	ldrb.w	r5, [r2, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f48:	f7ff fd68 	bl	8004a1c <move_window>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	d1ea      	bne.n	8004f26 <get_fat.isra.8+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004f50:	89a2      	ldrh	r2, [r4, #12]
 8004f52:	fbb7 f3f2 	udiv	r3, r7, r2
 8004f56:	fb02 7313 	mls	r3, r2, r3, r7
 8004f5a:	441c      	add	r4, r3
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004f5c:	07f3      	lsls	r3, r6, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8004f5e:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8004f62:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004f66:	bf4c      	ite	mi
 8004f68:	0900      	lsrmi	r0, r0, #4
 8004f6a:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8004f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004f70:	8983      	ldrh	r3, [r0, #12]
 8004f72:	085b      	lsrs	r3, r3, #1
 8004f74:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f78:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004f7a:	4419      	add	r1, r3
 8004f7c:	f7ff fd4e 	bl	8004a1c <move_window>
 8004f80:	2800      	cmp	r0, #0
 8004f82:	d1d0      	bne.n	8004f26 <get_fat.isra.8+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004f84:	89a1      	ldrh	r1, [r4, #12]
 8004f86:	0076      	lsls	r6, r6, #1
 8004f88:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004f8c:	fbb6 f3f1 	udiv	r3, r6, r1
 8004f90:	fb01 6613 	mls	r6, r1, r3, r6
 8004f94:	1993      	adds	r3, r2, r6
	rv = rv << 8 | ptr[0];
 8004f96:	5d90      	ldrb	r0, [r2, r6]
 8004f98:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004f9a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004fa0:	8983      	ldrh	r3, [r0, #12]
 8004fa2:	089b      	lsrs	r3, r3, #2
 8004fa4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fa8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004faa:	4419      	add	r1, r3
 8004fac:	f7ff fd36 	bl	8004a1c <move_window>
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	d1b8      	bne.n	8004f26 <get_fat.isra.8+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8004fb4:	89a2      	ldrh	r2, [r4, #12]
 8004fb6:	00b6      	lsls	r6, r6, #2
 8004fb8:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8004fbc:	fbb6 f3f2 	udiv	r3, r6, r2
 8004fc0:	fb02 6613 	mls	r6, r2, r3, r6
 8004fc4:	4430      	add	r0, r6
 8004fc6:	f7ff fba9 	bl	800471c <ld_dword>
 8004fca:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8004fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 8004fd0:	2001      	movs	r0, #1
}
 8004fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004fd4 <create_chain>:
{
 8004fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd8:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 8004fda:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8004fdc:	460f      	mov	r7, r1
 8004fde:	b971      	cbnz	r1, 8004ffe <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8004fe0:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004fe2:	b1f6      	cbz	r6, 8005022 <create_chain+0x4e>
 8004fe4:	69ab      	ldr	r3, [r5, #24]
 8004fe6:	429e      	cmp	r6, r3
 8004fe8:	bf28      	it	cs
 8004fea:	2601      	movcs	r6, #1
 8004fec:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004fee:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 8004ff0:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004ff2:	429c      	cmp	r4, r3
 8004ff4:	d318      	bcc.n	8005028 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8004ff6:	2e01      	cmp	r6, #1
 8004ff8:	d815      	bhi.n	8005026 <create_chain+0x52>
 8004ffa:	2400      	movs	r4, #0
 8004ffc:	e009      	b.n	8005012 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004ffe:	4628      	mov	r0, r5
 8005000:	f7ff ff78 	bl	8004ef4 <get_fat.isra.8>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005004:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005006:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005008:	d937      	bls.n	800507a <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800500a:	1c43      	adds	r3, r0, #1
 800500c:	d104      	bne.n	8005018 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800500e:	f04f 34ff 	mov.w	r4, #4294967295
}
 8005012:	4620      	mov	r0, r4
 8005014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005018:	69ab      	ldr	r3, [r5, #24]
 800501a:	4298      	cmp	r0, r3
 800501c:	d3f9      	bcc.n	8005012 <create_chain+0x3e>
 800501e:	463e      	mov	r6, r7
 8005020:	e7e4      	b.n	8004fec <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005022:	2601      	movs	r6, #1
 8005024:	e7e2      	b.n	8004fec <create_chain+0x18>
				ncl = 2;
 8005026:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005028:	4621      	mov	r1, r4
 800502a:	f8d8 0000 	ldr.w	r0, [r8]
 800502e:	f7ff ff61 	bl	8004ef4 <get_fat.isra.8>
			if (cs == 0) break;				/* Found a free cluster */
 8005032:	b130      	cbz	r0, 8005042 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005034:	2801      	cmp	r0, #1
 8005036:	d020      	beq.n	800507a <create_chain+0xa6>
 8005038:	3001      	adds	r0, #1
 800503a:	d0e8      	beq.n	800500e <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 800503c:	42b4      	cmp	r4, r6
 800503e:	d1d6      	bne.n	8004fee <create_chain+0x1a>
 8005040:	e7db      	b.n	8004ffa <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005042:	f04f 32ff 	mov.w	r2, #4294967295
 8005046:	4621      	mov	r1, r4
 8005048:	4628      	mov	r0, r5
 800504a:	f7ff febf 	bl	8004dcc <put_fat>
		if (res == FR_OK && clst != 0) {
 800504e:	b990      	cbnz	r0, 8005076 <create_chain+0xa2>
 8005050:	b957      	cbnz	r7, 8005068 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005052:	69aa      	ldr	r2, [r5, #24]
 8005054:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8005056:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005058:	3a02      	subs	r2, #2
 800505a:	4293      	cmp	r3, r2
 800505c:	d90f      	bls.n	800507e <create_chain+0xaa>
		fs->fsi_flag |= 1;
 800505e:	792b      	ldrb	r3, [r5, #4]
 8005060:	f043 0301 	orr.w	r3, r3, #1
 8005064:	712b      	strb	r3, [r5, #4]
 8005066:	e7d4      	b.n	8005012 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005068:	4622      	mov	r2, r4
 800506a:	4639      	mov	r1, r7
 800506c:	4628      	mov	r0, r5
 800506e:	f7ff fead 	bl	8004dcc <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005072:	2800      	cmp	r0, #0
 8005074:	d0ed      	beq.n	8005052 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005076:	2801      	cmp	r0, #1
 8005078:	d0c9      	beq.n	800500e <create_chain+0x3a>
 800507a:	2401      	movs	r4, #1
 800507c:	e7c9      	b.n	8005012 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800507e:	3b01      	subs	r3, #1
 8005080:	616b      	str	r3, [r5, #20]
 8005082:	e7ec      	b.n	800505e <create_chain+0x8a>

08005084 <remove_chain>:
{
 8005084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005086:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005088:	2d01      	cmp	r5, #1
{
 800508a:	4607      	mov	r7, r0
 800508c:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800508e:	d801      	bhi.n	8005094 <remove_chain+0x10>
 8005090:	2002      	movs	r0, #2
 8005092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8005094:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005096:	69a3      	ldr	r3, [r4, #24]
 8005098:	429d      	cmp	r5, r3
 800509a:	d2f9      	bcs.n	8005090 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800509c:	b12a      	cbz	r2, 80050aa <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800509e:	f04f 32ff 	mov.w	r2, #4294967295
 80050a2:	4620      	mov	r0, r4
 80050a4:	f7ff fe92 	bl	8004dcc <put_fat>
		if (res != FR_OK) return res;
 80050a8:	bb08      	cbnz	r0, 80050ee <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80050aa:	4629      	mov	r1, r5
 80050ac:	6838      	ldr	r0, [r7, #0]
 80050ae:	f7ff ff21 	bl	8004ef4 <get_fat.isra.8>
		if (nxt == 0) break;				/* Empty cluster? */
 80050b2:	4606      	mov	r6, r0
 80050b4:	b908      	cbnz	r0, 80050ba <remove_chain+0x36>
	return FR_OK;
 80050b6:	2000      	movs	r0, #0
 80050b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80050ba:	2801      	cmp	r0, #1
 80050bc:	d0e8      	beq.n	8005090 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80050be:	1c43      	adds	r3, r0, #1
 80050c0:	d014      	beq.n	80050ec <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80050c2:	2200      	movs	r2, #0
 80050c4:	4629      	mov	r1, r5
 80050c6:	4620      	mov	r0, r4
 80050c8:	f7ff fe80 	bl	8004dcc <put_fat>
			if (res != FR_OK) return res;
 80050cc:	b978      	cbnz	r0, 80050ee <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80050ce:	69a2      	ldr	r2, [r4, #24]
 80050d0:	6963      	ldr	r3, [r4, #20]
 80050d2:	1e91      	subs	r1, r2, #2
 80050d4:	428b      	cmp	r3, r1
 80050d6:	d205      	bcs.n	80050e4 <remove_chain+0x60>
			fs->free_clst++;
 80050d8:	3301      	adds	r3, #1
 80050da:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 80050dc:	7923      	ldrb	r3, [r4, #4]
 80050de:	f043 0301 	orr.w	r3, r3, #1
 80050e2:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80050e4:	4296      	cmp	r6, r2
 80050e6:	4635      	mov	r5, r6
 80050e8:	d3df      	bcc.n	80050aa <remove_chain+0x26>
 80050ea:	e7e4      	b.n	80050b6 <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80050ec:	2001      	movs	r0, #1
}
 80050ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080050f0 <dir_sdi.constprop.11>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80050f0:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80050f2:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 80050f4:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80050f6:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 80050f8:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80050fa:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80050fc:	b992      	cbnz	r2, 8005124 <dir_sdi.constprop.11+0x34>
 80050fe:	7823      	ldrb	r3, [r4, #0]
 8005100:	2b02      	cmp	r3, #2
 8005102:	d901      	bls.n	8005108 <dir_sdi.constprop.11+0x18>
		clst = fs->dirbase;
 8005104:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005106:	b973      	cbnz	r3, 8005126 <dir_sdi.constprop.11+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005108:	8923      	ldrh	r3, [r4, #8]
 800510a:	b90b      	cbnz	r3, 8005110 <dir_sdi.constprop.11+0x20>
 800510c:	2002      	movs	r0, #2
 800510e:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 8005110:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005112:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 8005114:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 8005116:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005118:	2b00      	cmp	r3, #0
 800511a:	d0f7      	beq.n	800510c <dir_sdi.constprop.11+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800511c:	3434      	adds	r4, #52	; 0x34
 800511e:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8005120:	2000      	movs	r0, #0
 8005122:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005124:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005126:	8961      	ldrh	r1, [r4, #10]
 8005128:	89a0      	ldrh	r0, [r4, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800512a:	4348      	muls	r0, r1
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800512c:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 800512e:	d10c      	bne.n	800514a <dir_sdi.constprop.11+0x5a>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005130:	4611      	mov	r1, r2
 8005132:	6828      	ldr	r0, [r5, #0]
 8005134:	f7ff fede 	bl	8004ef4 <get_fat.isra.8>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005138:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800513a:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800513c:	d00b      	beq.n	8005156 <dir_sdi.constprop.11+0x66>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800513e:	2801      	cmp	r0, #1
 8005140:	d9e4      	bls.n	800510c <dir_sdi.constprop.11+0x1c>
 8005142:	69a3      	ldr	r3, [r4, #24]
 8005144:	4298      	cmp	r0, r3
 8005146:	d3f3      	bcc.n	8005130 <dir_sdi.constprop.11+0x40>
 8005148:	e7e0      	b.n	800510c <dir_sdi.constprop.11+0x1c>
		dp->sect = clust2sect(fs, clst);
 800514a:	4619      	mov	r1, r3
 800514c:	4620      	mov	r0, r4
 800514e:	f7ff fb7d 	bl	800484c <clust2sect>
 8005152:	61e8      	str	r0, [r5, #28]
 8005154:	e7de      	b.n	8005114 <dir_sdi.constprop.11+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005156:	2001      	movs	r0, #1
}
 8005158:	bd38      	pop	{r3, r4, r5, pc}

0800515a <dir_next>:
{
 800515a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800515e:	69c3      	ldr	r3, [r0, #28]
{
 8005160:	4605      	mov	r5, r0
 8005162:	4688      	mov	r8, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005164:	b1b3      	cbz	r3, 8005194 <dir_next+0x3a>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005166:	6947      	ldr	r7, [r0, #20]
 8005168:	3720      	adds	r7, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800516a:	f5b7 1f00 	cmp.w	r7, #2097152	; 0x200000
 800516e:	d211      	bcs.n	8005194 <dir_next+0x3a>
	FATFS *fs = dp->obj.fs;
 8005170:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005172:	89a2      	ldrh	r2, [r4, #12]
 8005174:	fbb7 f0f2 	udiv	r0, r7, r2
 8005178:	fb02 7210 	mls	r2, r2, r0, r7
 800517c:	2a00      	cmp	r2, #0
 800517e:	d14f      	bne.n	8005220 <dir_next+0xc6>
		if (!dp->clust) {		/* Static table */
 8005180:	69a9      	ldr	r1, [r5, #24]
		dp->sect++;				/* Next sector */
 8005182:	3301      	adds	r3, #1
 8005184:	61eb      	str	r3, [r5, #28]
		if (!dp->clust) {		/* Static table */
 8005186:	b941      	cbnz	r1, 800519a <dir_next+0x40>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005188:	8923      	ldrh	r3, [r4, #8]
 800518a:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 800518e:	d847      	bhi.n	8005220 <dir_next+0xc6>
				dp->sect = 0; return FR_NO_FILE;
 8005190:	2300      	movs	r3, #0
 8005192:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005194:	2004      	movs	r0, #4
 8005196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800519a:	8963      	ldrh	r3, [r4, #10]
 800519c:	3b01      	subs	r3, #1
 800519e:	4203      	tst	r3, r0
 80051a0:	d13e      	bne.n	8005220 <dir_next+0xc6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80051a2:	4620      	mov	r0, r4
 80051a4:	f7ff fea6 	bl	8004ef4 <get_fat.isra.8>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80051a8:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80051aa:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80051ac:	d802      	bhi.n	80051b4 <dir_next+0x5a>
 80051ae:	2002      	movs	r0, #2
 80051b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80051b4:	1c42      	adds	r2, r0, #1
 80051b6:	d102      	bne.n	80051be <dir_next+0x64>
 80051b8:	2001      	movs	r0, #1
 80051ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80051be:	69a3      	ldr	r3, [r4, #24]
 80051c0:	4298      	cmp	r0, r3
 80051c2:	d327      	bcc.n	8005214 <dir_next+0xba>
					if (!stretch) {								/* If no stretch, report EOT */
 80051c4:	f1b8 0f00 	cmp.w	r8, #0
 80051c8:	d0e2      	beq.n	8005190 <dir_next+0x36>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80051ca:	69a9      	ldr	r1, [r5, #24]
 80051cc:	4628      	mov	r0, r5
 80051ce:	f7ff ff01 	bl	8004fd4 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80051d2:	4606      	mov	r6, r0
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d03d      	beq.n	8005254 <dir_next+0xfa>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80051d8:	2801      	cmp	r0, #1
 80051da:	d0e8      	beq.n	80051ae <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d0eb      	beq.n	80051b8 <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80051e0:	4620      	mov	r0, r4
 80051e2:	f7ff fbcb 	bl	800497c <sync_window>
 80051e6:	4680      	mov	r8, r0
 80051e8:	2800      	cmp	r0, #0
 80051ea:	d1e5      	bne.n	80051b8 <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80051ec:	4601      	mov	r1, r0
 80051ee:	89a2      	ldrh	r2, [r4, #12]
 80051f0:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80051f4:	f7ff faa2 	bl	800473c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80051f8:	4631      	mov	r1, r6
 80051fa:	4620      	mov	r0, r4
 80051fc:	f7ff fb26 	bl	800484c <clust2sect>
						fs->wflag = 1;
 8005200:	f04f 0901 	mov.w	r9, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005204:	6320      	str	r0, [r4, #48]	; 0x30
 8005206:	8963      	ldrh	r3, [r4, #10]
 8005208:	4598      	cmp	r8, r3
 800520a:	d316      	bcc.n	800523a <dir_next+0xe0>
					fs->winsect -= n;							/* Restore window offset */
 800520c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800520e:	eba3 0308 	sub.w	r3, r3, r8
 8005212:	6323      	str	r3, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8005214:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8005216:	4631      	mov	r1, r6
 8005218:	4620      	mov	r0, r4
 800521a:	f7ff fb17 	bl	800484c <clust2sect>
 800521e:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005220:	89a1      	ldrh	r1, [r4, #12]
	dp->dptr = ofs;						/* Current entry */
 8005222:	616f      	str	r7, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005224:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8005228:	fbb7 f2f1 	udiv	r2, r7, r1
 800522c:	fb01 7712 	mls	r7, r1, r2, r7
 8005230:	441f      	add	r7, r3
 8005232:	622f      	str	r7, [r5, #32]
	return FR_OK;
 8005234:	2000      	movs	r0, #0
 8005236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						fs->wflag = 1;
 800523a:	f884 9003 	strb.w	r9, [r4, #3]
 800523e:	4620      	mov	r0, r4
 8005240:	f7ff fb79 	bl	8004936 <sync_window.part.4>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005244:	2800      	cmp	r0, #0
 8005246:	d1b7      	bne.n	80051b8 <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005248:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800524a:	3301      	adds	r3, #1
 800524c:	f108 0801 	add.w	r8, r8, #1
 8005250:	6323      	str	r3, [r4, #48]	; 0x30
 8005252:	e7d8      	b.n	8005206 <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005254:	2007      	movs	r0, #7
}
 8005256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

0800525c <follow_path>:
{
 800525c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8005260:	6806      	ldr	r6, [r0, #0]
{
 8005262:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005264:	780b      	ldrb	r3, [r1, #0]
 8005266:	2b2f      	cmp	r3, #47	; 0x2f
 8005268:	460d      	mov	r5, r1
 800526a:	f101 0101 	add.w	r1, r1, #1
 800526e:	d0f9      	beq.n	8005264 <follow_path+0x8>
 8005270:	2b5c      	cmp	r3, #92	; 0x5c
 8005272:	d0f7      	beq.n	8005264 <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 8005274:	2300      	movs	r3, #0
 8005276:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005278:	782b      	ldrb	r3, [r5, #0]
 800527a:	2b1f      	cmp	r3, #31
 800527c:	d959      	bls.n	8005332 <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800527e:	f8df 8160 	ldr.w	r8, [pc, #352]	; 80053e0 <follow_path+0x184>
	p = *path; sfn = dp->fn;
 8005282:	f104 0724 	add.w	r7, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 8005286:	220b      	movs	r2, #11
 8005288:	2120      	movs	r1, #32
 800528a:	4638      	mov	r0, r7
 800528c:	f7ff fa56 	bl	800473c <mem_set>
	si = i = 0; ni = 8;
 8005290:	2200      	movs	r2, #0
 8005292:	f105 3eff 	add.w	lr, r5, #4294967295
 8005296:	4611      	mov	r1, r2
 8005298:	2008      	movs	r0, #8
		c = (BYTE)p[si++];
 800529a:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 800529e:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 80052a0:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 80052a4:	d90b      	bls.n	80052be <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80052a6:	2b2f      	cmp	r3, #47	; 0x2f
 80052a8:	d14b      	bne.n	8005342 <follow_path+0xe6>
 80052aa:	1868      	adds	r0, r5, r1
 80052ac:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80052ae:	f810 eb01 	ldrb.w	lr, [r0], #1
 80052b2:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 80052b6:	d0f9      	beq.n	80052ac <follow_path+0x50>
 80052b8:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 80052bc:	d0f6      	beq.n	80052ac <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 80052be:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80052c0:	2a00      	cmp	r2, #0
 80052c2:	d054      	beq.n	800536e <follow_path+0x112>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80052c4:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	FATFS *fs = dp->obj.fs;
 80052c8:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80052cc:	2ae5      	cmp	r2, #229	; 0xe5
 80052ce:	bf04      	itt	eq
 80052d0:	2205      	moveq	r2, #5
 80052d2:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80052d6:	2b21      	cmp	r3, #33	; 0x21
 80052d8:	bf34      	ite	cc
 80052da:	2304      	movcc	r3, #4
 80052dc:	2300      	movcs	r3, #0
 80052de:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80052e2:	4620      	mov	r0, r4
 80052e4:	f7ff ff04 	bl	80050f0 <dir_sdi.constprop.11>
	if (res != FR_OK) return res;
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d145      	bne.n	8005378 <follow_path+0x11c>
		res = move_window(fs, dp->sect);
 80052ec:	69e1      	ldr	r1, [r4, #28]
 80052ee:	4648      	mov	r0, r9
 80052f0:	f7ff fb94 	bl	8004a1c <move_window>
		if (res != FR_OK) break;
 80052f4:	2800      	cmp	r0, #0
 80052f6:	d13f      	bne.n	8005378 <follow_path+0x11c>
		c = dp->dir[DIR_Name];
 80052f8:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80052fa:	781a      	ldrb	r2, [r3, #0]
 80052fc:	2a00      	cmp	r2, #0
 80052fe:	d046      	beq.n	800538e <follow_path+0x132>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8005300:	7ada      	ldrb	r2, [r3, #11]
 8005302:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005306:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005308:	7ada      	ldrb	r2, [r3, #11]
 800530a:	0711      	lsls	r1, r2, #28
 800530c:	d40c      	bmi.n	8005328 <follow_path+0xcc>
 800530e:	f103 0e0b 	add.w	lr, r3, #11
 8005312:	4639      	mov	r1, r7
		r = *d++ - *s++;
 8005314:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005318:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 800531c:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 800531e:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 8005322:	d027      	beq.n	8005374 <follow_path+0x118>
 8005324:	2a00      	cmp	r2, #0
 8005326:	d0f5      	beq.n	8005314 <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 8005328:	2100      	movs	r1, #0
 800532a:	4620      	mov	r0, r4
 800532c:	f7ff ff15 	bl	800515a <dir_next>
 8005330:	e7da      	b.n	80052e8 <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 8005332:	2380      	movs	r3, #128	; 0x80
 8005334:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8005338:	4620      	mov	r0, r4
}
 800533a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 800533e:	f7ff bed7 	b.w	80050f0 <dir_sdi.constprop.11>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8005342:	2b5c      	cmp	r3, #92	; 0x5c
 8005344:	d0b1      	beq.n	80052aa <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8005346:	2b2e      	cmp	r3, #46	; 0x2e
 8005348:	d039      	beq.n	80053be <follow_path+0x162>
 800534a:	4290      	cmp	r0, r2
 800534c:	d90f      	bls.n	800536e <follow_path+0x112>
		if (c >= 0x80) {				/* Extended character? */
 800534e:	f013 0f80 	tst.w	r3, #128	; 0x80
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005352:	bf18      	it	ne
 8005354:	3b80      	subne	r3, #128	; 0x80
 8005356:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80053e4 <follow_path+0x188>
 800535a:	bf18      	it	ne
 800535c:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 8005360:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 8005364:	f1bc 0f00 	cmp.w	ip, #0
 8005368:	d02e      	beq.n	80053c8 <follow_path+0x16c>
 800536a:	4563      	cmp	r3, ip
 800536c:	d1f8      	bne.n	8005360 <follow_path+0x104>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800536e:	2006      	movs	r0, #6
	return res;
 8005370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005374:	2a00      	cmp	r2, #0
 8005376:	d1d7      	bne.n	8005328 <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 8005378:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 800537c:	b148      	cbz	r0, 8005392 <follow_path+0x136>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800537e:	2804      	cmp	r0, #4
 8005380:	d12c      	bne.n	80053dc <follow_path+0x180>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005382:	f013 0f04 	tst.w	r3, #4
 8005386:	bf08      	it	eq
 8005388:	2005      	moveq	r0, #5
 800538a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800538e:	2004      	movs	r0, #4
 8005390:	e7f2      	b.n	8005378 <follow_path+0x11c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005392:	075a      	lsls	r2, r3, #29
 8005394:	d422      	bmi.n	80053dc <follow_path+0x180>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8005396:	79a3      	ldrb	r3, [r4, #6]
 8005398:	06db      	lsls	r3, r3, #27
 800539a:	d50d      	bpl.n	80053b8 <follow_path+0x15c>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800539c:	89b2      	ldrh	r2, [r6, #12]
 800539e:	6960      	ldr	r0, [r4, #20]
 80053a0:	fbb0 f3f2 	udiv	r3, r0, r2
 80053a4:	f106 0134 	add.w	r1, r6, #52	; 0x34
 80053a8:	fb02 0313 	mls	r3, r2, r3, r0
 80053ac:	4419      	add	r1, r3
 80053ae:	7830      	ldrb	r0, [r6, #0]
 80053b0:	f7ff faa7 	bl	8004902 <ld_clust.isra.1>
 80053b4:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80053b6:	e764      	b.n	8005282 <follow_path+0x26>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80053b8:	2005      	movs	r0, #5
 80053ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80053be:	280b      	cmp	r0, #11
 80053c0:	d0d5      	beq.n	800536e <follow_path+0x112>
			i = 8; ni = 11;				/* Goto extension */
 80053c2:	2208      	movs	r2, #8
 80053c4:	200b      	movs	r0, #11
 80053c6:	e768      	b.n	800529a <follow_path+0x3e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80053c8:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 80053cc:	f1bc 0f19 	cmp.w	ip, #25
 80053d0:	d801      	bhi.n	80053d6 <follow_path+0x17a>
 80053d2:	3b20      	subs	r3, #32
 80053d4:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 80053d6:	54bb      	strb	r3, [r7, r2]
 80053d8:	3201      	adds	r2, #1
 80053da:	e75e      	b.n	800529a <follow_path+0x3e>
}
 80053dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053e0:	08007f85 	.word	0x08007f85
 80053e4:	08008004 	.word	0x08008004

080053e8 <dir_register>:
{
 80053e8:	b570      	push	{r4, r5, r6, lr}
 80053ea:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 80053ec:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 80053ee:	f7ff fe7f 	bl	80050f0 <dir_sdi.constprop.11>
	if (res == FR_OK) {
 80053f2:	4604      	mov	r4, r0
 80053f4:	bb28      	cbnz	r0, 8005442 <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 80053f6:	69e9      	ldr	r1, [r5, #28]
 80053f8:	4630      	mov	r0, r6
 80053fa:	f7ff fb0f 	bl	8004a1c <move_window>
			if (res != FR_OK) break;
 80053fe:	4604      	mov	r4, r0
 8005400:	b9f8      	cbnz	r0, 8005442 <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005402:	6a2b      	ldr	r3, [r5, #32]
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	2be5      	cmp	r3, #229	; 0xe5
 8005408:	d114      	bne.n	8005434 <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 800540a:	69e9      	ldr	r1, [r5, #28]
 800540c:	4630      	mov	r0, r6
 800540e:	f7ff fb05 	bl	8004a1c <move_window>
		if (res == FR_OK) {
 8005412:	4604      	mov	r4, r0
 8005414:	b960      	cbnz	r0, 8005430 <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005416:	4601      	mov	r1, r0
 8005418:	2220      	movs	r2, #32
 800541a:	6a28      	ldr	r0, [r5, #32]
 800541c:	f7ff f98e 	bl	800473c <mem_set>
 8005420:	220b      	movs	r2, #11
 8005422:	f105 0124 	add.w	r1, r5, #36	; 0x24
 8005426:	6a28      	ldr	r0, [r5, #32]
 8005428:	f7ff fa62 	bl	80048f0 <mem_cpy.part.0>
			fs->wflag = 1;
 800542c:	2301      	movs	r3, #1
 800542e:	70f3      	strb	r3, [r6, #3]
}
 8005430:	4620      	mov	r0, r4
 8005432:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005434:	2b00      	cmp	r3, #0
 8005436:	d0e8      	beq.n	800540a <dir_register+0x22>
			res = dir_next(dp, 1);
 8005438:	2101      	movs	r1, #1
 800543a:	4628      	mov	r0, r5
 800543c:	f7ff fe8d 	bl	800515a <dir_next>
 8005440:	e7d7      	b.n	80053f2 <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005442:	2c04      	cmp	r4, #4
 8005444:	bf08      	it	eq
 8005446:	2407      	moveq	r4, #7
 8005448:	e7f2      	b.n	8005430 <dir_register+0x48>
	...

0800544c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800544c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800544e:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8005450:	a804      	add	r0, sp, #16
{
 8005452:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8005454:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 8005458:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800545a:	f7ff fa16 	bl	800488a <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800545e:	1e05      	subs	r5, r0, #0
 8005460:	db1f      	blt.n	80054a2 <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005462:	4912      	ldr	r1, [pc, #72]	; (80054ac <f_mount+0x60>)
 8005464:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8005468:	b15c      	cbz	r4, 8005482 <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800546a:	4b11      	ldr	r3, [pc, #68]	; (80054b0 <f_mount+0x64>)
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	4294      	cmp	r4, r2
 8005470:	bf04      	itt	eq
 8005472:	2200      	moveq	r2, #0
 8005474:	601a      	streq	r2, [r3, #0]
 8005476:	691a      	ldr	r2, [r3, #16]
 8005478:	2000      	movs	r0, #0
 800547a:	4294      	cmp	r4, r2
 800547c:	bf08      	it	eq
 800547e:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005480:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 8005482:	9801      	ldr	r0, [sp, #4]
 8005484:	b108      	cbz	r0, 800548a <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 8005486:	2300      	movs	r3, #0
 8005488:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800548a:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800548e:	b130      	cbz	r0, 800549e <f_mount+0x52>
 8005490:	2e01      	cmp	r6, #1
 8005492:	d108      	bne.n	80054a6 <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8005494:	2200      	movs	r2, #0
 8005496:	a901      	add	r1, sp, #4
 8005498:	4668      	mov	r0, sp
 800549a:	f7ff fb1b 	bl	8004ad4 <find_volume>
	LEAVE_FF(fs, res);
}
 800549e:	b004      	add	sp, #16
 80054a0:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 80054a2:	200b      	movs	r0, #11
 80054a4:	e7fb      	b.n	800549e <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80054a6:	2000      	movs	r0, #0
 80054a8:	e7f9      	b.n	800549e <f_mount+0x52>
 80054aa:	bf00      	nop
 80054ac:	200000dc 	.word	0x200000dc
 80054b0:	200000e0 	.word	0x200000e0

080054b4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80054b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054b8:	b090      	sub	sp, #64	; 0x40
 80054ba:	4690      	mov	r8, r2
 80054bc:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80054be:	4604      	mov	r4, r0
 80054c0:	2800      	cmp	r0, #0
 80054c2:	f000 80d1 	beq.w	8005668 <f_open+0x1b4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80054c6:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 80054ca:	462a      	mov	r2, r5
 80054cc:	a903      	add	r1, sp, #12
 80054ce:	a801      	add	r0, sp, #4
 80054d0:	f7ff fb00 	bl	8004ad4 <find_volume>
	if (res == FR_OK) {
 80054d4:	4607      	mov	r7, r0
 80054d6:	bb38      	cbnz	r0, 8005528 <f_open+0x74>
		dj.obj.fs = fs;
 80054d8:	ae10      	add	r6, sp, #64	; 0x40
 80054da:	9b03      	ldr	r3, [sp, #12]
 80054dc:	f846 3d30 	str.w	r3, [r6, #-48]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80054e0:	9901      	ldr	r1, [sp, #4]
 80054e2:	4630      	mov	r0, r6
 80054e4:	f7ff feba 	bl	800525c <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80054e8:	b958      	cbnz	r0, 8005502 <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80054ea:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	db1e      	blt.n	8005530 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80054f2:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 80054f6:	bf14      	ite	ne
 80054f8:	2101      	movne	r1, #1
 80054fa:	2100      	moveq	r1, #0
 80054fc:	4630      	mov	r0, r6
 80054fe:	f7ff f923 	bl	8004748 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8005502:	f018 0f1c 	tst.w	r8, #28
 8005506:	d073      	beq.n	80055f0 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 8005508:	b1a0      	cbz	r0, 8005534 <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800550a:	2804      	cmp	r0, #4
 800550c:	d109      	bne.n	8005522 <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800550e:	4b73      	ldr	r3, [pc, #460]	; (80056dc <f_open+0x228>)
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	2a00      	cmp	r2, #0
 8005514:	f000 80de 	beq.w	80056d4 <f_open+0x220>
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	2b00      	cmp	r3, #0
 800551c:	f000 80da 	beq.w	80056d4 <f_open+0x220>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8005520:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8005522:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005526:	b170      	cbz	r0, 8005546 <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8005528:	2300      	movs	r3, #0
 800552a:	6023      	str	r3, [r4, #0]
 800552c:	4607      	mov	r7, r0
 800552e:	e095      	b.n	800565c <f_open+0x1a8>
				res = FR_INVALID_NAME;
 8005530:	2006      	movs	r0, #6
 8005532:	e7e6      	b.n	8005502 <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8005534:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8005538:	f013 0f11 	tst.w	r3, #17
 800553c:	d163      	bne.n	8005606 <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800553e:	f018 0f04 	tst.w	r8, #4
 8005542:	f040 80c1 	bne.w	80056c8 <f_open+0x214>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005546:	0728      	lsls	r0, r5, #28
 8005548:	d53c      	bpl.n	80055c4 <f_open+0x110>
				dw = GET_FATTIME();
 800554a:	f000 fb31 	bl	8005bb0 <get_fattime>
 800554e:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8005550:	4601      	mov	r1, r0
 8005552:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005554:	300e      	adds	r0, #14
 8005556:	f7ff f8e9 	bl	800472c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800555a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800555c:	4611      	mov	r1, r2
 800555e:	3016      	adds	r0, #22
 8005560:	f7ff f8e4 	bl	800472c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8005564:	9b0c      	ldr	r3, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8005566:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800556a:	2220      	movs	r2, #32
 800556c:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800556e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005572:	f899 0000 	ldrb.w	r0, [r9]
 8005576:	4651      	mov	r1, sl
 8005578:	f7ff f9c3 	bl	8004902 <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800557c:	2200      	movs	r2, #0
 800557e:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8005580:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8005582:	4648      	mov	r0, r9
 8005584:	f7ff f9cb 	bl	800491e <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8005588:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 800558a:	2200      	movs	r2, #0
 800558c:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800558e:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8005590:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8005592:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8005594:	9b03      	ldr	r3, [sp, #12]
 8005596:	2101      	movs	r1, #1
 8005598:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 800559a:	f1b8 0f00 	cmp.w	r8, #0
 800559e:	d011      	beq.n	80055c4 <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 80055a0:	4641      	mov	r1, r8
 80055a2:	4630      	mov	r0, r6
						dw = fs->winsect;
 80055a4:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 80055a8:	f7ff fd6c 	bl	8005084 <remove_chain>
						if (res == FR_OK) {
 80055ac:	2800      	cmp	r0, #0
 80055ae:	d1bb      	bne.n	8005528 <f_open+0x74>
							res = move_window(fs, dw);
 80055b0:	4649      	mov	r1, r9
 80055b2:	9803      	ldr	r0, [sp, #12]
 80055b4:	f7ff fa32 	bl	8004a1c <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80055b8:	9a03      	ldr	r2, [sp, #12]
 80055ba:	f108 33ff 	add.w	r3, r8, #4294967295
 80055be:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 80055c0:	2800      	cmp	r0, #0
 80055c2:	d1b1      	bne.n	8005528 <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80055c4:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80055c6:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80055c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ca:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 80055cc:	bf48      	it	mi
 80055ce:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80055d2:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 80055d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055d8:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80055da:	bf14      	ite	ne
 80055dc:	2101      	movne	r1, #1
 80055de:	2100      	moveq	r1, #0
 80055e0:	4630      	mov	r0, r6
 80055e2:	f7ff f8df 	bl	80047a4 <inc_lock>
 80055e6:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80055e8:	2800      	cmp	r0, #0
 80055ea:	d13f      	bne.n	800566c <f_open+0x1b8>
 80055ec:	2002      	movs	r0, #2
 80055ee:	e79b      	b.n	8005528 <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 80055f0:	2800      	cmp	r0, #0
 80055f2:	d199      	bne.n	8005528 <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80055f4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80055f8:	06da      	lsls	r2, r3, #27
 80055fa:	d467      	bmi.n	80056cc <f_open+0x218>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80055fc:	f018 0f02 	tst.w	r8, #2
 8005600:	d0e0      	beq.n	80055c4 <f_open+0x110>
 8005602:	07db      	lsls	r3, r3, #31
 8005604:	d5de      	bpl.n	80055c4 <f_open+0x110>
					res = FR_DENIED;
 8005606:	2007      	movs	r0, #7
 8005608:	e78e      	b.n	8005528 <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 800560a:	6820      	ldr	r0, [r4, #0]
 800560c:	f7ff fc72 	bl	8004ef4 <get_fat.isra.8>
					if (clst <= 1) res = FR_INT_ERR;
 8005610:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8005612:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8005614:	d926      	bls.n	8005664 <f_open+0x1b0>
 8005616:	1c42      	adds	r2, r0, #1
 8005618:	4250      	negs	r0, r2
 800561a:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800561c:	eba5 0508 	sub.w	r5, r5, r8
 8005620:	2800      	cmp	r0, #0
 8005622:	d04d      	beq.n	80056c0 <f_open+0x20c>
				fp->clust = clst;
 8005624:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8005626:	2800      	cmp	r0, #0
 8005628:	f47f af7e 	bne.w	8005528 <f_open+0x74>
 800562c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005630:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005634:	fbb5 f2f3 	udiv	r2, r5, r3
 8005638:	fb03 5512 	mls	r5, r3, r2, r5
 800563c:	b175      	cbz	r5, 800565c <f_open+0x1a8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800563e:	4640      	mov	r0, r8
 8005640:	f7ff f904 	bl	800484c <clust2sect>
 8005644:	2800      	cmp	r0, #0
 8005646:	d0d1      	beq.n	80055ec <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8005648:	4402      	add	r2, r0
 800564a:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800564c:	2301      	movs	r3, #1
 800564e:	4631      	mov	r1, r6
 8005650:	f898 0001 	ldrb.w	r0, [r8, #1]
 8005654:	f7ff f838 	bl	80046c8 <disk_read>
 8005658:	2800      	cmp	r0, #0
 800565a:	d139      	bne.n	80056d0 <f_open+0x21c>

	LEAVE_FF(fs, res);
}
 800565c:	4638      	mov	r0, r7
 800565e:	b010      	add	sp, #64	; 0x40
 8005660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 8005664:	2002      	movs	r0, #2
 8005666:	e7d9      	b.n	800561c <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 8005668:	2709      	movs	r7, #9
 800566a:	e7f7      	b.n	800565c <f_open+0x1a8>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800566c:	9e03      	ldr	r6, [sp, #12]
 800566e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8005672:	7830      	ldrb	r0, [r6, #0]
 8005674:	4641      	mov	r1, r8
 8005676:	f7ff f944 	bl	8004902 <ld_clust.isra.1>
 800567a:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800567c:	f108 001c 	add.w	r0, r8, #28
 8005680:	f7ff f84c 	bl	800471c <ld_dword>
			fp->obj.id = fs->id;
 8005684:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8005686:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8005688:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800568a:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800568e:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 8005690:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8005692:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 8005694:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 8005696:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8005698:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800569a:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800569c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056a0:	4630      	mov	r0, r6
 80056a2:	f7ff f84b 	bl	800473c <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80056a6:	06ab      	lsls	r3, r5, #26
 80056a8:	d5d8      	bpl.n	800565c <f_open+0x1a8>
 80056aa:	68e5      	ldr	r5, [r4, #12]
 80056ac:	2d00      	cmp	r5, #0
 80056ae:	d0d5      	beq.n	800565c <f_open+0x1a8>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80056b0:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80056b2:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80056b4:	895a      	ldrh	r2, [r3, #10]
 80056b6:	f8b3 800c 	ldrh.w	r8, [r3, #12]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80056ba:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80056bc:	fb08 f802 	mul.w	r8, r8, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80056c0:	45a8      	cmp	r8, r5
 80056c2:	d3a2      	bcc.n	800560a <f_open+0x156>
 80056c4:	2000      	movs	r0, #0
 80056c6:	e7ad      	b.n	8005624 <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80056c8:	2008      	movs	r0, #8
 80056ca:	e72d      	b.n	8005528 <f_open+0x74>
					res = FR_NO_FILE;
 80056cc:	2004      	movs	r0, #4
 80056ce:	e72b      	b.n	8005528 <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80056d0:	2001      	movs	r0, #1
 80056d2:	e729      	b.n	8005528 <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80056d4:	4630      	mov	r0, r6
 80056d6:	f7ff fe87 	bl	80053e8 <dir_register>
 80056da:	e722      	b.n	8005522 <f_open+0x6e>
 80056dc:	200000e0 	.word	0x200000e0

080056e0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80056e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056e4:	469b      	mov	fp, r3
 80056e6:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 80056e8:	2300      	movs	r3, #0
{
 80056ea:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 80056ec:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80056f0:	a903      	add	r1, sp, #12
{
 80056f2:	4604      	mov	r4, r0
 80056f4:	4690      	mov	r8, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80056f6:	f7ff f8e0 	bl	80048ba <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80056fa:	4605      	mov	r5, r0
 80056fc:	2800      	cmp	r0, #0
 80056fe:	d132      	bne.n	8005766 <f_write+0x86>
 8005700:	7d65      	ldrb	r5, [r4, #21]
 8005702:	bb85      	cbnz	r5, 8005766 <f_write+0x86>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8005704:	7d23      	ldrb	r3, [r4, #20]
 8005706:	079a      	lsls	r2, r3, #30
 8005708:	f140 80be 	bpl.w	8005888 <f_write+0x1a8>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800570c:	69a3      	ldr	r3, [r4, #24]
 800570e:	eb13 0f08 	cmn.w	r3, r8
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8005712:	bf28      	it	cs
 8005714:	ea6f 0803 	mvncs.w	r8, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8005718:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800571c:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 800571e:	f1b8 0f00 	cmp.w	r8, #0
 8005722:	d01c      	beq.n	800575e <f_write+0x7e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8005724:	9803      	ldr	r0, [sp, #12]
 8005726:	69a1      	ldr	r1, [r4, #24]
 8005728:	8983      	ldrh	r3, [r0, #12]
 800572a:	fbb1 f2f3 	udiv	r2, r1, r3
 800572e:	fb03 1312 	mls	r3, r3, r2, r1
 8005732:	2b00      	cmp	r3, #0
 8005734:	f040 8091 	bne.w	800585a <f_write+0x17a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8005738:	8943      	ldrh	r3, [r0, #10]
 800573a:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 800573c:	4013      	ands	r3, r2
 800573e:	9301      	str	r3, [sp, #4]
 8005740:	d124      	bne.n	800578c <f_write+0xac>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8005742:	b931      	cbnz	r1, 8005752 <f_write+0x72>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8005744:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8005746:	b9a0      	cbnz	r0, 8005772 <f_write+0x92>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8005748:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800574a:	4620      	mov	r0, r4
 800574c:	f7ff fc42 	bl	8004fd4 <create_chain>
 8005750:	e004      	b.n	800575c <f_write+0x7c>
					if (fp->cltbl) {
 8005752:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005754:	b15b      	cbz	r3, 800576e <f_write+0x8e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8005756:	4620      	mov	r0, r4
 8005758:	f7ff f883 	bl	8004862 <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800575c:	b948      	cbnz	r0, 8005772 <f_write+0x92>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800575e:	7d23      	ldrb	r3, [r4, #20]
 8005760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005764:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 8005766:	4628      	mov	r0, r5
 8005768:	b005      	add	sp, #20
 800576a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800576e:	69e1      	ldr	r1, [r4, #28]
 8005770:	e7eb      	b.n	800574a <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8005772:	2801      	cmp	r0, #1
 8005774:	d102      	bne.n	800577c <f_write+0x9c>
 8005776:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8005778:	7565      	strb	r5, [r4, #21]
 800577a:	e7f4      	b.n	8005766 <f_write+0x86>
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	d101      	bne.n	8005784 <f_write+0xa4>
 8005780:	2501      	movs	r5, #1
 8005782:	e7f9      	b.n	8005778 <f_write+0x98>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8005784:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8005786:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8005788:	b903      	cbnz	r3, 800578c <f_write+0xac>
 800578a:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800578c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8005790:	2b00      	cmp	r3, #0
 8005792:	da0c      	bge.n	80057ae <f_write+0xce>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005794:	9803      	ldr	r0, [sp, #12]
 8005796:	6a22      	ldr	r2, [r4, #32]
 8005798:	9900      	ldr	r1, [sp, #0]
 800579a:	7840      	ldrb	r0, [r0, #1]
 800579c:	2301      	movs	r3, #1
 800579e:	f7fe ffa1 	bl	80046e4 <disk_write>
 80057a2:	2800      	cmp	r0, #0
 80057a4:	d1ec      	bne.n	8005780 <f_write+0xa0>
				fp->flag &= (BYTE)~FA_DIRTY;
 80057a6:	7d23      	ldrb	r3, [r4, #20]
 80057a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057ac:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80057ae:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80057b2:	69e1      	ldr	r1, [r4, #28]
 80057b4:	4650      	mov	r0, sl
 80057b6:	f7ff f849 	bl	800484c <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80057ba:	2800      	cmp	r0, #0
 80057bc:	d0db      	beq.n	8005776 <f_write+0x96>
			sect += csect;
 80057be:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80057c0:	f8ba 700c 	ldrh.w	r7, [sl, #12]
 80057c4:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 80057c8:	181e      	adds	r6, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 80057ca:	2f00      	cmp	r7, #0
 80057cc:	d034      	beq.n	8005838 <f_write+0x158>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80057ce:	9a01      	ldr	r2, [sp, #4]
 80057d0:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80057d4:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80057d8:	443a      	add	r2, r7
 80057da:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 80057dc:	bf84      	itt	hi
 80057de:	9a01      	ldrhi	r2, [sp, #4]
 80057e0:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80057e2:	463b      	mov	r3, r7
 80057e4:	4632      	mov	r2, r6
 80057e6:	4649      	mov	r1, r9
 80057e8:	f7fe ff7c 	bl	80046e4 <disk_write>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d1c7      	bne.n	8005780 <f_write+0xa0>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80057f0:	6a21      	ldr	r1, [r4, #32]
 80057f2:	1b89      	subs	r1, r1, r6
 80057f4:	428f      	cmp	r7, r1
 80057f6:	d90b      	bls.n	8005810 <f_write+0x130>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80057f8:	9b03      	ldr	r3, [sp, #12]
 80057fa:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 80057fc:	b122      	cbz	r2, 8005808 <f_write+0x128>
 80057fe:	fb02 9101 	mla	r1, r2, r1, r9
 8005802:	9800      	ldr	r0, [sp, #0]
 8005804:	f7ff f874 	bl	80048f0 <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 8005808:	7d23      	ldrb	r3, [r4, #20]
 800580a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800580e:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8005810:	9b03      	ldr	r3, [sp, #12]
 8005812:	899b      	ldrh	r3, [r3, #12]
 8005814:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8005816:	69a3      	ldr	r3, [r4, #24]
 8005818:	68e2      	ldr	r2, [r4, #12]
 800581a:	443b      	add	r3, r7
 800581c:	61a3      	str	r3, [r4, #24]
 800581e:	429a      	cmp	r2, r3
 8005820:	bf2c      	ite	cs
 8005822:	60e2      	strcs	r2, [r4, #12]
 8005824:	60e3      	strcc	r3, [r4, #12]
 8005826:	f8db 3000 	ldr.w	r3, [fp]
 800582a:	443b      	add	r3, r7
 800582c:	44b9      	add	r9, r7
 800582e:	f8cb 3000 	str.w	r3, [fp]
 8005832:	eba8 0807 	sub.w	r8, r8, r7
 8005836:	e772      	b.n	800571e <f_write+0x3e>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8005838:	6a23      	ldr	r3, [r4, #32]
 800583a:	429e      	cmp	r6, r3
 800583c:	d00c      	beq.n	8005858 <f_write+0x178>
 800583e:	69a2      	ldr	r2, [r4, #24]
 8005840:	68e3      	ldr	r3, [r4, #12]
 8005842:	429a      	cmp	r2, r3
 8005844:	d208      	bcs.n	8005858 <f_write+0x178>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8005846:	2301      	movs	r3, #1
 8005848:	4632      	mov	r2, r6
 800584a:	9900      	ldr	r1, [sp, #0]
 800584c:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8005850:	f7fe ff3a 	bl	80046c8 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8005854:	2800      	cmp	r0, #0
 8005856:	d193      	bne.n	8005780 <f_write+0xa0>
			fp->sect = sect;
 8005858:	6226      	str	r6, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800585a:	9b03      	ldr	r3, [sp, #12]
 800585c:	899f      	ldrh	r7, [r3, #12]
 800585e:	69a3      	ldr	r3, [r4, #24]
 8005860:	fbb3 f0f7 	udiv	r0, r3, r7
 8005864:	fb07 3010 	mls	r0, r7, r0, r3
 8005868:	1a3f      	subs	r7, r7, r0
 800586a:	4547      	cmp	r7, r8
 800586c:	bf28      	it	cs
 800586e:	4647      	movcs	r7, r8
	if (cnt) {
 8005870:	b12f      	cbz	r7, 800587e <f_write+0x19e>
 8005872:	9b00      	ldr	r3, [sp, #0]
 8005874:	463a      	mov	r2, r7
 8005876:	4649      	mov	r1, r9
 8005878:	4418      	add	r0, r3
 800587a:	f7ff f839 	bl	80048f0 <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 800587e:	7d23      	ldrb	r3, [r4, #20]
 8005880:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005884:	7523      	strb	r3, [r4, #20]
 8005886:	e7c6      	b.n	8005816 <f_write+0x136>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8005888:	2507      	movs	r5, #7
 800588a:	e76c      	b.n	8005766 <f_write+0x86>

0800588c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800588c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800588e:	a901      	add	r1, sp, #4
{
 8005890:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8005892:	f7ff f812 	bl	80048ba <validate>
	if (res == FR_OK) {
 8005896:	4605      	mov	r5, r0
 8005898:	2800      	cmp	r0, #0
 800589a:	d13a      	bne.n	8005912 <f_sync+0x86>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800589c:	7d23      	ldrb	r3, [r4, #20]
 800589e:	065a      	lsls	r2, r3, #25
 80058a0:	d537      	bpl.n	8005912 <f_sync+0x86>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80058a2:	061b      	lsls	r3, r3, #24
 80058a4:	d50c      	bpl.n	80058c0 <f_sync+0x34>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80058a6:	9801      	ldr	r0, [sp, #4]
 80058a8:	6a22      	ldr	r2, [r4, #32]
 80058aa:	7840      	ldrb	r0, [r0, #1]
 80058ac:	2301      	movs	r3, #1
 80058ae:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80058b2:	f7fe ff17 	bl	80046e4 <disk_write>
 80058b6:	bb78      	cbnz	r0, 8005918 <f_sync+0x8c>
				fp->flag &= (BYTE)~FA_DIRTY;
 80058b8:	7d23      	ldrb	r3, [r4, #20]
 80058ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058be:	7523      	strb	r3, [r4, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80058c0:	f000 f976 	bl	8005bb0 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80058c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 80058c6:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 80058c8:	9801      	ldr	r0, [sp, #4]
 80058ca:	f7ff f8a7 	bl	8004a1c <move_window>
				if (res == FR_OK) {
 80058ce:	4605      	mov	r5, r0
 80058d0:	b9f8      	cbnz	r0, 8005912 <f_sync+0x86>
					dir = fp->dir_ptr;
 80058d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80058d4:	7af3      	ldrb	r3, [r6, #11]
 80058d6:	f043 0320 	orr.w	r3, r3, #32
 80058da:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80058dc:	68a2      	ldr	r2, [r4, #8]
 80058de:	6820      	ldr	r0, [r4, #0]
 80058e0:	4631      	mov	r1, r6
 80058e2:	f7ff f81c 	bl	800491e <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80058e6:	68e1      	ldr	r1, [r4, #12]
 80058e8:	f106 001c 	add.w	r0, r6, #28
 80058ec:	f7fe ff1e 	bl	800472c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80058f0:	4639      	mov	r1, r7
 80058f2:	f106 0016 	add.w	r0, r6, #22
 80058f6:	f7fe ff19 	bl	800472c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 80058fa:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 80058fc:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 80058fe:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 8005900:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 8005902:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8005904:	f7ff f840 	bl	8004988 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 8005908:	7d23      	ldrb	r3, [r4, #20]
 800590a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 800590e:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 8005910:	7523      	strb	r3, [r4, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 8005912:	4628      	mov	r0, r5
 8005914:	b003      	add	sp, #12
 8005916:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8005918:	2501      	movs	r5, #1
 800591a:	e7fa      	b.n	8005912 <f_sync+0x86>

0800591c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800591c:	b513      	push	{r0, r1, r4, lr}
 800591e:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8005920:	f7ff ffb4 	bl	800588c <f_sync>
	if (res == FR_OK)
 8005924:	b948      	cbnz	r0, 800593a <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8005926:	a901      	add	r1, sp, #4
 8005928:	4620      	mov	r0, r4
 800592a:	f7fe ffc6 	bl	80048ba <validate>
		if (res == FR_OK) {
 800592e:	b920      	cbnz	r0, 800593a <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8005930:	6920      	ldr	r0, [r4, #16]
 8005932:	f7fe ff73 	bl	800481c <dec_lock>
			if (res == FR_OK)
 8005936:	b900      	cbnz	r0, 800593a <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8005938:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800593a:	b002      	add	sp, #8
 800593c:	bd10      	pop	{r4, pc}
	...

08005940 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8005940:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8005942:	4b0f      	ldr	r3, [pc, #60]	; (8005980 <FATFS_LinkDriverEx+0x40>)
 8005944:	7a5d      	ldrb	r5, [r3, #9]
 8005946:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 800594a:	b9b5      	cbnz	r5, 800597a <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 800594c:	7a5d      	ldrb	r5, [r3, #9]
 800594e:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8005950:	7a5d      	ldrb	r5, [r3, #9]
 8005952:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8005956:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8005958:	7a58      	ldrb	r0, [r3, #9]
 800595a:	4418      	add	r0, r3
 800595c:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800595e:	7a5a      	ldrb	r2, [r3, #9]
 8005960:	b2d2      	uxtb	r2, r2
 8005962:	1c50      	adds	r0, r2, #1
 8005964:	b2c0      	uxtb	r0, r0
 8005966:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8005968:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 800596a:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 800596c:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800596e:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8005970:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8005972:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8005974:	70cc      	strb	r4, [r1, #3]
 8005976:	4620      	mov	r0, r4
 8005978:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 800597a:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 800597c:	bd30      	pop	{r4, r5, pc}
 800597e:	bf00      	nop
 8005980:	20000104 	.word	0x20000104

08005984 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8005984:	2200      	movs	r2, #0
 8005986:	f7ff bfdb 	b.w	8005940 <FATFS_LinkDriverEx>
	...

0800598c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800598c:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode = {0};
 800598e:	2400      	movs	r4, #0
{
 8005990:	b08a      	sub	sp, #40	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8005992:	2218      	movs	r2, #24
 8005994:	4621      	mov	r1, r4
 8005996:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8005998:	9401      	str	r4, [sp, #4]
 800599a:	9402      	str	r4, [sp, #8]
 800599c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800599e:	f001 fe5d 	bl	800765c <memset>

  /**Common config 
  */
  hadc1.Instance = ADC1;
 80059a2:	4824      	ldr	r0, [pc, #144]	; (8005a34 <MX_ADC1_Init+0xa8>)
 80059a4:	4b24      	ldr	r3, [pc, #144]	; (8005a38 <MX_ADC1_Init+0xac>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80059a6:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80059a8:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80059aa:	e880 0018 	stmia.w	r0, {r3, r4}
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80059ae:	6142      	str	r2, [r0, #20]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80059b0:	2301      	movs	r3, #1
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 2;
 80059b2:	2202      	movs	r2, #2
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80059b4:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80059b6:	6103      	str	r3, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80059b8:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80059ba:	7644      	strb	r4, [r0, #25]
  hadc1.Init.NbrOfConversion = 2;
 80059bc:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80059be:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80059c2:	6243      	str	r3, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80059c4:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80059c6:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80059c8:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80059cc:	6344      	str	r4, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 80059ce:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_2;
 80059d2:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 80059d4:	6404      	str	r4, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80059d6:	6444      	str	r4, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80059d8:	6483      	str	r3, [r0, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80059da:	f7fa fe3d 	bl	8000658 <HAL_ADC_Init>
 80059de:	b108      	cbz	r0, 80059e4 <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 80059e0:	f001 fb04 	bl	8006fec <Error_Handler>
  }
  /**Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80059e4:	a901      	add	r1, sp, #4
 80059e6:	4813      	ldr	r0, [pc, #76]	; (8005a34 <MX_ADC1_Init+0xa8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80059e8:	9401      	str	r4, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80059ea:	f7fb fa71 	bl	8000ed0 <HAL_ADCEx_MultiModeConfigChannel>
 80059ee:	b108      	cbz	r0, 80059f4 <MX_ADC1_Init+0x68>
  {
    Error_Handler();
 80059f0:	f001 fafc 	bl	8006fec <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80059f4:	4b11      	ldr	r3, [pc, #68]	; (8005a3c <MX_ADC1_Init+0xb0>)
 80059f6:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80059f8:	227f      	movs	r2, #127	; 0x7f
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80059fa:	2306      	movs	r3, #6
 80059fc:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80059fe:	9207      	str	r2, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005a00:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005a02:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a04:	a904      	add	r1, sp, #16
 8005a06:	480b      	ldr	r0, [pc, #44]	; (8005a34 <MX_ADC1_Init+0xa8>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005a08:	9306      	str	r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005a0a:	9208      	str	r2, [sp, #32]
  sConfig.Offset = 0;
 8005a0c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a0e:	f7fa ff4d 	bl	80008ac <HAL_ADC_ConfigChannel>
 8005a12:	b108      	cbz	r0, 8005a18 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8005a14:	f001 faea 	bl	8006fec <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005a18:	4b09      	ldr	r3, [pc, #36]	; (8005a40 <MX_ADC1_Init+0xb4>)
 8005a1a:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a1c:	a904      	add	r1, sp, #16
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005a1e:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a20:	4804      	ldr	r0, [pc, #16]	; (8005a34 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005a22:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a24:	f7fa ff42 	bl	80008ac <HAL_ADC_ConfigChannel>
 8005a28:	b108      	cbz	r0, 8005a2e <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8005a2a:	f001 fadf 	bl	8006fec <Error_Handler>
  }

}
 8005a2e:	b00a      	add	sp, #40	; 0x28
 8005a30:	bd10      	pop	{r4, pc}
 8005a32:	bf00      	nop
 8005a34:	20000190 	.word	0x20000190
 8005a38:	50040000 	.word	0x50040000
 8005a3c:	14f00020 	.word	0x14f00020
 8005a40:	2e300800 	.word	0x2e300800

08005a44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005a44:	b530      	push	{r4, r5, lr}
 8005a46:	4605      	mov	r5, r0
 8005a48:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a4a:	2214      	movs	r2, #20
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	a803      	add	r0, sp, #12
 8005a50:	f001 fe04 	bl	800765c <memset>
  if(adcHandle->Instance==ADC1)
 8005a54:	682a      	ldr	r2, [r5, #0]
 8005a56:	4b1f      	ldr	r3, [pc, #124]	; (8005ad4 <HAL_ADC_MspInit+0x90>)
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d138      	bne.n	8005ace <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005a5c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8005a60:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005a64:	4c1c      	ldr	r4, [pc, #112]	; (8005ad8 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8005a66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a6c:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a70:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005a74:	9201      	str	r2, [sp, #4]
 8005a76:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a7a:	f042 0201 	orr.w	r2, r2, #1
 8005a7e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	9302      	str	r3, [sp, #8]
 8005a88:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 8005a8a:	2341      	movs	r3, #65	; 0x41
 8005a8c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8005a92:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a94:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8005a96:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a98:	f7fb fd74 	bl	8001584 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005a9c:	2280      	movs	r2, #128	; 0x80
 8005a9e:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005aa0:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Channel1;
 8005aa4:	4b0d      	ldr	r3, [pc, #52]	; (8005adc <HAL_ADC_MspInit+0x98>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005aa6:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005aa8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 8005aac:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005aae:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8005ab0:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005ab2:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005ab4:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8005ab6:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ab8:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005aba:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005abc:	61e2      	str	r2, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005abe:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005ac0:	f7fb fae6 	bl	8001090 <HAL_DMA_Init>
 8005ac4:	b108      	cbz	r0, 8005aca <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 8005ac6:	f001 fa91 	bl	8006fec <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005aca:	64ec      	str	r4, [r5, #76]	; 0x4c
 8005acc:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005ace:	b009      	add	sp, #36	; 0x24
 8005ad0:	bd30      	pop	{r4, r5, pc}
 8005ad2:	bf00      	nop
 8005ad4:	50040000 	.word	0x50040000
 8005ad8:	200001f4 	.word	0x200001f4
 8005adc:	40020008 	.word	0x40020008

08005ae0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8005ae0:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8005ae8:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d105      	bne.n	8005afc <BSP_SD_Init+0x1c>
  sd_state = HAL_SD_Init(&hsd1);
 8005af0:	4803      	ldr	r0, [pc, #12]	; (8005b00 <BSP_SD_Init+0x20>)
 8005af2:	f7fd ff34 	bl	800395e <HAL_SD_Init>
}
 8005af6:	b003      	add	sp, #12
 8005af8:	f85d fb04 	ldr.w	pc, [sp], #4
    return MSD_ERROR_SD_NOT_PRESENT;
 8005afc:	2002      	movs	r0, #2
 8005afe:	e7fa      	b.n	8005af6 <BSP_SD_Init+0x16>
 8005b00:	20004478 	.word	0x20004478

08005b04 <BSP_SD_ReadBlocks>:
{
 8005b04:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005b06:	9300      	str	r3, [sp, #0]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	460a      	mov	r2, r1
 8005b0c:	4601      	mov	r1, r0
 8005b0e:	4804      	ldr	r0, [pc, #16]	; (8005b20 <BSP_SD_ReadBlocks+0x1c>)
 8005b10:	f7fd fb96 	bl	8003240 <HAL_SD_ReadBlocks>
}
 8005b14:	3000      	adds	r0, #0
 8005b16:	bf18      	it	ne
 8005b18:	2001      	movne	r0, #1
 8005b1a:	b003      	add	sp, #12
 8005b1c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b20:	20004478 	.word	0x20004478

08005b24 <BSP_SD_WriteBlocks>:
{
 8005b24:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	460a      	mov	r2, r1
 8005b2c:	4601      	mov	r1, r0
 8005b2e:	4804      	ldr	r0, [pc, #16]	; (8005b40 <BSP_SD_WriteBlocks+0x1c>)
 8005b30:	f7fd fc8e 	bl	8003450 <HAL_SD_WriteBlocks>
}
 8005b34:	3000      	adds	r0, #0
 8005b36:	bf18      	it	ne
 8005b38:	2001      	movne	r0, #1
 8005b3a:	b003      	add	sp, #12
 8005b3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b40:	20004478 	.word	0x20004478

08005b44 <BSP_SD_GetCardState>:
{
 8005b44:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005b46:	4803      	ldr	r0, [pc, #12]	; (8005b54 <BSP_SD_GetCardState+0x10>)
 8005b48:	f7fd ff36 	bl	80039b8 <HAL_SD_GetCardState>
}
 8005b4c:	3804      	subs	r0, #4
 8005b4e:	bf18      	it	ne
 8005b50:	2001      	movne	r0, #1
 8005b52:	bd08      	pop	{r3, pc}
 8005b54:	20004478 	.word	0x20004478

08005b58 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8005b58:	4601      	mov	r1, r0
 8005b5a:	4801      	ldr	r0, [pc, #4]	; (8005b60 <BSP_SD_GetCardInfo+0x8>)
 8005b5c:	f7fd bf1a 	b.w	8003994 <HAL_SD_GetCardInfo>
 8005b60:	20004478 	.word	0x20004478

08005b64 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b64:	4b0a      	ldr	r3, [pc, #40]	; (8005b90 <MX_DMA_Init+0x2c>)
{
 8005b66:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b68:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b6a:	f042 0201 	orr.w	r2, r2, #1
 8005b6e:	649a      	str	r2, [r3, #72]	; 0x48
 8005b70:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005b72:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b74:	f003 0301 	and.w	r3, r3, #1
 8005b78:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005b7a:	4611      	mov	r1, r2
 8005b7c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b7e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005b80:	f7fb fa30 	bl	8000fe4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005b84:	200b      	movs	r0, #11
 8005b86:	f7fb fa61 	bl	800104c <HAL_NVIC_EnableIRQ>

}
 8005b8a:	b003      	add	sp, #12
 8005b8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b90:	40021000 	.word	0x40021000

08005b94 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8005b94:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005b96:	4903      	ldr	r1, [pc, #12]	; (8005ba4 <MX_FATFS_Init+0x10>)
 8005b98:	4803      	ldr	r0, [pc, #12]	; (8005ba8 <MX_FATFS_Init+0x14>)
 8005b9a:	f7ff fef3 	bl	8005984 <FATFS_LinkDriver>
 8005b9e:	4b03      	ldr	r3, [pc, #12]	; (8005bac <MX_FATFS_Init+0x18>)
 8005ba0:	7018      	strb	r0, [r3, #0]
 8005ba2:	bd08      	pop	{r3, pc}
 8005ba4:	2000023d 	.word	0x2000023d
 8005ba8:	08008158 	.word	0x08008158
 8005bac:	2000023c 	.word	0x2000023c

08005bb0 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8005bb0:	2000      	movs	r0, #0
 8005bb2:	4770      	bx	lr

08005bb4 <GetPage>:
  */
static uint32_t GetPage(uint32_t Addr)
{
  uint32_t page = 0;
  
  if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8005bb4:	4b09      	ldr	r3, [pc, #36]	; (8005bdc <GetPage+0x28>)
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	bf17      	itett	ne
 8005bc0:	4b07      	ldrne	r3, [pc, #28]	; (8005be0 <GetPage+0x2c>)
 8005bc2:	4b08      	ldreq	r3, [pc, #32]	; (8005be4 <GetPage+0x30>)
 8005bc4:	ea03 2342 	andne.w	r3, r3, r2, lsl #9
 8005bc8:	f103 6300 	addne.w	r3, r3, #134217728	; 0x8000000
 8005bcc:	4283      	cmp	r3, r0
  {
    /* Bank 1 */
    page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 8005bce:	bf8c      	ite	hi
 8005bd0:	f100 4078 	addhi.w	r0, r0, #4160749568	; 0xf8000000
  }
  else
  {
    /* Bank 2 */
    page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 8005bd4:	1ac0      	subls	r0, r0, r3
 8005bd6:	0ac0      	lsrs	r0, r0, #11
  }
  
  return page;
}
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	1fff75e0 	.word	0x1fff75e0
 8005be0:	001ffe00 	.word	0x001ffe00
 8005be4:	08080000 	.word	0x08080000

08005be8 <InitFlash>:
void InitFlash(uint32_t Addres_start, uint32_t Addres_end){
 8005be8:	b538      	push	{r3, r4, r5, lr}
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR); 
 8005bea:	4b1e      	ldr	r3, [pc, #120]	; (8005c64 <InitFlash+0x7c>)
 8005bec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005bf0:	611a      	str	r2, [r3, #16]
void InitFlash(uint32_t Addres_start, uint32_t Addres_end){
 8005bf2:	4604      	mov	r4, r0
  FirstPage = GetPage(Addres_start); //start adr
 8005bf4:	f7ff ffde 	bl	8005bb4 <GetPage>
 8005bf8:	4b1b      	ldr	r3, [pc, #108]	; (8005c68 <InitFlash+0x80>)
 8005bfa:	4605      	mov	r5, r0
 8005bfc:	6018      	str	r0, [r3, #0]
  NbOfPages = GetPage(Addres_end) - FirstPage + 1;
 8005bfe:	4608      	mov	r0, r1
 8005c00:	f7ff ffd8 	bl	8005bb4 <GetPage>
 8005c04:	4b19      	ldr	r3, [pc, #100]	; (8005c6c <InitFlash+0x84>)
 8005c06:	3001      	adds	r0, #1
 8005c08:	1b42      	subs	r2, r0, r5
 8005c0a:	601a      	str	r2, [r3, #0]

static uint32_t GetBank(uint32_t Addr)
{
  uint32_t bank = 0;
  
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0)
 8005c0c:	4b18      	ldr	r3, [pc, #96]	; (8005c70 <InitFlash+0x88>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005c14:	4b17      	ldr	r3, [pc, #92]	; (8005c74 <InitFlash+0x8c>)
 8005c16:	f64f 71ff 	movw	r1, #65535	; 0xffff
  {
  	/* No Bank swap */
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8005c1a:	681b      	ldr	r3, [r3, #0]
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0)
 8005c1c:	d114      	bne.n	8005c48 <InitFlash+0x60>
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8005c1e:	428b      	cmp	r3, r1
 8005c20:	bf17      	itett	ne
 8005c22:	4815      	ldrne	r0, [pc, #84]	; (8005c78 <InitFlash+0x90>)
 8005c24:	4815      	ldreq	r0, [pc, #84]	; (8005c7c <InitFlash+0x94>)
 8005c26:	ea00 2043 	andne.w	r0, r0, r3, lsl #9
 8005c2a:	f100 6000 	addne.w	r0, r0, #134217728	; 0x8000000
    {
      bank = FLASH_BANK_2;
    }
    else
    {
      bank = FLASH_BANK_1;
 8005c2e:	4284      	cmp	r4, r0
 8005c30:	bf2c      	ite	cs
 8005c32:	2002      	movcs	r0, #2
 8005c34:	2001      	movcc	r0, #1
  BankNumber = GetBank(Addres_start);
 8005c36:	4b12      	ldr	r3, [pc, #72]	; (8005c80 <InitFlash+0x98>)
 8005c38:	6018      	str	r0, [r3, #0]
  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8005c3a:	4b12      	ldr	r3, [pc, #72]	; (8005c84 <InitFlash+0x9c>)
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	6019      	str	r1, [r3, #0]
  EraseInitStruct.Banks       = BankNumber;
 8005c40:	6058      	str	r0, [r3, #4]
  EraseInitStruct.Page        = FirstPage;
 8005c42:	609d      	str	r5, [r3, #8]
  EraseInitStruct.NbPages     = NbOfPages;
 8005c44:	60da      	str	r2, [r3, #12]
 8005c46:	bd38      	pop	{r3, r4, r5, pc}
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8005c48:	428b      	cmp	r3, r1
 8005c4a:	bf17      	itett	ne
 8005c4c:	480a      	ldrne	r0, [pc, #40]	; (8005c78 <InitFlash+0x90>)
 8005c4e:	480b      	ldreq	r0, [pc, #44]	; (8005c7c <InitFlash+0x94>)
 8005c50:	ea00 2043 	andne.w	r0, r0, r3, lsl #9
 8005c54:	f100 6000 	addne.w	r0, r0, #134217728	; 0x8000000
      bank = FLASH_BANK_2;
 8005c58:	4284      	cmp	r4, r0
 8005c5a:	bf2c      	ite	cs
 8005c5c:	2001      	movcs	r0, #1
 8005c5e:	2002      	movcc	r0, #2
 8005c60:	e7e9      	b.n	8005c36 <InitFlash+0x4e>
 8005c62:	bf00      	nop
 8005c64:	40022000 	.word	0x40022000
 8005c68:	20000124 	.word	0x20000124
 8005c6c:	2000012c 	.word	0x2000012c
 8005c70:	40010000 	.word	0x40010000
 8005c74:	1fff75e0 	.word	0x1fff75e0
 8005c78:	001ffe00 	.word	0x001ffe00
 8005c7c:	08080000 	.word	0x08080000
 8005c80:	20000110 	.word	0x20000110
 8005c84:	20000114 	.word	0x20000114

08005c88 <EraseFlash>:
uint64_t EraseFlash(uint32_t Addres_start, uint32_t Addres_end){
 8005c88:	b510      	push	{r4, lr}
	InitFlash(Addres_start,Addres_end);
 8005c8a:	f7ff ffad 	bl	8005be8 <InitFlash>
	HAL_FLASH_Unlock();
 8005c8e:	f7fb fafd 	bl	800128c <HAL_FLASH_Unlock>
  if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8005c92:	4906      	ldr	r1, [pc, #24]	; (8005cac <EraseFlash+0x24>)
 8005c94:	4806      	ldr	r0, [pc, #24]	; (8005cb0 <EraseFlash+0x28>)
 8005c96:	f7fb fc01 	bl	800149c <HAL_FLASHEx_Erase>
 8005c9a:	4604      	mov	r4, r0
	  HAL_FLASH_Lock();
 8005c9c:	f7fb fb08 	bl	80012b0 <HAL_FLASH_Lock>
}
 8005ca0:	1c20      	adds	r0, r4, #0
 8005ca2:	bf18      	it	ne
 8005ca4:	2001      	movne	r0, #1
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	bd10      	pop	{r4, pc}
 8005caa:	bf00      	nop
 8005cac:	20000130 	.word	0x20000130
 8005cb0:	20000114 	.word	0x20000114

08005cb4 <WriteFlash>:
uint32_t WriteFlash(uint32_t Address, uint64_t data, uint32_t Address_end){
 8005cb4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8005cb8:	9e06      	ldr	r6, [sp, #24]
	InitFlash(Address,Address_end);
 8005cba:	4631      	mov	r1, r6
uint32_t WriteFlash(uint32_t Address, uint64_t data, uint32_t Address_end){
 8005cbc:	4604      	mov	r4, r0
 8005cbe:	4690      	mov	r8, r2
 8005cc0:	4699      	mov	r9, r3
	InitFlash(Address,Address_end);
 8005cc2:	f7ff ff91 	bl	8005be8 <InitFlash>
	HAL_FLASH_Unlock();
 8005cc6:	f7fb fae1 	bl	800128c <HAL_FLASH_Unlock>
	uint32_t error_flash_write = 0x00;
 8005cca:	2500      	movs	r5, #0
  while (Address < Address_end)
 8005ccc:	42b4      	cmp	r4, r6
 8005cce:	d304      	bcc.n	8005cda <WriteFlash+0x26>
	HAL_FLASH_Lock();
 8005cd0:	f7fb faee 	bl	80012b0 <HAL_FLASH_Lock>
}
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, data) == HAL_OK)
 8005cda:	4642      	mov	r2, r8
 8005cdc:	464b      	mov	r3, r9
 8005cde:	4621      	mov	r1, r4
 8005ce0:	2000      	movs	r0, #0
 8005ce2:	f7fb fb2b 	bl	800133c <HAL_FLASH_Program>
 8005ce6:	b908      	cbnz	r0, 8005cec <WriteFlash+0x38>
      Address = Address + 8;
 8005ce8:	3408      	adds	r4, #8
 8005cea:	e7ef      	b.n	8005ccc <WriteFlash+0x18>
			error_flash_write++;
 8005cec:	3501      	adds	r5, #1
 8005cee:	e7ed      	b.n	8005ccc <WriteFlash+0x18>

08005cf0 <ReadFlash>:
uint32_t ReadFlash( uint32_t	Address, uint32_t  data_verif){
 8005cf0:	b538      	push	{r3, r4, r5, lr}
  MemoryProgramStatus = 0x0;
 8005cf2:	4c0d      	ldr	r4, [pc, #52]	; (8005d28 <ReadFlash+0x38>)
  while (Address < ADDR_FLASH_PAGE_255)
 8005cf4:	4d0d      	ldr	r5, [pc, #52]	; (8005d2c <ReadFlash+0x3c>)
    data32 = *(__IO uint32_t *)Address;
 8005cf6:	4a0e      	ldr	r2, [pc, #56]	; (8005d30 <ReadFlash+0x40>)
  MemoryProgramStatus = 0x0;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	6023      	str	r3, [r4, #0]
  while (Address < ADDR_FLASH_PAGE_255)
 8005cfc:	42a8      	cmp	r0, r5
 8005cfe:	d909      	bls.n	8005d14 <ReadFlash+0x24>
  if (MemoryProgramStatus == 0)
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	b92b      	cbnz	r3, 8005d10 <ReadFlash+0x20>
		HAL_GPIO_WritePin(GPIOA, LD2_Pin, GPIO_PIN_SET);
 8005d04:	2201      	movs	r2, #1
 8005d06:	2120      	movs	r1, #32
 8005d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d0c:	f7fb fdb0 	bl	8001870 <HAL_GPIO_WritePin>
}
 8005d10:	6820      	ldr	r0, [r4, #0]
 8005d12:	bd38      	pop	{r3, r4, r5, pc}
    data32 = *(__IO uint32_t *)Address;
 8005d14:	6803      	ldr	r3, [r0, #0]
 8005d16:	6013      	str	r3, [r2, #0]
    if (data32 != data_verif)
 8005d18:	6813      	ldr	r3, [r2, #0]
 8005d1a:	428b      	cmp	r3, r1
      MemoryProgramStatus++;
 8005d1c:	bf1e      	ittt	ne
 8005d1e:	6823      	ldrne	r3, [r4, #0]
 8005d20:	3301      	addne	r3, #1
 8005d22:	6023      	strne	r3, [r4, #0]
    Address = Address + 4;
 8005d24:	3004      	adds	r0, #4
 8005d26:	e7e9      	b.n	8005cfc <ReadFlash+0xc>
 8005d28:	20000128 	.word	0x20000128
 8005d2c:	0807f7ff 	.word	0x0807f7ff
 8005d30:	20000134 	.word	0x20000134

08005d34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005d34:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d36:	2214      	movs	r2, #20
{
 8005d38:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d3a:	eb0d 0002 	add.w	r0, sp, r2
 8005d3e:	2100      	movs	r1, #0
 8005d40:	f001 fc8c 	bl	800765c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d44:	4b25      	ldr	r3, [pc, #148]	; (8005ddc <MX_GPIO_Init+0xa8>)
 8005d46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d48:	f042 0204 	orr.w	r2, r2, #4
 8005d4c:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d50:	f002 0204 	and.w	r2, r2, #4
 8005d54:	9200      	str	r2, [sp, #0]
 8005d56:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d5e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d62:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005d66:	9201      	str	r2, [sp, #4]
 8005d68:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d6c:	f042 0201 	orr.w	r2, r2, #1
 8005d70:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d74:	f002 0201 	and.w	r2, r2, #1
 8005d78:	9202      	str	r2, [sp, #8]
 8005d7a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d7e:	f042 0202 	orr.w	r2, r2, #2
 8005d82:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d86:	f002 0202 	and.w	r2, r2, #2
 8005d8a:	9203      	str	r2, [sp, #12]
 8005d8c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d90:	f042 0208 	orr.w	r2, r2, #8
 8005d94:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d98:	f003 0308 	and.w	r3, r3, #8

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005d9c:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d9e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005da0:	2120      	movs	r1, #32
 8005da2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005da6:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005da8:	f7fb fd62 	bl	8001870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005dac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005db0:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 8005db2:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005db4:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005db6:	4b0a      	ldr	r3, [pc, #40]	; (8005de0 <MX_GPIO_Init+0xac>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005db8:	480a      	ldr	r0, [pc, #40]	; (8005de4 <MX_GPIO_Init+0xb0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005dba:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dbc:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005dbe:	f7fb fbe1 	bl	8001584 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005dc2:	2320      	movs	r3, #32
 8005dc4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005dc6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dc8:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dce:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dd0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dd2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005dd4:	f7fb fbd6 	bl	8001584 <HAL_GPIO_Init>

}
 8005dd8:	b00a      	add	sp, #40	; 0x28
 8005dda:	bd10      	pop	{r4, pc}
 8005ddc:	40021000 	.word	0x40021000
 8005de0:	10210000 	.word	0x10210000
 8005de4:	48000800 	.word	0x48000800

08005de8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005de8:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8005dea:	4812      	ldr	r0, [pc, #72]	; (8005e34 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10909CEC;
 8005dec:	4b12      	ldr	r3, [pc, #72]	; (8005e38 <MX_I2C1_Init+0x50>)
 8005dee:	4913      	ldr	r1, [pc, #76]	; (8005e3c <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005df0:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10909CEC;
 8005df2:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 8005df6:	2300      	movs	r3, #0
 8005df8:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005dfa:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005dfc:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005dfe:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005e00:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005e02:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005e04:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005e06:	f7fb fe7c 	bl	8001b02 <HAL_I2C_Init>
 8005e0a:	b108      	cbz	r0, 8005e10 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8005e0c:	f001 f8ee 	bl	8006fec <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005e10:	2100      	movs	r1, #0
 8005e12:	4808      	ldr	r0, [pc, #32]	; (8005e34 <MX_I2C1_Init+0x4c>)
 8005e14:	f7fc f83c 	bl	8001e90 <HAL_I2CEx_ConfigAnalogFilter>
 8005e18:	b108      	cbz	r0, 8005e1e <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 8005e1a:	f001 f8e7 	bl	8006fec <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005e1e:	2100      	movs	r1, #0
 8005e20:	4804      	ldr	r0, [pc, #16]	; (8005e34 <MX_I2C1_Init+0x4c>)
 8005e22:	f7fc f85b 	bl	8001edc <HAL_I2CEx_ConfigDigitalFilter>
 8005e26:	b118      	cbz	r0, 8005e30 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 8005e28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005e2c:	f001 b8de 	b.w	8006fec <Error_Handler>
 8005e30:	bd08      	pop	{r3, pc}
 8005e32:	bf00      	nop
 8005e34:	200022a8 	.word	0x200022a8
 8005e38:	10909cec 	.word	0x10909cec
 8005e3c:	40005400 	.word	0x40005400

08005e40 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005e40:	b510      	push	{r4, lr}
 8005e42:	4604      	mov	r4, r0
 8005e44:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e46:	2214      	movs	r2, #20
 8005e48:	2100      	movs	r1, #0
 8005e4a:	a803      	add	r0, sp, #12
 8005e4c:	f001 fc06 	bl	800765c <memset>
  if(i2cHandle->Instance==I2C1)
 8005e50:	6822      	ldr	r2, [r4, #0]
 8005e52:	4b13      	ldr	r3, [pc, #76]	; (8005ea0 <HAL_I2C_MspInit+0x60>)
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d121      	bne.n	8005e9c <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e58:	4c12      	ldr	r4, [pc, #72]	; (8005ea4 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e5a:	4813      	ldr	r0, [pc, #76]	; (8005ea8 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e5c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005e5e:	f043 0302 	orr.w	r3, r3, #2
 8005e62:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005e64:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	9301      	str	r3, [sp, #4]
 8005e6c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005e6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005e72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005e74:	2312      	movs	r3, #18
 8005e76:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e80:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005e82:	2304      	movs	r3, #4
 8005e84:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e86:	f7fb fb7d 	bl	8001584 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005e8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005e90:	65a3      	str	r3, [r4, #88]	; 0x58
 8005e92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e98:	9302      	str	r3, [sp, #8]
 8005e9a:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005e9c:	b008      	add	sp, #32
 8005e9e:	bd10      	pop	{r4, pc}
 8005ea0:	40005400 	.word	0x40005400
 8005ea4:	40021000 	.word	0x40021000
 8005ea8:	48000400 	.word	0x48000400

08005eac <TEMP_HUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMP_HUM_init(void)
{
 8005eac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 8005eae:	4b0e      	ldr	r3, [pc, #56]	; (8005ee8 <TEMP_HUM_init+0x3c>)
 8005eb0:	4d0e      	ldr	r5, [pc, #56]	; (8005eec <TEMP_HUM_init+0x40>)
 8005eb2:	781a      	ldrb	r2, [r3, #0]
 8005eb4:	4b0e      	ldr	r3, [pc, #56]	; (8005ef0 <TEMP_HUM_init+0x44>)
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	2401      	movs	r4, #1
 8005eba:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005ebe:	4623      	mov	r3, r4
 8005ec0:	9602      	str	r6, [sp, #8]
 8005ec2:	9401      	str	r4, [sp, #4]
 8005ec4:	21be      	movs	r1, #190	; 0xbe
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	f7fb fe6c 	bl	8001ba4 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG2_TEMP[0], 1, CTRL_REG2_TEMP, 1, I2C_TIMEOUT);
 8005ecc:	4b09      	ldr	r3, [pc, #36]	; (8005ef4 <TEMP_HUM_init+0x48>)
 8005ece:	781a      	ldrb	r2, [r3, #0]
 8005ed0:	4b09      	ldr	r3, [pc, #36]	; (8005ef8 <TEMP_HUM_init+0x4c>)
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	9602      	str	r6, [sp, #8]
 8005ed6:	9401      	str	r4, [sp, #4]
 8005ed8:	4623      	mov	r3, r4
 8005eda:	21be      	movs	r1, #190	; 0xbe
 8005edc:	4628      	mov	r0, r5
 8005ede:	f7fb fe61 	bl	8001ba4 <HAL_I2C_Mem_Write>
}
 8005ee2:	b004      	add	sp, #16
 8005ee4:	bd70      	pop	{r4, r5, r6, pc}
 8005ee6:	bf00      	nop
 8005ee8:	20000028 	.word	0x20000028
 8005eec:	200022a8 	.word	0x200022a8
 8005ef0:	20000022 	.word	0x20000022
 8005ef4:	2000002a 	.word	0x2000002a
 8005ef8:	20000024 	.word	0x20000024

08005efc <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 8005efc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 8005efe:	4b15      	ldr	r3, [pc, #84]	; (8005f54 <PRES_init+0x58>)
 8005f00:	4d15      	ldr	r5, [pc, #84]	; (8005f58 <PRES_init+0x5c>)
 8005f02:	781a      	ldrb	r2, [r3, #0]
 8005f04:	4b15      	ldr	r3, [pc, #84]	; (8005f5c <PRES_init+0x60>)
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	2401      	movs	r4, #1
 8005f0a:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005f0e:	4623      	mov	r3, r4
 8005f10:	9602      	str	r6, [sp, #8]
 8005f12:	9401      	str	r4, [sp, #4]
 8005f14:	21ba      	movs	r1, #186	; 0xba
 8005f16:	4628      	mov	r0, r5
 8005f18:	f7fb fe44 	bl	8001ba4 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 8005f1c:	4b10      	ldr	r3, [pc, #64]	; (8005f60 <PRES_init+0x64>)
 8005f1e:	781a      	ldrb	r2, [r3, #0]
 8005f20:	4b10      	ldr	r3, [pc, #64]	; (8005f64 <PRES_init+0x68>)
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	9602      	str	r6, [sp, #8]
 8005f26:	4623      	mov	r3, r4
 8005f28:	9401      	str	r4, [sp, #4]
 8005f2a:	21ba      	movs	r1, #186	; 0xba
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f7fb fe39 	bl	8001ba4 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 8005f32:	4b0d      	ldr	r3, [pc, #52]	; (8005f68 <PRES_init+0x6c>)
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	4b0d      	ldr	r3, [pc, #52]	; (8005f6c <PRES_init+0x70>)
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	9602      	str	r6, [sp, #8]
 8005f3c:	9401      	str	r4, [sp, #4]
 8005f3e:	4623      	mov	r3, r4
 8005f40:	21ba      	movs	r1, #186	; 0xba
 8005f42:	4628      	mov	r0, r5
 8005f44:	f7fb fe2e 	bl	8001ba4 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8005f48:	200a      	movs	r0, #10
}
 8005f4a:	b004      	add	sp, #16
 8005f4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(10);
 8005f50:	f7fa bb5a 	b.w	8000608 <HAL_Delay>
 8005f54:	20000027 	.word	0x20000027
 8005f58:	200022a8 	.word	0x200022a8
 8005f5c:	20000021 	.word	0x20000021
 8005f60:	20000029 	.word	0x20000029
 8005f64:	20000023 	.word	0x20000023
 8005f68:	20000033 	.word	0x20000033
 8005f6c:	20000025 	.word	0x20000025

08005f70 <MAGN_init>:


void MAGN_init(void)
{
 8005f70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0x3C, addr_CFG_REG_A_M[0], 1, CFG_REG_A_M, 1, I2C_TIMEOUT);
 8005f72:	4b08      	ldr	r3, [pc, #32]	; (8005f94 <MAGN_init+0x24>)
 8005f74:	4908      	ldr	r1, [pc, #32]	; (8005f98 <MAGN_init+0x28>)
 8005f76:	781a      	ldrb	r2, [r3, #0]
 8005f78:	4808      	ldr	r0, [pc, #32]	; (8005f9c <MAGN_init+0x2c>)
 8005f7a:	9100      	str	r1, [sp, #0]
 8005f7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005f80:	9302      	str	r3, [sp, #8]
 8005f82:	2301      	movs	r3, #1
 8005f84:	9301      	str	r3, [sp, #4]
 8005f86:	213c      	movs	r1, #60	; 0x3c
 8005f88:	f7fb fe0c 	bl	8001ba4 <HAL_I2C_Mem_Write>
}
 8005f8c:	b005      	add	sp, #20
 8005f8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f92:	bf00      	nop
 8005f94:	20000026 	.word	0x20000026
 8005f98:	20000020 	.word	0x20000020
 8005f9c:	200022a8 	.word	0x200022a8

08005fa0 <DMA_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void DMA_init()
{
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)aADCxConvertedValues, ADCCONVERTEDVALUES_BUFFER_SIZE) != HAL_OK)
 8005fa0:	2202      	movs	r2, #2
 8005fa2:	4902      	ldr	r1, [pc, #8]	; (8005fac <DMA_init+0xc>)
 8005fa4:	4802      	ldr	r0, [pc, #8]	; (8005fb0 <DMA_init+0x10>)
 8005fa6:	f7fa bf0d 	b.w	8000dc4 <HAL_ADC_Start_DMA>
 8005faa:	bf00      	nop
 8005fac:	20004422 	.word	0x20004422
 8005fb0:	20000190 	.word	0x20000190

08005fb4 <get_TEMP>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 8005fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8005fb8:	4b6b      	ldr	r3, [pc, #428]	; (8006168 <get_TEMP+0x1b4>)
 8005fba:	4d6c      	ldr	r5, [pc, #432]	; (800616c <get_TEMP+0x1b8>)
 8005fbc:	781a      	ldrb	r2, [r3, #0]
 8005fbe:	4b6c      	ldr	r3, [pc, #432]	; (8006170 <get_TEMP+0x1bc>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8005fc0:	f8df 820c 	ldr.w	r8, [pc, #524]	; 80061d0 <get_TEMP+0x21c>
 8005fc4:	4f6b      	ldr	r7, [pc, #428]	; (8006174 <get_TEMP+0x1c0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8005fc6:	f8df b20c 	ldr.w	fp, [pc, #524]	; 80061d4 <get_TEMP+0x220>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8005fca:	f8df a20c 	ldr.w	sl, [pc, #524]	; 80061d8 <get_TEMP+0x224>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8005fce:	f8df 920c 	ldr.w	r9, [pc, #524]	; 80061dc <get_TEMP+0x228>
{
 8005fd2:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8005fd4:	2401      	movs	r4, #1
 8005fd6:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005fda:	9602      	str	r6, [sp, #8]
 8005fdc:	9401      	str	r4, [sp, #4]
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	21bf      	movs	r1, #191	; 0xbf
 8005fe2:	4623      	mov	r3, r4
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	f7fb fe95 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 8005fea:	4b63      	ldr	r3, [pc, #396]	; (8006178 <get_TEMP+0x1c4>)
 8005fec:	781a      	ldrb	r2, [r3, #0]
 8005fee:	4b63      	ldr	r3, [pc, #396]	; (800617c <get_TEMP+0x1c8>)
 8005ff0:	9602      	str	r6, [sp, #8]
 8005ff2:	9401      	str	r4, [sp, #4]
 8005ff4:	9300      	str	r3, [sp, #0]
 8005ff6:	21bf      	movs	r1, #191	; 0xbf
 8005ff8:	4623      	mov	r3, r4
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	f7fb fe8a 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 8006000:	4b5f      	ldr	r3, [pc, #380]	; (8006180 <get_TEMP+0x1cc>)
 8006002:	781a      	ldrb	r2, [r3, #0]
 8006004:	4b5f      	ldr	r3, [pc, #380]	; (8006184 <get_TEMP+0x1d0>)
 8006006:	9602      	str	r6, [sp, #8]
 8006008:	9401      	str	r4, [sp, #4]
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	21bf      	movs	r1, #191	; 0xbf
 800600e:	4623      	mov	r3, r4
 8006010:	4628      	mov	r0, r5
 8006012:	f7fb fe7f 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8006016:	f898 2000 	ldrb.w	r2, [r8]
 800601a:	9602      	str	r6, [sp, #8]
 800601c:	9401      	str	r4, [sp, #4]
 800601e:	4623      	mov	r3, r4
 8006020:	9700      	str	r7, [sp, #0]
 8006022:	21bf      	movs	r1, #191	; 0xbf
 8006024:	4628      	mov	r0, r5
 8006026:	f7fb fe75 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 800602a:	f898 2000 	ldrb.w	r2, [r8]
 800602e:	9602      	str	r6, [sp, #8]
 8006030:	9401      	str	r4, [sp, #4]
 8006032:	4623      	mov	r3, r4
 8006034:	9700      	str	r7, [sp, #0]
 8006036:	21bf      	movs	r1, #191	; 0xbf
 8006038:	4628      	mov	r0, r5
 800603a:	f7fb fe6b 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 800603e:	4b52      	ldr	r3, [pc, #328]	; (8006188 <get_TEMP+0x1d4>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8006040:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80061e0 <get_TEMP+0x22c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8006044:	781a      	ldrb	r2, [r3, #0]
 8006046:	9602      	str	r6, [sp, #8]
 8006048:	9401      	str	r4, [sp, #4]
 800604a:	4623      	mov	r3, r4
 800604c:	f8cd b000 	str.w	fp, [sp]
 8006050:	21bf      	movs	r1, #191	; 0xbf
 8006052:	4628      	mov	r0, r5
 8006054:	f7fb fe5e 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8006058:	4b4c      	ldr	r3, [pc, #304]	; (800618c <get_TEMP+0x1d8>)
 800605a:	21bf      	movs	r1, #191	; 0xbf
 800605c:	781a      	ldrb	r2, [r3, #0]
 800605e:	9602      	str	r6, [sp, #8]
 8006060:	9401      	str	r4, [sp, #4]
 8006062:	4623      	mov	r3, r4
 8006064:	f8cd a000 	str.w	sl, [sp]
 8006068:	4628      	mov	r0, r5
 800606a:	f7fb fe53 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 800606e:	4b48      	ldr	r3, [pc, #288]	; (8006190 <get_TEMP+0x1dc>)
 8006070:	21bf      	movs	r1, #191	; 0xbf
 8006072:	781a      	ldrb	r2, [r3, #0]
 8006074:	9602      	str	r6, [sp, #8]
 8006076:	9401      	str	r4, [sp, #4]
 8006078:	4623      	mov	r3, r4
 800607a:	f8cd 9000 	str.w	r9, [sp]
 800607e:	4628      	mov	r0, r5
 8006080:	f7fb fe48 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8006084:	4b43      	ldr	r3, [pc, #268]	; (8006194 <get_TEMP+0x1e0>)
 8006086:	21bf      	movs	r1, #191	; 0xbf
 8006088:	781a      	ldrb	r2, [r3, #0]
 800608a:	9602      	str	r6, [sp, #8]
 800608c:	9401      	str	r4, [sp, #4]
 800608e:	4623      	mov	r3, r4
 8006090:	f8cd 8000 	str.w	r8, [sp]
 8006094:	4628      	mov	r0, r5
 8006096:	f7fb fe3d 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 800609a:	4b3f      	ldr	r3, [pc, #252]	; (8006198 <get_TEMP+0x1e4>)
 800609c:	781a      	ldrb	r2, [r3, #0]
 800609e:	9602      	str	r6, [sp, #8]
 80060a0:	4e3e      	ldr	r6, [pc, #248]	; (800619c <get_TEMP+0x1e8>)
 80060a2:	9401      	str	r4, [sp, #4]
 80060a4:	9600      	str	r6, [sp, #0]
 80060a6:	4623      	mov	r3, r4
 80060a8:	21bf      	movs	r1, #191	; 0xbf
 80060aa:	4628      	mov	r0, r5
 80060ac:	f7fb fe32 	bl	8001d14 <HAL_I2C_Mem_Read>
//	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 80060b0:	783b      	ldrb	r3, [r7, #0]
 80060b2:	f89b 1000 	ldrb.w	r1, [fp]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 80060b6:	f899 4000 	ldrb.w	r4, [r9]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 80060ba:	7830      	ldrb	r0, [r6, #0]
	//T0_OUT[0] 	= est_negatif(T0_OUT[0]);
//	T1_OUT[0]	= est_negatif(T1_OUT[0]);
//	T_OUT[0]	= est_negatif(T_OUT[0]);

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80060bc:	4d38      	ldr	r5, [pc, #224]	; (80061a0 <get_TEMP+0x1ec>)
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 80060be:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80060c2:	4b38      	ldr	r3, [pc, #224]	; (80061a4 <get_TEMP+0x1f0>)
 80060c4:	b289      	uxth	r1, r1
 80060c6:	8019      	strh	r1, [r3, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 80060c8:	f89a 3000 	ldrb.w	r3, [sl]
 80060cc:	eb04 2403 	add.w	r4, r4, r3, lsl #8
 80060d0:	4b35      	ldr	r3, [pc, #212]	; (80061a8 <get_TEMP+0x1f4>)
 80060d2:	b2a4      	uxth	r4, r4
 80060d4:	801c      	strh	r4, [r3, #0]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 80060d6:	f898 3000 	ldrb.w	r3, [r8]
 80060da:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 80060de:	4b33      	ldr	r3, [pc, #204]	; (80061ac <get_TEMP+0x1f8>)
 80060e0:	b280      	uxth	r0, r0
 80060e2:	8018      	strh	r0, [r3, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80060e4:	4b27      	ldr	r3, [pc, #156]	; (8006184 <get_TEMP+0x1d0>)
 80060e6:	781a      	ldrb	r2, [r3, #0]
 80060e8:	f002 0303 	and.w	r3, r2, #3
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80060ec:	f3c2 0681 	ubfx	r6, r2, #2, #2
 80060f0:	4a2f      	ldr	r2, [pc, #188]	; (80061b0 <get_TEMP+0x1fc>)
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80060f2:	702b      	strb	r3, [r5, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80060f4:	7016      	strb	r6, [r2, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 80060f6:	4a1e      	ldr	r2, [pc, #120]	; (8006170 <get_TEMP+0x1bc>)
 80060f8:	7815      	ldrb	r5, [r2, #0]
 80060fa:	eb05 2503 	add.w	r5, r5, r3, lsl #8
 80060fe:	4b2d      	ldr	r3, [pc, #180]	; (80061b4 <get_TEMP+0x200>)
 8006100:	801d      	strh	r5, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 8006102:	4b1e      	ldr	r3, [pc, #120]	; (800617c <get_TEMP+0x1c8>)
 8006104:	781a      	ldrb	r2, [r3, #0]
 8006106:	4b2c      	ldr	r3, [pc, #176]	; (80061b8 <get_TEMP+0x204>)
 8006108:	eb02 2206 	add.w	r2, r2, r6, lsl #8
 800610c:	801a      	strh	r2, [r3, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 800610e:	4b2b      	ldr	r3, [pc, #172]	; (80061bc <get_TEMP+0x208>)
 8006110:	f3c5 05cf 	ubfx	r5, r5, #3, #16
 8006114:	801d      	strh	r5, [r3, #0]
	T1_degC_DIV8[0]	= T1_degC[0]>>3;

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8006116:	1a40      	subs	r0, r0, r1
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 8006118:	4b29      	ldr	r3, [pc, #164]	; (80061c0 <get_TEMP+0x20c>)
 800611a:	f3c2 02cf 	ubfx	r2, r2, #3, #16
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 800611e:	b200      	sxth	r0, r0
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 8006120:	801a      	strh	r2, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8006122:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006126:	1b52      	subs	r2, r2, r5
 8006128:	0040      	lsls	r0, r0, #1
 800612a:	b213      	sxth	r3, r2
 800612c:	1a61      	subs	r1, r4, r1
 800612e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8006132:	4343      	muls	r3, r0
 8006134:	b209      	sxth	r1, r1
 8006136:	fb93 f3f1 	sdiv	r3, r3, r1
 800613a:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 800613e:	b29b      	uxth	r3, r3
 8006140:	4920      	ldr	r1, [pc, #128]	; (80061c4 <get_TEMP+0x210>)
 8006142:	b21a      	sxth	r2, r3
 8006144:	800a      	strh	r2, [r1, #0]

	temp16u[0] = temp16[0]/10;
 8006146:	210a      	movs	r1, #10
 8006148:	fb92 f2f1 	sdiv	r2, r2, r1
 800614c:	491e      	ldr	r1, [pc, #120]	; (80061c8 <get_TEMP+0x214>)
 800614e:	b292      	uxth	r2, r2
 8006150:	800a      	strh	r2, [r1, #0]
	temp16d[0] = temp16[0] - temp16u[0]*10;
 8006152:	ebc2 3142 	rsb	r1, r2, r2, lsl #13
 8006156:	ebc2 0281 	rsb	r2, r2, r1, lsl #2
 800615a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800615e:	4a1b      	ldr	r2, [pc, #108]	; (80061cc <get_TEMP+0x218>)
 8006160:	8013      	strh	r3, [r2, #0]

}
 8006162:	b005      	add	sp, #20
 8006164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006168:	20000043 	.word	0x20000043
 800616c:	200022a8 	.word	0x200022a8
 8006170:	200043a1 	.word	0x200043a1
 8006174:	200043a6 	.word	0x200043a6
 8006178:	20000046 	.word	0x20000046
 800617c:	200043a0 	.word	0x200043a0
 8006180:	20000042 	.word	0x20000042
 8006184:	200043c4 	.word	0x200043c4
 8006188:	20000041 	.word	0x20000041
 800618c:	20000044 	.word	0x20000044
 8006190:	20000045 	.word	0x20000045
 8006194:	20000047 	.word	0x20000047
 8006198:	20000048 	.word	0x20000048
 800619c:	200022fe 	.word	0x200022fe
 80061a0:	200043dc 	.word	0x200043dc
 80061a4:	200043c0 	.word	0x200043c0
 80061a8:	200043ea 	.word	0x200043ea
 80061ac:	20004428 	.word	0x20004428
 80061b0:	200022f8 	.word	0x200022f8
 80061b4:	2000438a 	.word	0x2000438a
 80061b8:	200043a8 	.word	0x200043a8
 80061bc:	20004420 	.word	0x20004420
 80061c0:	20002308 	.word	0x20002308
 80061c4:	200043c6 	.word	0x200043c6
 80061c8:	200022f4 	.word	0x200022f4
 80061cc:	20004408 	.word	0x20004408
 80061d0:	20000040 	.word	0x20000040
 80061d4:	200022fa 	.word	0x200022fa
 80061d8:	20002302 	.word	0x20002302
 80061dc:	20004388 	.word	0x20004388
 80061e0:	200043e8 	.word	0x200043e8

080061e4 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 80061e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 80061e8:	4b4c      	ldr	r3, [pc, #304]	; (800631c <get_HUM+0x138>)
 80061ea:	4d4d      	ldr	r5, [pc, #308]	; (8006320 <get_HUM+0x13c>)
 80061ec:	781a      	ldrb	r2, [r3, #0]
 80061ee:	4b4d      	ldr	r3, [pc, #308]	; (8006324 <get_HUM+0x140>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 80061f0:	f8df b178 	ldr.w	fp, [pc, #376]	; 800636c <get_HUM+0x188>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H1_rH_x2, 1, I2C_TIMEOUT);
 80061f4:	f8df a178 	ldr.w	sl, [pc, #376]	; 8006370 <get_HUM+0x18c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 80061f8:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006374 <get_HUM+0x190>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 80061fc:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8006378 <get_HUM+0x194>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8006200:	4f49      	ldr	r7, [pc, #292]	; (8006328 <get_HUM+0x144>)
{
 8006202:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8006204:	2401      	movs	r4, #1
 8006206:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 800620a:	9602      	str	r6, [sp, #8]
 800620c:	9401      	str	r4, [sp, #4]
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	21bf      	movs	r1, #191	; 0xbf
 8006212:	4623      	mov	r3, r4
 8006214:	4628      	mov	r0, r5
 8006216:	f7fb fd7d 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 800621a:	4b44      	ldr	r3, [pc, #272]	; (800632c <get_HUM+0x148>)
 800621c:	781a      	ldrb	r2, [r3, #0]
 800621e:	4b44      	ldr	r3, [pc, #272]	; (8006330 <get_HUM+0x14c>)
 8006220:	9602      	str	r6, [sp, #8]
 8006222:	9401      	str	r4, [sp, #4]
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	21bf      	movs	r1, #191	; 0xbf
 8006228:	4623      	mov	r3, r4
 800622a:	4628      	mov	r0, r5
 800622c:	f7fb fd72 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8006230:	4b40      	ldr	r3, [pc, #256]	; (8006334 <get_HUM+0x150>)
 8006232:	21bf      	movs	r1, #191	; 0xbf
 8006234:	781a      	ldrb	r2, [r3, #0]
 8006236:	9602      	str	r6, [sp, #8]
 8006238:	9401      	str	r4, [sp, #4]
 800623a:	4623      	mov	r3, r4
 800623c:	f8cd b000 	str.w	fp, [sp]
 8006240:	4628      	mov	r0, r5
 8006242:	f7fb fd67 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H1_rH_x2, 1, I2C_TIMEOUT);
 8006246:	4b3c      	ldr	r3, [pc, #240]	; (8006338 <get_HUM+0x154>)
 8006248:	21bf      	movs	r1, #191	; 0xbf
 800624a:	781a      	ldrb	r2, [r3, #0]
 800624c:	9602      	str	r6, [sp, #8]
 800624e:	9401      	str	r4, [sp, #4]
 8006250:	4623      	mov	r3, r4
 8006252:	f8cd a000 	str.w	sl, [sp]
 8006256:	4628      	mov	r0, r5
 8006258:	f7fb fd5c 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 800625c:	4b37      	ldr	r3, [pc, #220]	; (800633c <get_HUM+0x158>)
 800625e:	21bf      	movs	r1, #191	; 0xbf
 8006260:	781a      	ldrb	r2, [r3, #0]
 8006262:	9602      	str	r6, [sp, #8]
 8006264:	9401      	str	r4, [sp, #4]
 8006266:	4623      	mov	r3, r4
 8006268:	f8cd 9000 	str.w	r9, [sp]
 800626c:	4628      	mov	r0, r5
 800626e:	f7fb fd51 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8006272:	4b33      	ldr	r3, [pc, #204]	; (8006340 <get_HUM+0x15c>)
 8006274:	21bf      	movs	r1, #191	; 0xbf
 8006276:	781a      	ldrb	r2, [r3, #0]
 8006278:	9602      	str	r6, [sp, #8]
 800627a:	9401      	str	r4, [sp, #4]
 800627c:	4623      	mov	r3, r4
 800627e:	f8cd 8000 	str.w	r8, [sp]
 8006282:	4628      	mov	r0, r5
 8006284:	f7fb fd46 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8006288:	4b2e      	ldr	r3, [pc, #184]	; (8006344 <get_HUM+0x160>)
 800628a:	21bf      	movs	r1, #191	; 0xbf
 800628c:	781a      	ldrb	r2, [r3, #0]
 800628e:	9602      	str	r6, [sp, #8]
 8006290:	9401      	str	r4, [sp, #4]
 8006292:	4623      	mov	r3, r4
 8006294:	9700      	str	r7, [sp, #0]
 8006296:	4628      	mov	r0, r5
 8006298:	f7fb fd3c 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 800629c:	4b2a      	ldr	r3, [pc, #168]	; (8006348 <get_HUM+0x164>)
 800629e:	781a      	ldrb	r2, [r3, #0]
 80062a0:	9602      	str	r6, [sp, #8]
 80062a2:	4e2a      	ldr	r6, [pc, #168]	; (800634c <get_HUM+0x168>)
 80062a4:	9401      	str	r4, [sp, #4]
 80062a6:	4623      	mov	r3, r4
 80062a8:	9600      	str	r6, [sp, #0]
 80062aa:	21bf      	movs	r1, #191	; 0xbf
 80062ac:	4628      	mov	r0, r5
 80062ae:	f7fb fd31 	bl	8001d14 <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 80062b2:	f89b 3000 	ldrb.w	r3, [fp]
 80062b6:	4a26      	ldr	r2, [pc, #152]	; (8006350 <get_HUM+0x16c>)
	H1_rH[0]	= H1_rH_x2[0]>>1;
 80062b8:	4926      	ldr	r1, [pc, #152]	; (8006354 <get_HUM+0x170>)


	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 80062ba:	7838      	ldrb	r0, [r7, #0]
	H0_rH[0]	= H0_rH_x2[0]>>1;
 80062bc:	40e3      	lsrs	r3, r4
 80062be:	8013      	strh	r3, [r2, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 80062c0:	f89a 2000 	ldrb.w	r2, [sl]
 80062c4:	40e2      	lsrs	r2, r4
 80062c6:	800a      	strh	r2, [r1, #0]
	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 80062c8:	f899 4000 	ldrb.w	r4, [r9]
 80062cc:	f898 1000 	ldrb.w	r1, [r8]
 80062d0:	eb01 2104 	add.w	r1, r1, r4, lsl #8
 80062d4:	b28c      	uxth	r4, r1
 80062d6:	4920      	ldr	r1, [pc, #128]	; (8006358 <get_HUM+0x174>)
 80062d8:	800c      	strh	r4, [r1, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 80062da:	7831      	ldrb	r1, [r6, #0]
 80062dc:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 80062e0:	481e      	ldr	r0, [pc, #120]	; (800635c <get_HUM+0x178>)
 80062e2:	b289      	uxth	r1, r1
 80062e4:	8001      	strh	r1, [r0, #0]


	//H0[0]		= 4000;
	//H1[0]	=6000;

	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 80062e6:	480f      	ldr	r0, [pc, #60]	; (8006324 <get_HUM+0x140>)
 80062e8:	7805      	ldrb	r5, [r0, #0]
 80062ea:	4811      	ldr	r0, [pc, #68]	; (8006330 <get_HUM+0x14c>)
 80062ec:	7800      	ldrb	r0, [r0, #0]
 80062ee:	eb00 2005 	add.w	r0, r0, r5, lsl #8
 80062f2:	4d1b      	ldr	r5, [pc, #108]	; (8006360 <get_HUM+0x17c>)
 80062f4:	b280      	uxth	r0, r0
 80062f6:	8028      	strh	r0, [r5, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = (((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0])))+(int16_t)(H0_rH[0]);
 80062f8:	1ad2      	subs	r2, r2, r3
 80062fa:	1b00      	subs	r0, r0, r4
 80062fc:	1b09      	subs	r1, r1, r4
 80062fe:	fb12 f200 	smulbb	r2, r2, r0
 8006302:	b209      	sxth	r1, r1
 8006304:	fb92 f2f1 	sdiv	r2, r2, r1
 8006308:	4413      	add	r3, r2
 800630a:	4a16      	ldr	r2, [pc, #88]	; (8006364 <get_HUM+0x180>)
 800630c:	b29b      	uxth	r3, r3
 800630e:	8013      	strh	r3, [r2, #0]
	hum16_x2[0]=hum16[0]*2;
 8006310:	4a15      	ldr	r2, [pc, #84]	; (8006368 <get_HUM+0x184>)
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	8013      	strh	r3, [r2, #0]
}
 8006316:	b005      	add	sp, #20
 8006318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631c:	20000031 	.word	0x20000031
 8006320:	200022a8 	.word	0x200022a8
 8006324:	200043ed 	.word	0x200043ed
 8006328:	20002303 	.word	0x20002303
 800632c:	20000032 	.word	0x20000032
 8006330:	20004449 	.word	0x20004449
 8006334:	2000002d 	.word	0x2000002d
 8006338:	20000030 	.word	0x20000030
 800633c:	2000002b 	.word	0x2000002b
 8006340:	2000002c 	.word	0x2000002c
 8006344:	2000002e 	.word	0x2000002e
 8006348:	2000002f 	.word	0x2000002f
 800634c:	200022f9 	.word	0x200022f9
 8006350:	20004370 	.word	0x20004370
 8006354:	200022fc 	.word	0x200022fc
 8006358:	200043e4 	.word	0x200043e4
 800635c:	2000444c 	.word	0x2000444c
 8006360:	20002304 	.word	0x20002304
 8006364:	2000442a 	.word	0x2000442a
 8006368:	200043be 	.word	0x200043be
 800636c:	20004426 	.word	0x20004426
 8006370:	200043ec 	.word	0x200043ec
 8006374:	2000441e 	.word	0x2000441e
 8006378:	20002306 	.word	0x20002306

0800637c <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 800637c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8006380:	4b37      	ldr	r3, [pc, #220]	; (8006460 <get_PRES+0xe4>)
 8006382:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8006490 <get_PRES+0x114>
 8006386:	4d37      	ldr	r5, [pc, #220]	; (8006464 <get_PRES+0xe8>)
 8006388:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 800638a:	4e37      	ldr	r6, [pc, #220]	; (8006468 <get_PRES+0xec>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 800638c:	4f37      	ldr	r7, [pc, #220]	; (800646c <get_PRES+0xf0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 800638e:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8006494 <get_PRES+0x118>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8006392:	f8df b104 	ldr.w	fp, [pc, #260]	; 8006498 <get_PRES+0x11c>
{
 8006396:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8006398:	2401      	movs	r4, #1
 800639a:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 800639e:	f8cd a008 	str.w	sl, [sp, #8]
 80063a2:	4623      	mov	r3, r4
 80063a4:	9401      	str	r4, [sp, #4]
 80063a6:	9500      	str	r5, [sp, #0]
 80063a8:	21bb      	movs	r1, #187	; 0xbb
 80063aa:	4648      	mov	r0, r9
 80063ac:	f7fb fcb2 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 80063b0:	4b2f      	ldr	r3, [pc, #188]	; (8006470 <get_PRES+0xf4>)
 80063b2:	21bb      	movs	r1, #187	; 0xbb
 80063b4:	781a      	ldrb	r2, [r3, #0]
 80063b6:	f8cd a008 	str.w	sl, [sp, #8]
 80063ba:	4623      	mov	r3, r4
 80063bc:	9401      	str	r4, [sp, #4]
 80063be:	9600      	str	r6, [sp, #0]
 80063c0:	4648      	mov	r0, r9
 80063c2:	f7fb fca7 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 80063c6:	4b2b      	ldr	r3, [pc, #172]	; (8006474 <get_PRES+0xf8>)
 80063c8:	21bb      	movs	r1, #187	; 0xbb
 80063ca:	781a      	ldrb	r2, [r3, #0]
 80063cc:	f8cd a008 	str.w	sl, [sp, #8]
 80063d0:	4623      	mov	r3, r4
 80063d2:	9401      	str	r4, [sp, #4]
 80063d4:	9700      	str	r7, [sp, #0]
 80063d6:	4648      	mov	r0, r9
 80063d8:	f7fb fc9c 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 80063dc:	4b26      	ldr	r3, [pc, #152]	; (8006478 <get_PRES+0xfc>)
 80063de:	21bb      	movs	r1, #187	; 0xbb
 80063e0:	781a      	ldrb	r2, [r3, #0]
 80063e2:	f8cd a008 	str.w	sl, [sp, #8]
 80063e6:	4623      	mov	r3, r4
 80063e8:	9401      	str	r4, [sp, #4]
 80063ea:	f8cd 8000 	str.w	r8, [sp]
 80063ee:	4648      	mov	r0, r9
 80063f0:	f7fb fc90 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 80063f4:	4b21      	ldr	r3, [pc, #132]	; (800647c <get_PRES+0x100>)
 80063f6:	21bb      	movs	r1, #187	; 0xbb
 80063f8:	781a      	ldrb	r2, [r3, #0]
 80063fa:	f8cd a008 	str.w	sl, [sp, #8]
 80063fe:	4623      	mov	r3, r4
 8006400:	9401      	str	r4, [sp, #4]
 8006402:	f8cd b000 	str.w	fp, [sp]
 8006406:	4648      	mov	r0, r9
 8006408:	f7fb fc84 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 800640c:	4b1c      	ldr	r3, [pc, #112]	; (8006480 <get_PRES+0x104>)
 800640e:	781a      	ldrb	r2, [r3, #0]
 8006410:	f8cd a008 	str.w	sl, [sp, #8]
 8006414:	f8df a084 	ldr.w	sl, [pc, #132]	; 800649c <get_PRES+0x120>
 8006418:	9401      	str	r4, [sp, #4]
 800641a:	4623      	mov	r3, r4
 800641c:	f8cd a000 	str.w	sl, [sp]
 8006420:	21bb      	movs	r1, #187	; 0xbb
 8006422:	4648      	mov	r0, r9
 8006424:	f7fb fc76 	bl	8001d14 <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 8006428:	f89b 3000 	ldrb.w	r3, [fp]
 800642c:	f89a 2000 	ldrb.w	r2, [sl]
 8006430:	021b      	lsls	r3, r3, #8
 8006432:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8006436:	f898 2000 	ldrb.w	r2, [r8]
 800643a:	4413      	add	r3, r2
 800643c:	4a11      	ldr	r2, [pc, #68]	; (8006484 <get_PRES+0x108>)
 800643e:	6013      	str	r3, [r2, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 8006440:	7833      	ldrb	r3, [r6, #0]
 8006442:	783a      	ldrb	r2, [r7, #0]
 8006444:	021b      	lsls	r3, r3, #8
 8006446:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 800644a:	782a      	ldrb	r2, [r5, #0]
 800644c:	4413      	add	r3, r2
 800644e:	4a0e      	ldr	r2, [pc, #56]	; (8006488 <get_PRES+0x10c>)
 8006450:	6013      	str	r3, [r2, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 8006452:	4a0e      	ldr	r2, [pc, #56]	; (800648c <get_PRES+0x110>)
 8006454:	0b1b      	lsrs	r3, r3, #12
 8006456:	6013      	str	r3, [r2, #0]
}
 8006458:	b005      	add	sp, #20
 800645a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800645e:	bf00      	nop
 8006460:	2000003f 	.word	0x2000003f
 8006464:	20004372 	.word	0x20004372
 8006468:	200043a7 	.word	0x200043a7
 800646c:	20004384 	.word	0x20004384
 8006470:	2000003e 	.word	0x2000003e
 8006474:	2000003d 	.word	0x2000003d
 8006478:	2000003c 	.word	0x2000003c
 800647c:	2000003b 	.word	0x2000003b
 8006480:	2000003a 	.word	0x2000003a
 8006484:	200043e0 	.word	0x200043e0
 8006488:	20004444 	.word	0x20004444
 800648c:	20004380 	.word	0x20004380
 8006490:	200022a8 	.word	0x200022a8
 8006494:	2000444a 	.word	0x2000444a
 8006498:	200043a2 	.word	0x200043a2
 800649c:	20004427 	.word	0x20004427

080064a0 <get_MAGN>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_MAGN(void)
{
 80064a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_L_REG_M[0], 1, OUTX_L_REG_M, 1, I2C_TIMEOUT);
 80064a4:	4b3f      	ldr	r3, [pc, #252]	; (80065a4 <get_MAGN+0x104>)
 80064a6:	f8df 9134 	ldr.w	r9, [pc, #308]	; 80065dc <get_MAGN+0x13c>
 80064aa:	781a      	ldrb	r2, [r3, #0]
 80064ac:	483e      	ldr	r0, [pc, #248]	; (80065a8 <get_MAGN+0x108>)
 80064ae:	f8cd 9000 	str.w	r9, [sp]
 80064b2:	2401      	movs	r4, #1
 80064b4:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80064b8:	4623      	mov	r3, r4
 80064ba:	9502      	str	r5, [sp, #8]
 80064bc:	9401      	str	r4, [sp, #4]
 80064be:	213d      	movs	r1, #61	; 0x3d
 80064c0:	f7fb fc28 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_H_REG_M[0], 1, OUTX_H_REG_M, 1, I2C_TIMEOUT);
 80064c4:	4b39      	ldr	r3, [pc, #228]	; (80065ac <get_MAGN+0x10c>)
 80064c6:	f8df a118 	ldr.w	sl, [pc, #280]	; 80065e0 <get_MAGN+0x140>
 80064ca:	781a      	ldrb	r2, [r3, #0]
 80064cc:	4836      	ldr	r0, [pc, #216]	; (80065a8 <get_MAGN+0x108>)
 80064ce:	9502      	str	r5, [sp, #8]
 80064d0:	4623      	mov	r3, r4
 80064d2:	9401      	str	r4, [sp, #4]
 80064d4:	f8cd a000 	str.w	sl, [sp]
 80064d8:	213d      	movs	r1, #61	; 0x3d
 80064da:	f7fb fc1b 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_L_REG_M[0], 1, OUTY_L_REG_M, 1, I2C_TIMEOUT);
 80064de:	4b34      	ldr	r3, [pc, #208]	; (80065b0 <get_MAGN+0x110>)
 80064e0:	4f34      	ldr	r7, [pc, #208]	; (80065b4 <get_MAGN+0x114>)
 80064e2:	781a      	ldrb	r2, [r3, #0]
 80064e4:	4830      	ldr	r0, [pc, #192]	; (80065a8 <get_MAGN+0x108>)
 80064e6:	9502      	str	r5, [sp, #8]
 80064e8:	4623      	mov	r3, r4
 80064ea:	9401      	str	r4, [sp, #4]
 80064ec:	9700      	str	r7, [sp, #0]
 80064ee:	213d      	movs	r1, #61	; 0x3d
 80064f0:	f7fb fc10 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_H_REG_M[0], 1, OUTY_H_REG_M, 1, I2C_TIMEOUT);
 80064f4:	4b30      	ldr	r3, [pc, #192]	; (80065b8 <get_MAGN+0x118>)
 80064f6:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 80065e4 <get_MAGN+0x144>
 80064fa:	781a      	ldrb	r2, [r3, #0]
 80064fc:	482a      	ldr	r0, [pc, #168]	; (80065a8 <get_MAGN+0x108>)
 80064fe:	9502      	str	r5, [sp, #8]
 8006500:	4623      	mov	r3, r4
 8006502:	9401      	str	r4, [sp, #4]
 8006504:	f8cd 8000 	str.w	r8, [sp]
 8006508:	213d      	movs	r1, #61	; 0x3d
 800650a:	f7fb fc03 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_L_REG_M[0], 1, OUTZ_L_REG_M, 1, I2C_TIMEOUT);
 800650e:	4b2b      	ldr	r3, [pc, #172]	; (80065bc <get_MAGN+0x11c>)
 8006510:	4e2b      	ldr	r6, [pc, #172]	; (80065c0 <get_MAGN+0x120>)
 8006512:	781a      	ldrb	r2, [r3, #0]
 8006514:	4824      	ldr	r0, [pc, #144]	; (80065a8 <get_MAGN+0x108>)
 8006516:	9502      	str	r5, [sp, #8]
 8006518:	4623      	mov	r3, r4
 800651a:	9401      	str	r4, [sp, #4]
 800651c:	9600      	str	r6, [sp, #0]
 800651e:	213d      	movs	r1, #61	; 0x3d
 8006520:	f7fb fbf8 	bl	8001d14 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_H_REG_M[0], 1, OUTZ_H_REG_M, 1, I2C_TIMEOUT);
 8006524:	4b27      	ldr	r3, [pc, #156]	; (80065c4 <get_MAGN+0x124>)
 8006526:	4820      	ldr	r0, [pc, #128]	; (80065a8 <get_MAGN+0x108>)
 8006528:	781a      	ldrb	r2, [r3, #0]
 800652a:	9502      	str	r5, [sp, #8]
 800652c:	4d26      	ldr	r5, [pc, #152]	; (80065c8 <get_MAGN+0x128>)
 800652e:	9401      	str	r4, [sp, #4]
 8006530:	4623      	mov	r3, r4
 8006532:	9500      	str	r5, [sp, #0]
 8006534:	213d      	movs	r1, #61	; 0x3d
 8006536:	f7fb fbed 	bl	8001d14 <HAL_I2C_Mem_Read>

	//CONCATENATION
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 800653a:	f89a 2000 	ldrb.w	r2, [sl]
 800653e:	f899 3000 	ldrb.w	r3, [r9]
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8006542:	7839      	ldrb	r1, [r7, #0]
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8006544:	7828      	ldrb	r0, [r5, #0]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8006546:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 800654a:	f898 2000 	ldrb.w	r2, [r8]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 800654e:	b29b      	uxth	r3, r3
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8006550:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8006554:	7832      	ldrb	r2, [r6, #0]
	if (valeur>=0x8000){
 8006556:	041d      	lsls	r5, r3, #16
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8006558:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 800655a:	bf48      	it	mi
 800655c:	425b      	negmi	r3, r3
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 800655e:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	//GESTION VALEURS NEGATIVES
	magnX16[0]	= est_negatif(magnX16[0]);
 8006562:	481a      	ldr	r0, [pc, #104]	; (80065cc <get_MAGN+0x12c>)
		valeur=~valeur+1;
 8006564:	bf48      	it	mi
 8006566:	b29b      	uxthmi	r3, r3
	if (valeur>=0x8000){
 8006568:	040c      	lsls	r4, r1, #16
	magnX16[0]	= est_negatif(magnX16[0]);
 800656a:	8003      	strh	r3, [r0, #0]
		valeur=~valeur+1;
 800656c:	bf48      	it	mi
 800656e:	4249      	negmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8006570:	4817      	ldr	r0, [pc, #92]	; (80065d0 <get_MAGN+0x130>)
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8006572:	b292      	uxth	r2, r2
		valeur=~valeur+1;
 8006574:	bf48      	it	mi
 8006576:	b289      	uxthmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8006578:	8001      	strh	r1, [r0, #0]
	if (valeur>=0x8000){
 800657a:	0410      	lsls	r0, r2, #16
		valeur=~valeur+1;
 800657c:	bf48      	it	mi
 800657e:	4252      	negmi	r2, r2
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8006580:	4814      	ldr	r0, [pc, #80]	; (80065d4 <get_MAGN+0x134>)
		valeur=~valeur+1;
 8006582:	bf48      	it	mi
 8006584:	b292      	uxthmi	r2, r2

	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 8006586:	f083 0302 	eor.w	r3, r3, #2
 800658a:	f081 0102 	eor.w	r1, r1, #2
 800658e:	4419      	add	r1, r3
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8006590:	8002      	strh	r2, [r0, #0]
	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 8006592:	4b11      	ldr	r3, [pc, #68]	; (80065d8 <get_MAGN+0x138>)
 8006594:	f082 0202 	eor.w	r2, r2, #2
 8006598:	440a      	add	r2, r1
 800659a:	801a      	strh	r2, [r3, #0]

}
 800659c:	b004      	add	sp, #16
 800659e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a2:	bf00      	nop
 80065a4:	20000035 	.word	0x20000035
 80065a8:	200022a8 	.word	0x200022a8
 80065ac:	20000034 	.word	0x20000034
 80065b0:	20000037 	.word	0x20000037
 80065b4:	2000442f 	.word	0x2000442f
 80065b8:	20000036 	.word	0x20000036
 80065bc:	20000039 	.word	0x20000039
 80065c0:	2000444e 	.word	0x2000444e
 80065c4:	20000038 	.word	0x20000038
 80065c8:	200043e9 	.word	0x200043e9
 80065cc:	20004386 	.word	0x20004386
 80065d0:	200043e6 	.word	0x200043e6
 80065d4:	20002300 	.word	0x20002300
 80065d8:	200022f6 	.word	0x200022f6
 80065dc:	20004373 	.word	0x20004373
 80065e0:	200043a3 	.word	0x200043a3
 80065e4:	20004448 	.word	0x20004448

080065e8 <get_ADC>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_ADC(void)
{
 80065e8:	b508      	push	{r3, lr}
	if (HAL_ADC_Start(&hadc1)!= HAL_OK)
 80065ea:	4807      	ldr	r0, [pc, #28]	; (8006608 <get_ADC+0x20>)
 80065ec:	f7fa fb78 	bl	8000ce0 <HAL_ADC_Start>
	{
		Error_Handler();
	}

	HAL_Delay(1);
 80065f0:	2001      	movs	r0, #1
 80065f2:	f7fa f809 	bl	8000608 <HAL_Delay>
	gas16 = aADCxConvertedValues[0];
 80065f6:	4b05      	ldr	r3, [pc, #20]	; (800660c <get_ADC+0x24>)
 80065f8:	4a05      	ldr	r2, [pc, #20]	; (8006610 <get_ADC+0x28>)
 80065fa:	8819      	ldrh	r1, [r3, #0]
 80065fc:	8011      	strh	r1, [r2, #0]
	bat16 = aADCxConvertedValues[1];
 80065fe:	885a      	ldrh	r2, [r3, #2]
 8006600:	4b04      	ldr	r3, [pc, #16]	; (8006614 <get_ADC+0x2c>)
 8006602:	801a      	strh	r2, [r3, #0]
 8006604:	bd08      	pop	{r3, pc}
 8006606:	bf00      	nop
 8006608:	20000190 	.word	0x20000190
 800660c:	20004422 	.word	0x20004422
 8006610:	200043c2 	.word	0x200043c2
 8006614:	20004374 	.word	0x20004374

08006618 <SD_SENSORS>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////



void SD_SENSORS(uint32_t lon32, uint32_t lat32, uint32_t alt32,uint32_t err)
{
 8006618:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800661c:	461d      	mov	r5, r3

	itoa(temp16u[0],temp_u_char,10);
 800661e:	4bac      	ldr	r3, [pc, #688]	; (80068d0 <SD_SENSORS+0x2b8>)
{
 8006620:	4680      	mov	r8, r0
 8006622:	460f      	mov	r7, r1
 8006624:	4616      	mov	r6, r2
	itoa(temp16u[0],temp_u_char,10);
 8006626:	49ab      	ldr	r1, [pc, #684]	; (80068d4 <SD_SENSORS+0x2bc>)
 8006628:	8818      	ldrh	r0, [r3, #0]
 800662a:	220a      	movs	r2, #10
 800662c:	f001 f814 	bl	8007658 <itoa>
	itoa(temp16d[0],temp_d_char,10);
 8006630:	4ba9      	ldr	r3, [pc, #676]	; (80068d8 <SD_SENSORS+0x2c0>)
 8006632:	49aa      	ldr	r1, [pc, #680]	; (80068dc <SD_SENSORS+0x2c4>)
 8006634:	8818      	ldrh	r0, [r3, #0]
 8006636:	220a      	movs	r2, #10
 8006638:	f001 f80e 	bl	8007658 <itoa>

	itoa(hum16[0],hum_char,10);
 800663c:	4ba8      	ldr	r3, [pc, #672]	; (80068e0 <SD_SENSORS+0x2c8>)
 800663e:	49a9      	ldr	r1, [pc, #676]	; (80068e4 <SD_SENSORS+0x2cc>)
 8006640:	8818      	ldrh	r0, [r3, #0]
 8006642:	220a      	movs	r2, #10
 8006644:	f001 f808 	bl	8007658 <itoa>

	itoa(pres32[0],pres_char,10);
 8006648:	4ba7      	ldr	r3, [pc, #668]	; (80068e8 <SD_SENSORS+0x2d0>)
 800664a:	49a8      	ldr	r1, [pc, #672]	; (80068ec <SD_SENSORS+0x2d4>)
 800664c:	6818      	ldr	r0, [r3, #0]
 800664e:	220a      	movs	r2, #10
 8006650:	f001 f802 	bl	8007658 <itoa>

	itoa(magn16[0],magn_char,10);
 8006654:	4ba6      	ldr	r3, [pc, #664]	; (80068f0 <SD_SENSORS+0x2d8>)
 8006656:	49a7      	ldr	r1, [pc, #668]	; (80068f4 <SD_SENSORS+0x2dc>)
 8006658:	8818      	ldrh	r0, [r3, #0]
 800665a:	220a      	movs	r2, #10
 800665c:	f000 fffc 	bl	8007658 <itoa>

	uint16_t bat_volt16 = (uint16_t) (bat16*100/4700);
 8006660:	4ba5      	ldr	r3, [pc, #660]	; (80068f8 <SD_SENSORS+0x2e0>)
	itoa(gas16,gas_char, 10);
 8006662:	49a6      	ldr	r1, [pc, #664]	; (80068fc <SD_SENSORS+0x2e4>)
	uint16_t bat_volt16 = (uint16_t) (bat16*100/4700);
 8006664:	881c      	ldrh	r4, [r3, #0]
 8006666:	232f      	movs	r3, #47	; 0x2f
 8006668:	fb94 f4f3 	sdiv	r4, r4, r3
	itoa(gas16,gas_char, 10);
 800666c:	4ba4      	ldr	r3, [pc, #656]	; (8006900 <SD_SENSORS+0x2e8>)
 800666e:	220a      	movs	r2, #10
 8006670:	8818      	ldrh	r0, [r3, #0]
 8006672:	f000 fff1 	bl	8007658 <itoa>
	itoa(bat_volt16,bat_char, 10);
 8006676:	220a      	movs	r2, #10
 8006678:	49a2      	ldr	r1, [pc, #648]	; (8006904 <SD_SENSORS+0x2ec>)
 800667a:	4620      	mov	r0, r4
 800667c:	f000 ffec 	bl	8007658 <itoa>

	uint32_t alti32 = alt32/100;
	itoa(lon32,lon_char,10);
 8006680:	220a      	movs	r2, #10
 8006682:	49a1      	ldr	r1, [pc, #644]	; (8006908 <SD_SENSORS+0x2f0>)
 8006684:	4640      	mov	r0, r8
 8006686:	f000 ffe7 	bl	8007658 <itoa>
	itoa(lat32,lat_char,10);
 800668a:	220a      	movs	r2, #10
 800668c:	499f      	ldr	r1, [pc, #636]	; (800690c <SD_SENSORS+0x2f4>)
 800668e:	4638      	mov	r0, r7
 8006690:	f000 ffe2 	bl	8007658 <itoa>
	uint32_t alti32 = alt32/100;
 8006694:	2464      	movs	r4, #100	; 0x64
	itoa(alti32,alt_char,10);
 8006696:	220a      	movs	r2, #10
 8006698:	499d      	ldr	r1, [pc, #628]	; (8006910 <SD_SENSORS+0x2f8>)
 800669a:	fbb6 f0f4 	udiv	r0, r6, r4
 800669e:	f000 ffdb 	bl	8007658 <itoa>
	itoa(err,err_char,10);
 80066a2:	220a      	movs	r2, #10
 80066a4:	499b      	ldr	r1, [pc, #620]	; (8006914 <SD_SENSORS+0x2fc>)
 80066a6:	4628      	mov	r0, r5
 80066a8:	f000 ffd6 	bl	8007658 <itoa>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 80066ac:	2201      	movs	r2, #1
 80066ae:	2120      	movs	r1, #32
 80066b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80066b4:	f7fb f8dc 	bl	8001870 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80066b8:	4620      	mov	r0, r4
 80066ba:	f7f9 ffa5 	bl	8000608 <HAL_Delay>

	//CONNECTION TO THE SDCARD

	//if we connect successfully to the SDCard :
	if(f_mount(&myFATFS, SDPath, 1) == FR_OK)
 80066be:	2201      	movs	r2, #1
 80066c0:	4995      	ldr	r1, [pc, #596]	; (8006918 <SD_SENSORS+0x300>)
 80066c2:	4896      	ldr	r0, [pc, #600]	; (800691c <SD_SENSORS+0x304>)
 80066c4:	f7fe fec2 	bl	800544c <f_mount>
 80066c8:	2800      	cmp	r0, #0
 80066ca:	f040 80fd 	bne.w	80068c8 <SD_SENSORS+0x2b0>
	{
		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80066ce:	2120      	movs	r1, #32
 80066d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80066d4:	f7fb f8d1 	bl	800187a <HAL_GPIO_TogglePin>

		  char myFileName[] = "RESULT.TXT\0";
 80066d8:	4a91      	ldr	r2, [pc, #580]	; (8006920 <SD_SENSORS+0x308>)
 80066da:	6810      	ldr	r0, [r2, #0]
 80066dc:	6851      	ldr	r1, [r2, #4]
 80066de:	ab01      	add	r3, sp, #4
 80066e0:	c303      	stmia	r3!, {r0, r1}
 80066e2:	6890      	ldr	r0, [r2, #8]
 80066e4:	6018      	str	r0, [r3, #0]
		  f_open(&myFILE, myFileName, FA_WRITE | FA_OPEN_APPEND);
 80066e6:	2232      	movs	r2, #50	; 0x32
 80066e8:	a901      	add	r1, sp, #4
 80066ea:	488e      	ldr	r0, [pc, #568]	; (8006924 <SD_SENSORS+0x30c>)
 80066ec:	f7fe fee2 	bl	80054b4 <f_open>


		  f_write(&myFILE, "T:\t", 3, &testByte);
 80066f0:	4b8d      	ldr	r3, [pc, #564]	; (8006928 <SD_SENSORS+0x310>)
 80066f2:	498e      	ldr	r1, [pc, #568]	; (800692c <SD_SENSORS+0x314>)
 80066f4:	488b      	ldr	r0, [pc, #556]	; (8006924 <SD_SENSORS+0x30c>)
 80066f6:	2203      	movs	r2, #3
 80066f8:	f7fe fff2 	bl	80056e0 <f_write>
		  f_write(&myFILE, temp_u_char, strlen(temp_u_char), &testByte);
 80066fc:	4875      	ldr	r0, [pc, #468]	; (80068d4 <SD_SENSORS+0x2bc>)
 80066fe:	f7f9 fd67 	bl	80001d0 <strlen>
 8006702:	4b89      	ldr	r3, [pc, #548]	; (8006928 <SD_SENSORS+0x310>)
 8006704:	4973      	ldr	r1, [pc, #460]	; (80068d4 <SD_SENSORS+0x2bc>)
 8006706:	4602      	mov	r2, r0
 8006708:	4886      	ldr	r0, [pc, #536]	; (8006924 <SD_SENSORS+0x30c>)
 800670a:	f7fe ffe9 	bl	80056e0 <f_write>
		  f_write(&myFILE, ",", 1, &testByte);
 800670e:	4b86      	ldr	r3, [pc, #536]	; (8006928 <SD_SENSORS+0x310>)
 8006710:	4987      	ldr	r1, [pc, #540]	; (8006930 <SD_SENSORS+0x318>)
 8006712:	4884      	ldr	r0, [pc, #528]	; (8006924 <SD_SENSORS+0x30c>)
 8006714:	2201      	movs	r2, #1
 8006716:	f7fe ffe3 	bl	80056e0 <f_write>
		  f_write(&myFILE, temp_d_char, strlen(temp_d_char), &testByte);
 800671a:	4870      	ldr	r0, [pc, #448]	; (80068dc <SD_SENSORS+0x2c4>)
 800671c:	f7f9 fd58 	bl	80001d0 <strlen>
 8006720:	4b81      	ldr	r3, [pc, #516]	; (8006928 <SD_SENSORS+0x310>)
 8006722:	496e      	ldr	r1, [pc, #440]	; (80068dc <SD_SENSORS+0x2c4>)
 8006724:	4602      	mov	r2, r0
 8006726:	487f      	ldr	r0, [pc, #508]	; (8006924 <SD_SENSORS+0x30c>)
 8006728:	f7fe ffda 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\tC\t", 4, &testByte);
 800672c:	4b7e      	ldr	r3, [pc, #504]	; (8006928 <SD_SENSORS+0x310>)
 800672e:	4981      	ldr	r1, [pc, #516]	; (8006934 <SD_SENSORS+0x31c>)
 8006730:	487c      	ldr	r0, [pc, #496]	; (8006924 <SD_SENSORS+0x30c>)
 8006732:	2204      	movs	r2, #4
 8006734:	f7fe ffd4 	bl	80056e0 <f_write>

		  f_write(&myFILE, "P:\t", 3, &testByte);
 8006738:	4b7b      	ldr	r3, [pc, #492]	; (8006928 <SD_SENSORS+0x310>)
 800673a:	497f      	ldr	r1, [pc, #508]	; (8006938 <SD_SENSORS+0x320>)
 800673c:	4879      	ldr	r0, [pc, #484]	; (8006924 <SD_SENSORS+0x30c>)
 800673e:	2203      	movs	r2, #3
 8006740:	f7fe ffce 	bl	80056e0 <f_write>
		  f_write(&myFILE, pres_char, strlen(pres_char), &testByte);
 8006744:	4869      	ldr	r0, [pc, #420]	; (80068ec <SD_SENSORS+0x2d4>)
 8006746:	f7f9 fd43 	bl	80001d0 <strlen>
 800674a:	4b77      	ldr	r3, [pc, #476]	; (8006928 <SD_SENSORS+0x310>)
 800674c:	4967      	ldr	r1, [pc, #412]	; (80068ec <SD_SENSORS+0x2d4>)
 800674e:	4602      	mov	r2, r0
 8006750:	4874      	ldr	r0, [pc, #464]	; (8006924 <SD_SENSORS+0x30c>)
 8006752:	f7fe ffc5 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\thPa\t", 5, &testByte);
 8006756:	4b74      	ldr	r3, [pc, #464]	; (8006928 <SD_SENSORS+0x310>)
 8006758:	4978      	ldr	r1, [pc, #480]	; (800693c <SD_SENSORS+0x324>)
 800675a:	4872      	ldr	r0, [pc, #456]	; (8006924 <SD_SENSORS+0x30c>)
 800675c:	2205      	movs	r2, #5
 800675e:	f7fe ffbf 	bl	80056e0 <f_write>

		  f_write(&myFILE, "H:\t", 3, &testByte);
 8006762:	4b71      	ldr	r3, [pc, #452]	; (8006928 <SD_SENSORS+0x310>)
 8006764:	4976      	ldr	r1, [pc, #472]	; (8006940 <SD_SENSORS+0x328>)
 8006766:	486f      	ldr	r0, [pc, #444]	; (8006924 <SD_SENSORS+0x30c>)
 8006768:	2203      	movs	r2, #3
 800676a:	f7fe ffb9 	bl	80056e0 <f_write>
		  f_write(&myFILE, hum_char, strlen(hum_char), &testByte);
 800676e:	485d      	ldr	r0, [pc, #372]	; (80068e4 <SD_SENSORS+0x2cc>)
 8006770:	f7f9 fd2e 	bl	80001d0 <strlen>
 8006774:	4b6c      	ldr	r3, [pc, #432]	; (8006928 <SD_SENSORS+0x310>)
 8006776:	495b      	ldr	r1, [pc, #364]	; (80068e4 <SD_SENSORS+0x2cc>)
 8006778:	4602      	mov	r2, r0
 800677a:	486a      	ldr	r0, [pc, #424]	; (8006924 <SD_SENSORS+0x30c>)
 800677c:	f7fe ffb0 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\t%\t", 3, &testByte);
 8006780:	4b69      	ldr	r3, [pc, #420]	; (8006928 <SD_SENSORS+0x310>)
 8006782:	4970      	ldr	r1, [pc, #448]	; (8006944 <SD_SENSORS+0x32c>)
 8006784:	4867      	ldr	r0, [pc, #412]	; (8006924 <SD_SENSORS+0x30c>)
 8006786:	2203      	movs	r2, #3
 8006788:	f7fe ffaa 	bl	80056e0 <f_write>

		  f_write(&myFILE, "M:\t", 3, &testByte);
 800678c:	4b66      	ldr	r3, [pc, #408]	; (8006928 <SD_SENSORS+0x310>)
 800678e:	496e      	ldr	r1, [pc, #440]	; (8006948 <SD_SENSORS+0x330>)
 8006790:	4864      	ldr	r0, [pc, #400]	; (8006924 <SD_SENSORS+0x30c>)
 8006792:	2203      	movs	r2, #3
 8006794:	f7fe ffa4 	bl	80056e0 <f_write>
		  f_write(&myFILE, magn_char, strlen(magn_char), &testByte);
 8006798:	4856      	ldr	r0, [pc, #344]	; (80068f4 <SD_SENSORS+0x2dc>)
 800679a:	f7f9 fd19 	bl	80001d0 <strlen>
 800679e:	4b62      	ldr	r3, [pc, #392]	; (8006928 <SD_SENSORS+0x310>)
 80067a0:	4954      	ldr	r1, [pc, #336]	; (80068f4 <SD_SENSORS+0x2dc>)
 80067a2:	4602      	mov	r2, r0
 80067a4:	485f      	ldr	r0, [pc, #380]	; (8006924 <SD_SENSORS+0x30c>)
 80067a6:	f7fe ff9b 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\tmgauss\t", 8, &testByte);
 80067aa:	4b5f      	ldr	r3, [pc, #380]	; (8006928 <SD_SENSORS+0x310>)
 80067ac:	4967      	ldr	r1, [pc, #412]	; (800694c <SD_SENSORS+0x334>)
 80067ae:	485d      	ldr	r0, [pc, #372]	; (8006924 <SD_SENSORS+0x30c>)
 80067b0:	2208      	movs	r2, #8
 80067b2:	f7fe ff95 	bl	80056e0 <f_write>

		  f_write(&myFILE, "Lon:\t", 5, &testByte);
 80067b6:	4b5c      	ldr	r3, [pc, #368]	; (8006928 <SD_SENSORS+0x310>)
 80067b8:	4965      	ldr	r1, [pc, #404]	; (8006950 <SD_SENSORS+0x338>)
 80067ba:	485a      	ldr	r0, [pc, #360]	; (8006924 <SD_SENSORS+0x30c>)
 80067bc:	2205      	movs	r2, #5
 80067be:	f7fe ff8f 	bl	80056e0 <f_write>
		  f_write(&myFILE, lon_char, strlen(lon_char), &testByte);
 80067c2:	4851      	ldr	r0, [pc, #324]	; (8006908 <SD_SENSORS+0x2f0>)
 80067c4:	f7f9 fd04 	bl	80001d0 <strlen>
 80067c8:	4b57      	ldr	r3, [pc, #348]	; (8006928 <SD_SENSORS+0x310>)
 80067ca:	494f      	ldr	r1, [pc, #316]	; (8006908 <SD_SENSORS+0x2f0>)
 80067cc:	4602      	mov	r2, r0
 80067ce:	4855      	ldr	r0, [pc, #340]	; (8006924 <SD_SENSORS+0x30c>)
 80067d0:	f7fe ff86 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 80067d4:	4b54      	ldr	r3, [pc, #336]	; (8006928 <SD_SENSORS+0x310>)
 80067d6:	495f      	ldr	r1, [pc, #380]	; (8006954 <SD_SENSORS+0x33c>)
 80067d8:	4852      	ldr	r0, [pc, #328]	; (8006924 <SD_SENSORS+0x30c>)
 80067da:	2203      	movs	r2, #3
 80067dc:	f7fe ff80 	bl	80056e0 <f_write>
		  f_write(&myFILE, "Lat:\t", 5, &testByte);
 80067e0:	4b51      	ldr	r3, [pc, #324]	; (8006928 <SD_SENSORS+0x310>)
 80067e2:	495d      	ldr	r1, [pc, #372]	; (8006958 <SD_SENSORS+0x340>)
 80067e4:	484f      	ldr	r0, [pc, #316]	; (8006924 <SD_SENSORS+0x30c>)
 80067e6:	2205      	movs	r2, #5
 80067e8:	f7fe ff7a 	bl	80056e0 <f_write>
		  f_write(&myFILE, lat_char, strlen(lat_char), &testByte);
 80067ec:	4847      	ldr	r0, [pc, #284]	; (800690c <SD_SENSORS+0x2f4>)
 80067ee:	f7f9 fcef 	bl	80001d0 <strlen>
 80067f2:	4b4d      	ldr	r3, [pc, #308]	; (8006928 <SD_SENSORS+0x310>)
 80067f4:	4945      	ldr	r1, [pc, #276]	; (800690c <SD_SENSORS+0x2f4>)
 80067f6:	4602      	mov	r2, r0
 80067f8:	484a      	ldr	r0, [pc, #296]	; (8006924 <SD_SENSORS+0x30c>)
 80067fa:	f7fe ff71 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 80067fe:	4b4a      	ldr	r3, [pc, #296]	; (8006928 <SD_SENSORS+0x310>)
 8006800:	4954      	ldr	r1, [pc, #336]	; (8006954 <SD_SENSORS+0x33c>)
 8006802:	4848      	ldr	r0, [pc, #288]	; (8006924 <SD_SENSORS+0x30c>)
 8006804:	2203      	movs	r2, #3
 8006806:	f7fe ff6b 	bl	80056e0 <f_write>
		  f_write(&myFILE, "Alt:\t", 5, &testByte);
 800680a:	4b47      	ldr	r3, [pc, #284]	; (8006928 <SD_SENSORS+0x310>)
 800680c:	4953      	ldr	r1, [pc, #332]	; (800695c <SD_SENSORS+0x344>)
 800680e:	4845      	ldr	r0, [pc, #276]	; (8006924 <SD_SENSORS+0x30c>)
 8006810:	2205      	movs	r2, #5
 8006812:	f7fe ff65 	bl	80056e0 <f_write>
		  f_write(&myFILE, alt_char, strlen(alt_char), &testByte);
 8006816:	483e      	ldr	r0, [pc, #248]	; (8006910 <SD_SENSORS+0x2f8>)
 8006818:	f7f9 fcda 	bl	80001d0 <strlen>
 800681c:	4b42      	ldr	r3, [pc, #264]	; (8006928 <SD_SENSORS+0x310>)
 800681e:	493c      	ldr	r1, [pc, #240]	; (8006910 <SD_SENSORS+0x2f8>)
 8006820:	4602      	mov	r2, r0
 8006822:	4840      	ldr	r0, [pc, #256]	; (8006924 <SD_SENSORS+0x30c>)
 8006824:	f7fe ff5c 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8006828:	4b3f      	ldr	r3, [pc, #252]	; (8006928 <SD_SENSORS+0x310>)
 800682a:	494a      	ldr	r1, [pc, #296]	; (8006954 <SD_SENSORS+0x33c>)
 800682c:	483d      	ldr	r0, [pc, #244]	; (8006924 <SD_SENSORS+0x30c>)
 800682e:	2203      	movs	r2, #3
 8006830:	f7fe ff56 	bl	80056e0 <f_write>

		  f_write(&myFILE, "G:\t", 3, &testByte);
 8006834:	4b3c      	ldr	r3, [pc, #240]	; (8006928 <SD_SENSORS+0x310>)
 8006836:	494a      	ldr	r1, [pc, #296]	; (8006960 <SD_SENSORS+0x348>)
 8006838:	483a      	ldr	r0, [pc, #232]	; (8006924 <SD_SENSORS+0x30c>)
 800683a:	2203      	movs	r2, #3
 800683c:	f7fe ff50 	bl	80056e0 <f_write>
		  f_write(&myFILE, gas_char, strlen(gas_char), &testByte);
 8006840:	482e      	ldr	r0, [pc, #184]	; (80068fc <SD_SENSORS+0x2e4>)
 8006842:	f7f9 fcc5 	bl	80001d0 <strlen>
 8006846:	4b38      	ldr	r3, [pc, #224]	; (8006928 <SD_SENSORS+0x310>)
 8006848:	492c      	ldr	r1, [pc, #176]	; (80068fc <SD_SENSORS+0x2e4>)
 800684a:	4602      	mov	r2, r0
 800684c:	4835      	ldr	r0, [pc, #212]	; (8006924 <SD_SENSORS+0x30c>)
 800684e:	f7fe ff47 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\tppm\t", 5, &testByte);
 8006852:	4b35      	ldr	r3, [pc, #212]	; (8006928 <SD_SENSORS+0x310>)
 8006854:	4943      	ldr	r1, [pc, #268]	; (8006964 <SD_SENSORS+0x34c>)
 8006856:	4833      	ldr	r0, [pc, #204]	; (8006924 <SD_SENSORS+0x30c>)
 8006858:	2205      	movs	r2, #5
 800685a:	f7fe ff41 	bl	80056e0 <f_write>

		  f_write(&myFILE, "Bat:\t", 5, &testByte);
 800685e:	4b32      	ldr	r3, [pc, #200]	; (8006928 <SD_SENSORS+0x310>)
 8006860:	4941      	ldr	r1, [pc, #260]	; (8006968 <SD_SENSORS+0x350>)
 8006862:	4830      	ldr	r0, [pc, #192]	; (8006924 <SD_SENSORS+0x30c>)
 8006864:	2205      	movs	r2, #5
 8006866:	f7fe ff3b 	bl	80056e0 <f_write>
		  f_write(&myFILE, bat_char, strlen(bat_char), &testByte);
 800686a:	4826      	ldr	r0, [pc, #152]	; (8006904 <SD_SENSORS+0x2ec>)
 800686c:	f7f9 fcb0 	bl	80001d0 <strlen>
 8006870:	4b2d      	ldr	r3, [pc, #180]	; (8006928 <SD_SENSORS+0x310>)
 8006872:	4924      	ldr	r1, [pc, #144]	; (8006904 <SD_SENSORS+0x2ec>)
 8006874:	4602      	mov	r2, r0
 8006876:	482b      	ldr	r0, [pc, #172]	; (8006924 <SD_SENSORS+0x30c>)
 8006878:	f7fe ff32 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\t%\r\t", 4, &testByte);
 800687c:	4b2a      	ldr	r3, [pc, #168]	; (8006928 <SD_SENSORS+0x310>)
 800687e:	493b      	ldr	r1, [pc, #236]	; (800696c <SD_SENSORS+0x354>)
 8006880:	4828      	ldr	r0, [pc, #160]	; (8006924 <SD_SENSORS+0x30c>)
 8006882:	2204      	movs	r2, #4
 8006884:	f7fe ff2c 	bl	80056e0 <f_write>

		  f_write(&myFILE, "Erreur:\t", 8, &testByte);
 8006888:	4b27      	ldr	r3, [pc, #156]	; (8006928 <SD_SENSORS+0x310>)
 800688a:	4939      	ldr	r1, [pc, #228]	; (8006970 <SD_SENSORS+0x358>)
 800688c:	4825      	ldr	r0, [pc, #148]	; (8006924 <SD_SENSORS+0x30c>)
 800688e:	2208      	movs	r2, #8
 8006890:	f7fe ff26 	bl	80056e0 <f_write>
		  f_write(&myFILE, err_char, strlen(err_char), &testByte);
 8006894:	481f      	ldr	r0, [pc, #124]	; (8006914 <SD_SENSORS+0x2fc>)
 8006896:	f7f9 fc9b 	bl	80001d0 <strlen>
 800689a:	4b23      	ldr	r3, [pc, #140]	; (8006928 <SD_SENSORS+0x310>)
 800689c:	491d      	ldr	r1, [pc, #116]	; (8006914 <SD_SENSORS+0x2fc>)
 800689e:	4602      	mov	r2, r0
 80068a0:	4820      	ldr	r0, [pc, #128]	; (8006924 <SD_SENSORS+0x30c>)
 80068a2:	f7fe ff1d 	bl	80056e0 <f_write>
		  f_write(&myFILE, "\r\n", 2, &testByte);
 80068a6:	4933      	ldr	r1, [pc, #204]	; (8006974 <SD_SENSORS+0x35c>)
 80068a8:	4b1f      	ldr	r3, [pc, #124]	; (8006928 <SD_SENSORS+0x310>)
 80068aa:	481e      	ldr	r0, [pc, #120]	; (8006924 <SD_SENSORS+0x30c>)
 80068ac:	2202      	movs	r2, #2
 80068ae:	f7fe ff17 	bl	80056e0 <f_write>

		  f_close(&myFILE);
 80068b2:	481c      	ldr	r0, [pc, #112]	; (8006924 <SD_SENSORS+0x30c>)
 80068b4:	f7ff f832 	bl	800591c <f_close>

		  HAL_Delay(50);
 80068b8:	2032      	movs	r0, #50	; 0x32
 80068ba:	f7f9 fea5 	bl	8000608 <HAL_Delay>

		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80068be:	2120      	movs	r1, #32
 80068c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80068c4:	f7fa ffd9 	bl	800187a <HAL_GPIO_TogglePin>
	}

}
 80068c8:	b004      	add	sp, #16
 80068ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068ce:	bf00      	nop
 80068d0:	200022f4 	.word	0x200022f4
 80068d4:	2000442c 	.word	0x2000442c
 80068d8:	20004408 	.word	0x20004408
 80068dc:	200043a4 	.word	0x200043a4
 80068e0:	2000442a 	.word	0x2000442a
 80068e4:	2000437a 	.word	0x2000437a
 80068e8:	20004380 	.word	0x20004380
 80068ec:	200043ee 	.word	0x200043ee
 80068f0:	200022f6 	.word	0x200022f6
 80068f4:	20004376 	.word	0x20004376
 80068f8:	20004374 	.word	0x20004374
 80068fc:	200043f3 	.word	0x200043f3
 8006900:	200043c2 	.word	0x200043c2
 8006904:	20004430 	.word	0x20004430
 8006908:	2000440a 	.word	0x2000440a
 800690c:	200043aa 	.word	0x200043aa
 8006910:	2000438c 	.word	0x2000438c
 8006914:	200043c8 	.word	0x200043c8
 8006918:	2000023d 	.word	0x2000023d
 800691c:	2000333c 	.word	0x2000333c
 8006920:	08007f60 	.word	0x08007f60
 8006924:	2000230c 	.word	0x2000230c
 8006928:	20004450 	.word	0x20004450
 800692c:	0800805e 	.word	0x0800805e
 8006930:	08008062 	.word	0x08008062
 8006934:	08008064 	.word	0x08008064
 8006938:	08008069 	.word	0x08008069
 800693c:	0800806d 	.word	0x0800806d
 8006940:	08008073 	.word	0x08008073
 8006944:	08008077 	.word	0x08008077
 8006948:	0800807b 	.word	0x0800807b
 800694c:	0800807f 	.word	0x0800807f
 8006950:	08008088 	.word	0x08008088
 8006954:	0800808e 	.word	0x0800808e
 8006958:	08008092 	.word	0x08008092
 800695c:	08008098 	.word	0x08008098
 8006960:	0800809e 	.word	0x0800809e
 8006964:	080080a2 	.word	0x080080a2
 8006968:	080080a8 	.word	0x080080a8
 800696c:	080080ae 	.word	0x080080ae
 8006970:	080080b3 	.word	0x080080b3
 8006974:	0800804b 	.word	0x0800804b

08006978 <LORA_AT_SET>:


/* Function used to configure the keys and set the lora */


uint8_t LORA_AT_SET(uint8_t* comm){
 8006978:	b530      	push	{r4, r5, lr}
	uint8_t buffer[128] = {'\0'};
 800697a:	2480      	movs	r4, #128	; 0x80
uint8_t LORA_AT_SET(uint8_t* comm){
 800697c:	b0c1      	sub	sp, #260	; 0x104
 800697e:	4605      	mov	r5, r0
	uint8_t buffer[128] = {'\0'};
 8006980:	4622      	mov	r2, r4
 8006982:	2100      	movs	r1, #0
 8006984:	4668      	mov	r0, sp
 8006986:	f000 fe69 	bl	800765c <memset>
	uint8_t recep_buff[128]={'\0'};
 800698a:	4622      	mov	r2, r4
 800698c:	eb0d 0004 	add.w	r0, sp, r4
 8006990:	2100      	movs	r1, #0
 8006992:	f000 fe63 	bl	800765c <memset>
int i=5;
	sprintf(buffer,"%s\r\n",comm);
 8006996:	462a      	mov	r2, r5
 8006998:	490d      	ldr	r1, [pc, #52]	; (80069d0 <LORA_AT_SET+0x58>)
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 100);
 800699a:	4c0e      	ldr	r4, [pc, #56]	; (80069d4 <LORA_AT_SET+0x5c>)
	sprintf(buffer,"%s\r\n",comm);
 800699c:	4668      	mov	r0, sp
 800699e:	f000 fe65 	bl	800766c <siprintf>
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 100);
 80069a2:	4668      	mov	r0, sp
 80069a4:	f7f9 fc14 	bl	80001d0 <strlen>
 80069a8:	4669      	mov	r1, sp
 80069aa:	b282      	uxth	r2, r0
 80069ac:	2364      	movs	r3, #100	; 0x64
 80069ae:	4620      	mov	r0, r4
 80069b0:	f7fd fa4f 	bl	8003e52 <HAL_UART_Transmit>
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, recep_buff,40,10);
 80069b4:	230a      	movs	r3, #10
 80069b6:	2228      	movs	r2, #40	; 0x28
 80069b8:	a920      	add	r1, sp, #128	; 0x80
 80069ba:	4620      	mov	r0, r4
 80069bc:	f7fd faa0 	bl	8003f00 <HAL_UART_Receive>

	if (recep_buff[0]=='O'){
 80069c0:	f89d 0080 	ldrb.w	r0, [sp, #128]	; 0x80

	else{
		i--;
		return 0;
	}
}
 80069c4:	f1a0 034f 	sub.w	r3, r0, #79	; 0x4f
 80069c8:	4258      	negs	r0, r3
 80069ca:	4158      	adcs	r0, r3
 80069cc:	b041      	add	sp, #260	; 0x104
 80069ce:	bd30      	pop	{r4, r5, pc}
 80069d0:	08008059 	.word	0x08008059
 80069d4:	200044fc 	.word	0x200044fc

080069d8 <LORA_AT_JOIN_SET>:


/* Function used to define the lora join mode, OTAA =1, ABP=0 */


uint8_t LORA_AT_JOIN_SET(uint8_t ota_mode){
 80069d8:	b510      	push	{r4, lr}
 80069da:	b088      	sub	sp, #32
 80069dc:	4604      	mov	r4, r0
	uint8_t buffer[32] = {'\0'};
 80069de:	2220      	movs	r2, #32
 80069e0:	2100      	movs	r1, #0
 80069e2:	4668      	mov	r0, sp
 80069e4:	f000 fe3a 	bl	800765c <memset>
	sprintf(buffer,"AT+JOIN=%d\r\n",ota_mode != 0);
 80069e8:	1c22      	adds	r2, r4, #0
 80069ea:	bf18      	it	ne
 80069ec:	2201      	movne	r2, #1
 80069ee:	490c      	ldr	r1, [pc, #48]	; (8006a20 <LORA_AT_JOIN_SET+0x48>)
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 80069f0:	4c0c      	ldr	r4, [pc, #48]	; (8006a24 <LORA_AT_JOIN_SET+0x4c>)
	sprintf(buffer,"AT+JOIN=%d\r\n",ota_mode != 0);
 80069f2:	4668      	mov	r0, sp
 80069f4:	f000 fe3a 	bl	800766c <siprintf>
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 80069f8:	4668      	mov	r0, sp
 80069fa:	f7f9 fbe9 	bl	80001d0 <strlen>
 80069fe:	4669      	mov	r1, sp
 8006a00:	b282      	uxth	r2, r0
 8006a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a06:	4620      	mov	r0, r4
 8006a08:	f7fd fa23 	bl	8003e52 <HAL_UART_Transmit>
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, buffer,20,100);
 8006a0c:	2364      	movs	r3, #100	; 0x64
 8006a0e:	2214      	movs	r2, #20
 8006a10:	4669      	mov	r1, sp
 8006a12:	4620      	mov	r0, r4
 8006a14:	f7fd fa74 	bl	8003f00 <HAL_UART_Receive>
	return 1;
}
 8006a18:	2001      	movs	r0, #1
 8006a1a:	b008      	add	sp, #32
 8006a1c:	bd10      	pop	{r4, pc}
 8006a1e:	bf00      	nop
 8006a20:	08008014 	.word	0x08008014
 8006a24:	200044fc 	.word	0x200044fc

08006a28 <LORA_AT_SEND>:


/* Function used to send data */

void LORA_AT_SEND( const uint8_t* LON,const uint8_t* LAT,const uint8_t* ALT,const uint8_t* DATA_TEMP,const uint8_t* DATA_HUM,const uint8_t* DATA_PRES){
 8006a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2c:	b0df      	sub	sp, #380	; 0x17c
 8006a2e:	4604      	mov	r4, r0
 8006a30:	468b      	mov	fp, r1
 8006a32:	4692      	mov	sl, r2

uint8_t buffer[128] = {'\0'};
 8006a34:	2100      	movs	r1, #0
 8006a36:	2280      	movs	r2, #128	; 0x80
 8006a38:	a81e      	add	r0, sp, #120	; 0x78
void LORA_AT_SEND( const uint8_t* LON,const uint8_t* LAT,const uint8_t* ALT,const uint8_t* DATA_TEMP,const uint8_t* DATA_HUM,const uint8_t* DATA_PRES){
 8006a3a:	461d      	mov	r5, r3
uint8_t comm[]={"AT+SEND=02,"};
uint8_t COMMAND_SIZE=sizeof(comm);
uint8_t recep_buff[128]={'\0'};
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};

char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"},CapPres[]={"73"},Pres[5]={"\0"};
 8006a3c:	af12      	add	r7, sp, #72	; 0x48
uint8_t buffer[128] = {'\0'};
 8006a3e:	f000 fe0d 	bl	800765c <memset>
uint8_t recep_buff[128]={'\0'};
 8006a42:	2280      	movs	r2, #128	; 0x80
 8006a44:	2100      	movs	r1, #0
 8006a46:	a83e      	add	r0, sp, #248	; 0xf8
 8006a48:	f000 fe08 	bl	800765c <memset>
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 8006a4c:	4b85      	ldr	r3, [pc, #532]	; (8006c64 <LORA_AT_SEND+0x23c>)
char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"},CapPres[]={"73"},Pres[5]={"\0"};
 8006a4e:	f243 7136 	movw	r1, #14134	; 0x3736
 8006a52:	6039      	str	r1, [r7, #0]
 8006a54:	4984      	ldr	r1, [pc, #528]	; (8006c68 <LORA_AT_SEND+0x240>)
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 8006a56:	6818      	ldr	r0, [r3, #0]
 8006a58:	9010      	str	r0, [sp, #64]	; 0x40
char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"},CapPres[]={"73"},Pres[5]={"\0"};
 8006a5a:	f10d 0834 	add.w	r8, sp, #52	; 0x34
 8006a5e:	8808      	ldrh	r0, [r1, #0]
 8006a60:	7889      	ldrb	r1, [r1, #2]
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 8006a62:	791b      	ldrb	r3, [r3, #4]
char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"},CapPres[]={"73"},Pres[5]={"\0"};
 8006a64:	f888 1002 	strb.w	r1, [r8, #2]
 8006a68:	4980      	ldr	r1, [pc, #512]	; (8006c6c <LORA_AT_SEND+0x244>)
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 8006a6a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
 8006a6e:	4b80      	ldr	r3, [pc, #512]	; (8006c70 <LORA_AT_SEND+0x248>)
char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"},CapPres[]={"73"},Pres[5]={"\0"};
 8006a70:	f8a8 0000 	strh.w	r0, [r8]
 8006a74:	f10d 0938 	add.w	r9, sp, #56	; 0x38
 8006a78:	8808      	ldrh	r0, [r1, #0]
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 8006a7a:	881a      	ldrh	r2, [r3, #0]
char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"},CapPres[]={"73"},Pres[5]={"\0"};
 8006a7c:	7889      	ldrb	r1, [r1, #2]
 8006a7e:	f8ad 003c 	strh.w	r0, [sp, #60]	; 0x3c
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 8006a82:	ae1c      	add	r6, sp, #112	; 0x70
 8006a84:	2300      	movs	r3, #0


	uint8_t siz_lon=strlen(LON);
 8006a86:	4620      	mov	r0, r4
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 8006a88:	f8ad 2060 	strh.w	r2, [sp, #96]	; 0x60
 8006a8c:	f8cd 3062 	str.w	r3, [sp, #98]	; 0x62
 8006a90:	f8ad 3066 	strh.w	r3, [sp, #102]	; 0x66
 8006a94:	f8ad 2068 	strh.w	r2, [sp, #104]	; 0x68
 8006a98:	f8cd 306a 	str.w	r3, [sp, #106]	; 0x6a
 8006a9c:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
 8006aa0:	8032      	strh	r2, [r6, #0]
 8006aa2:	f8cd 3072 	str.w	r3, [sp, #114]	; 0x72
 8006aa6:	f8ad 3076 	strh.w	r3, [sp, #118]	; 0x76
char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"},CapPres[]={"73"},Pres[5]={"\0"};
 8006aaa:	713b      	strb	r3, [r7, #4]
 8006aac:	f8a9 2000 	strh.w	r2, [r9]
 8006ab0:	f889 3002 	strb.w	r3, [r9, #2]
 8006ab4:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
 8006ab8:	f8ad 3052 	strh.w	r3, [sp, #82]	; 0x52
 8006abc:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8006ac0:	f8ad 2058 	strh.w	r2, [sp, #88]	; 0x58
 8006ac4:	f8ad 305a 	strh.w	r3, [sp, #90]	; 0x5a
 8006ac8:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 8006acc:	f88d 103e 	strb.w	r1, [sp, #62]	; 0x3e
 8006ad0:	930b      	str	r3, [sp, #44]	; 0x2c
	uint8_t siz_lon=strlen(LON);
 8006ad2:	f7f9 fb7d 	bl	80001d0 <strlen>
 8006ad6:	900a      	str	r0, [sp, #40]	; 0x28
	uint8_t siz_lat=strlen(LAT);
 8006ad8:	4658      	mov	r0, fp
 8006ada:	f7f9 fb79 	bl	80001d0 <strlen>
 8006ade:	9008      	str	r0, [sp, #32]
	uint8_t siz_alt=strlen(ALT);
 8006ae0:	4650      	mov	r0, sl
 8006ae2:	f7f9 fb75 	bl	80001d0 <strlen>


					for(uint8_t i=0;i<6-siz_lon;i++){
 8006ae6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ae8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	uint8_t siz_alt=strlen(ALT);
 8006aea:	9009      	str	r0, [sp, #36]	; 0x24
					for(uint8_t i=0;i<6-siz_lon;i++){
 8006aec:	b2d2      	uxtb	r2, r2
 8006aee:	f1c2 0206 	rsb	r2, r2, #6
 8006af2:	b2d9      	uxtb	r1, r3
 8006af4:	4291      	cmp	r1, r2
 8006af6:	f103 0301 	add.w	r3, r3, #1
 8006afa:	f2c0 809a 	blt.w	8006c32 <LORA_AT_SEND+0x20a>
						strcat(longi,"0");
					}
					strcat(longi,LON);
 8006afe:	4621      	mov	r1, r4
 8006b00:	a818      	add	r0, sp, #96	; 0x60
 8006b02:	f000 fdd7 	bl	80076b4 <strcat>



					for(uint8_t i=0;i<6-siz_lat;i++){
 8006b06:	f89d 4020 	ldrb.w	r4, [sp, #32]
						strcat(lati,"0");
 8006b0a:	4a5a      	ldr	r2, [pc, #360]	; (8006c74 <LORA_AT_SEND+0x24c>)
					for(uint8_t i=0;i<6-siz_lat;i++){
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f1c4 0406 	rsb	r4, r4, #6
 8006b12:	b2d9      	uxtb	r1, r3
 8006b14:	42a1      	cmp	r1, r4
 8006b16:	f103 0301 	add.w	r3, r3, #1
 8006b1a:	f2c0 8093 	blt.w	8006c44 <LORA_AT_SEND+0x21c>
					}
					strcat(lati,LAT);
 8006b1e:	4659      	mov	r1, fp
 8006b20:	a81a      	add	r0, sp, #104	; 0x68
 8006b22:	f000 fdc7 	bl	80076b4 <strcat>



					for(uint8_t i=0;i<6-siz_alt;i++){
 8006b26:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
						strcat(alti,"0");
 8006b2a:	4b52      	ldr	r3, [pc, #328]	; (8006c74 <LORA_AT_SEND+0x24c>)
					for(uint8_t i=0;i<6-siz_alt;i++){
 8006b2c:	f04f 0b00 	mov.w	fp, #0
 8006b30:	f1c4 0406 	rsb	r4, r4, #6
 8006b34:	fa5f f28b 	uxtb.w	r2, fp
 8006b38:	42a2      	cmp	r2, r4
 8006b3a:	f10b 0b01 	add.w	fp, fp, #1
 8006b3e:	f2c0 808a 	blt.w	8006c56 <LORA_AT_SEND+0x22e>
					}
					strcat(alti,ALT);
 8006b42:	4651      	mov	r1, sl
 8006b44:	4630      	mov	r0, r6
 8006b46:	f000 fdb5 	bl	80076b4 <strcat>



							if (strlen(DATA_TEMP)==1){
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f7f9 fb40 	bl	80001d0 <strlen>
 8006b50:	2801      	cmp	r0, #1
 8006b52:	d103      	bne.n	8006b5c <LORA_AT_SEND+0x134>
							     	    	 strcat(Temp, "000");
 8006b54:	4948      	ldr	r1, [pc, #288]	; (8006c78 <LORA_AT_SEND+0x250>)
 8006b56:	a814      	add	r0, sp, #80	; 0x50
 8006b58:	f000 fdac 	bl	80076b4 <strcat>
							     	     }
							     	     if (strlen(DATA_TEMP)==2){
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	f7f9 fb37 	bl	80001d0 <strlen>
 8006b62:	2802      	cmp	r0, #2
 8006b64:	d103      	bne.n	8006b6e <LORA_AT_SEND+0x146>
							     	     		 strcat(Temp, "00");
 8006b66:	4945      	ldr	r1, [pc, #276]	; (8006c7c <LORA_AT_SEND+0x254>)
 8006b68:	a814      	add	r0, sp, #80	; 0x50
 8006b6a:	f000 fda3 	bl	80076b4 <strcat>
							     	     }
							     		if (strlen(DATA_TEMP)==3){
 8006b6e:	4628      	mov	r0, r5
 8006b70:	f7f9 fb2e 	bl	80001d0 <strlen>
 8006b74:	2803      	cmp	r0, #3
 8006b76:	d103      	bne.n	8006b80 <LORA_AT_SEND+0x158>
							     				strcat(Temp, "0");
 8006b78:	493e      	ldr	r1, [pc, #248]	; (8006c74 <LORA_AT_SEND+0x24c>)
 8006b7a:	a814      	add	r0, sp, #80	; 0x50
 8006b7c:	f000 fd9a 	bl	80076b4 <strcat>
							     		}
							     		  strcat(Temp, DATA_TEMP);
 8006b80:	4629      	mov	r1, r5
 8006b82:	a814      	add	r0, sp, #80	; 0x50
 8006b84:	f000 fd96 	bl	80076b4 <strcat>

							     		 if (strlen(DATA_HUM)==1){
 8006b88:	9868      	ldr	r0, [sp, #416]	; 0x1a0
 8006b8a:	f7f9 fb21 	bl	80001d0 <strlen>
 8006b8e:	2801      	cmp	r0, #1
 8006b90:	d103      	bne.n	8006b9a <LORA_AT_SEND+0x172>
							     			     strcat(Hum, "0");
 8006b92:	4938      	ldr	r1, [pc, #224]	; (8006c74 <LORA_AT_SEND+0x24c>)
 8006b94:	a80e      	add	r0, sp, #56	; 0x38
 8006b96:	f000 fd8d 	bl	80076b4 <strcat>
							     		 }

							     		 strcat(Hum, DATA_HUM);
 8006b9a:	9968      	ldr	r1, [sp, #416]	; 0x1a0
 8006b9c:	a80e      	add	r0, sp, #56	; 0x38
 8006b9e:	f000 fd89 	bl	80076b4 <strcat>




							     		if (strlen(DATA_PRES)==1){
 8006ba2:	9869      	ldr	r0, [sp, #420]	; 0x1a4
 8006ba4:	f7f9 fb14 	bl	80001d0 <strlen>
 8006ba8:	2801      	cmp	r0, #1
 8006baa:	ac16      	add	r4, sp, #88	; 0x58
 8006bac:	d103      	bne.n	8006bb6 <LORA_AT_SEND+0x18e>
							     			strcat(Pres, "000");
 8006bae:	4932      	ldr	r1, [pc, #200]	; (8006c78 <LORA_AT_SEND+0x250>)
 8006bb0:	4620      	mov	r0, r4
 8006bb2:	f000 fd7f 	bl	80076b4 <strcat>
							     		}
							    	    if (strlen(DATA_PRES)==2){
 8006bb6:	9869      	ldr	r0, [sp, #420]	; 0x1a4
 8006bb8:	f7f9 fb0a 	bl	80001d0 <strlen>
 8006bbc:	2802      	cmp	r0, #2
 8006bbe:	d103      	bne.n	8006bc8 <LORA_AT_SEND+0x1a0>
							     	     	 strcat(Pres, "00");
 8006bc0:	492e      	ldr	r1, [pc, #184]	; (8006c7c <LORA_AT_SEND+0x254>)
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f000 fd76 	bl	80076b4 <strcat>
							     	    }
							     		if (strlen(DATA_PRES)==3){
 8006bc8:	9869      	ldr	r0, [sp, #420]	; 0x1a4
 8006bca:	f7f9 fb01 	bl	80001d0 <strlen>
 8006bce:	2803      	cmp	r0, #3
 8006bd0:	d103      	bne.n	8006bda <LORA_AT_SEND+0x1b2>
							       			strcat(Pres, "0");
 8006bd2:	4928      	ldr	r1, [pc, #160]	; (8006c74 <LORA_AT_SEND+0x24c>)
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	f000 fd6d 	bl	80076b4 <strcat>
							     		}

							     		strcat(Pres, DATA_PRES);
 8006bda:	9969      	ldr	r1, [sp, #420]	; 0x1a4
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f000 fd69 	bl	80076b4 <strcat>



		    sprintf(buffer,"AT+SEND=2,%s%s%s%s02%s%s02%s%s02%s%s,0\r\n",GPS_MASK,longi,lati,alti,CapTemp,Temp,CapHumi,Hum,CapPres,Pres);
 8006be2:	ab0f      	add	r3, sp, #60	; 0x3c
 8006be4:	9306      	str	r3, [sp, #24]
 8006be6:	ab14      	add	r3, sp, #80	; 0x50
 8006be8:	9303      	str	r3, [sp, #12]
 8006bea:	ab1a      	add	r3, sp, #104	; 0x68
 8006bec:	aa10      	add	r2, sp, #64	; 0x40
 8006bee:	9300      	str	r3, [sp, #0]
 8006bf0:	4923      	ldr	r1, [pc, #140]	; (8006c80 <LORA_AT_SEND+0x258>)
 8006bf2:	9407      	str	r4, [sp, #28]
 8006bf4:	ab18      	add	r3, sp, #96	; 0x60
 8006bf6:	f8cd 9014 	str.w	r9, [sp, #20]
 8006bfa:	f8cd 8010 	str.w	r8, [sp, #16]
 8006bfe:	9702      	str	r7, [sp, #8]
 8006c00:	9601      	str	r6, [sp, #4]
 8006c02:	a81e      	add	r0, sp, #120	; 0x78
 8006c04:	f000 fd32 	bl	800766c <siprintf>
//02%s%s02%s%s
		     		HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 100);
 8006c08:	a81e      	add	r0, sp, #120	; 0x78
 8006c0a:	f7f9 fae1 	bl	80001d0 <strlen>
 8006c0e:	a91e      	add	r1, sp, #120	; 0x78
 8006c10:	b282      	uxth	r2, r0
 8006c12:	2364      	movs	r3, #100	; 0x64
 8006c14:	481b      	ldr	r0, [pc, #108]	; (8006c84 <LORA_AT_SEND+0x25c>)
 8006c16:	f7fd f91c 	bl	8003e52 <HAL_UART_Transmit>
		     		HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, recep_buff,20,100);
 8006c1a:	2364      	movs	r3, #100	; 0x64
 8006c1c:	2214      	movs	r2, #20
 8006c1e:	a93e      	add	r1, sp, #248	; 0xf8
 8006c20:	4818      	ldr	r0, [pc, #96]	; (8006c84 <LORA_AT_SEND+0x25c>)
 8006c22:	f7fd f96d 	bl	8003f00 <HAL_UART_Receive>


HAL_Delay(100);
 8006c26:	2064      	movs	r0, #100	; 0x64
 8006c28:	f7f9 fcee 	bl	8000608 <HAL_Delay>

}
 8006c2c:	b05f      	add	sp, #380	; 0x17c
 8006c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						strcat(longi,"0");
 8006c32:	4910      	ldr	r1, [pc, #64]	; (8006c74 <LORA_AT_SEND+0x24c>)
 8006c34:	920b      	str	r2, [sp, #44]	; 0x2c
 8006c36:	a818      	add	r0, sp, #96	; 0x60
 8006c38:	930a      	str	r3, [sp, #40]	; 0x28
 8006c3a:	f000 fd3b 	bl	80076b4 <strcat>
 8006c3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c42:	e756      	b.n	8006af2 <LORA_AT_SEND+0xca>
						strcat(lati,"0");
 8006c44:	4611      	mov	r1, r2
 8006c46:	a81a      	add	r0, sp, #104	; 0x68
 8006c48:	930a      	str	r3, [sp, #40]	; 0x28
 8006c4a:	9208      	str	r2, [sp, #32]
 8006c4c:	f000 fd32 	bl	80076b4 <strcat>
 8006c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c52:	9a08      	ldr	r2, [sp, #32]
 8006c54:	e75d      	b.n	8006b12 <LORA_AT_SEND+0xea>
						strcat(alti,"0");
 8006c56:	4619      	mov	r1, r3
 8006c58:	a81c      	add	r0, sp, #112	; 0x70
 8006c5a:	9308      	str	r3, [sp, #32]
 8006c5c:	f000 fd2a 	bl	80076b4 <strcat>
 8006c60:	9b08      	ldr	r3, [sp, #32]
 8006c62:	e767      	b.n	8006b34 <LORA_AT_SEND+0x10c>
 8006c64:	0800804e 	.word	0x0800804e
 8006c68:	08008053 	.word	0x08008053
 8006c6c:	08008056 	.word	0x08008056
 8006c70:	08007f6c 	.word	0x08007f6c
 8006c74:	08008023 	.word	0x08008023
 8006c78:	08008021 	.word	0x08008021
 8006c7c:	08008022 	.word	0x08008022
 8006c80:	08008025 	.word	0x08008025
 8006c84:	200044fc 	.word	0x200044fc

08006c88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8c:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c8e:	2244      	movs	r2, #68	; 0x44
 8006c90:	2100      	movs	r1, #0
 8006c92:	a805      	add	r0, sp, #20
 8006c94:	f000 fce2 	bl	800765c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c98:	2214      	movs	r2, #20
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	4668      	mov	r0, sp
 8006c9e:	f000 fcdd 	bl	800765c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	2288      	movs	r2, #136	; 0x88
 8006ca6:	a816      	add	r0, sp, #88	; 0x58
 8006ca8:	f000 fcd8 	bl	800765c <memset>

  /**Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8006cac:	f7fb f93c 	bl	8001f28 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8006cb0:	4a25      	ldr	r2, [pc, #148]	; (8006d48 <SystemClock_Config+0xc0>)
 8006cb2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006cb6:	f023 0318 	bic.w	r3, r3, #24
 8006cba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8006cbe:	2306      	movs	r3, #6
 8006cc0:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006cc2:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006cc4:	2502      	movs	r5, #2
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006cc6:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006cc8:	f44f 7880 	mov.w	r8, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006ccc:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 10;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006cce:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLN = 10;
 8006cd0:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006cd2:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cd4:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLN = 10;
 8006cd6:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006cd8:	9607      	str	r6, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006cda:	f8cd 8020 	str.w	r8, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006cde:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006ce0:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006ce2:	9611      	str	r6, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006ce4:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006ce6:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006ce8:	9515      	str	r5, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006cea:	f7fb fa0b 	bl	8002104 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cee:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006cf0:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cf2:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006cf4:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cf6:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006cfa:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006cfc:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006cfe:	f7fb fc27 	bl	8002550 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 8006d02:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <SystemClock_Config+0xc4>)
 8006d04:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8006d06:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006d0a:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8006d0c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006d10:	9332      	str	r3, [sp, #200]	; 0xc8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8006d12:	2308      	movs	r3, #8
 8006d14:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8006d16:	2304      	movs	r3, #4
 8006d18:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006d1a:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8006d1c:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8006d20:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8006d22:	9424      	str	r4, [sp, #144]	; 0x90
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006d24:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8006d26:	9429      	str	r4, [sp, #164]	; 0xa4
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006d28:	942a      	str	r4, [sp, #168]	; 0xa8
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8006d2a:	f8cd 80dc 	str.w	r8, [sp, #220]	; 0xdc
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8006d2e:	9517      	str	r5, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006d30:	9618      	str	r6, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8006d32:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006d34:	951c      	str	r5, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006d36:	f7fb fdcd 	bl	80028d4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006d3a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006d3e:	f7fb f915 	bl	8001f6c <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8006d42:	b038      	add	sp, #224	; 0xe0
 8006d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d48:	40021000 	.word	0x40021000
 8006d4c:	000a4063 	.word	0x000a4063

08006d50 <main>:
int main(void){
 8006d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d54:	b0a9      	sub	sp, #164	; 0xa4
  HAL_Init();
 8006d56:	f7f9 fc33 	bl	80005c0 <HAL_Init>
  SystemClock_Config();
 8006d5a:	f7ff ff95 	bl	8006c88 <SystemClock_Config>
  MX_GPIO_Init();
 8006d5e:	f7fe ffe9 	bl	8005d34 <MX_GPIO_Init>
  MX_DMA_Init();
 8006d62:	f7fe feff 	bl	8005b64 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8006d66:	f000 fb4b 	bl	8007400 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8006d6a:	f7fe fe0f 	bl	800598c <MX_ADC1_Init>
  MX_I2C1_Init();
 8006d6e:	f7ff f83b 	bl	8005de8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8006d72:	f000 fb27 	bl	80073c4 <MX_USART1_UART_Init>
  MX_SDMMC1_SD_Init();
 8006d76:	f000 fa41 	bl	80071fc <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8006d7a:	f7fe ff0b 	bl	8005b94 <MX_FATFS_Init>
  MX_LPUART1_UART_Init();
 8006d7e:	f000 fb05 	bl	800738c <MX_LPUART1_UART_Init>
  HAL_UART_DeInit(&huart1);
 8006d82:	487d      	ldr	r0, [pc, #500]	; (8006f78 <main+0x228>)
									erreur_data=ReadFlash(FLASH_USER_START_ADDR, DATA_32);
 8006d84:	4c7d      	ldr	r4, [pc, #500]	; (8006f7c <main+0x22c>)
  HAL_UART_DeInit(&huart1);
 8006d86:	f7fc fe2b 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&huart1);
 8006d8a:	487b      	ldr	r0, [pc, #492]	; (8006f78 <main+0x228>)
 8006d8c:	f7fd f959 	bl	8004042 <HAL_UART_Init>
  TEMP_HUM_init();
 8006d90:	f7ff f88c 	bl	8005eac <TEMP_HUM_init>
  PRES_init();
 8006d94:	f7ff f8b2 	bl	8005efc <PRES_init>
  MAGN_init();
 8006d98:	f7ff f8ea 	bl	8005f70 <MAGN_init>
  DMA_init();
 8006d9c:	f7ff f900 	bl	8005fa0 <DMA_init>
HAL_Delay(10);
 8006da0:	200a      	movs	r0, #10
 8006da2:	f7f9 fc31 	bl	8000608 <HAL_Delay>
  LORA_AT_SET("AT+APPEUI=70b3d57ed0014d9e");//APPEUI=900dcafe00000001");//last = 1
 8006da6:	4876      	ldr	r0, [pc, #472]	; (8006f80 <main+0x230>)
 8006da8:	f7ff fde6 	bl	8006978 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8006dac:	4875      	ldr	r0, [pc, #468]	; (8006f84 <main+0x234>)
 8006dae:	f7fc fe17 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006db2:	4874      	ldr	r0, [pc, #464]	; (8006f84 <main+0x234>)
 8006db4:	f7fd f945 	bl	8004042 <HAL_UART_Init>
  LORA_AT_SET("AT+ASK=9a2e35347a2da3c76f583e31db2fadab");
 8006db8:	4873      	ldr	r0, [pc, #460]	; (8006f88 <main+0x238>)
 8006dba:	f7ff fddd 	bl	8006978 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8006dbe:	4871      	ldr	r0, [pc, #452]	; (8006f84 <main+0x234>)
 8006dc0:	f7fc fe0e 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006dc4:	486f      	ldr	r0, [pc, #444]	; (8006f84 <main+0x234>)
 8006dc6:	f7fd f93c 	bl	8004042 <HAL_UART_Init>
  LORA_AT_SET("AT+NSK=1a47ad204af7bba26a11acd46a43d5c7");
 8006dca:	4870      	ldr	r0, [pc, #448]	; (8006f8c <main+0x23c>)
 8006dcc:	f7ff fdd4 	bl	8006978 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8006dd0:	486c      	ldr	r0, [pc, #432]	; (8006f84 <main+0x234>)
 8006dd2:	f7fc fe05 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006dd6:	486b      	ldr	r0, [pc, #428]	; (8006f84 <main+0x234>)
 8006dd8:	f7fd f933 	bl	8004042 <HAL_UART_Init>
  LORA_AT_SET("AT+ADDR=26011a95");
 8006ddc:	486c      	ldr	r0, [pc, #432]	; (8006f90 <main+0x240>)
 8006dde:	f7ff fdcb 	bl	8006978 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8006de2:	4868      	ldr	r0, [pc, #416]	; (8006f84 <main+0x234>)
 8006de4:	f7fc fdfc 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006de8:	4866      	ldr	r0, [pc, #408]	; (8006f84 <main+0x234>)
 8006dea:	f7fd f92a 	bl	8004042 <HAL_UART_Init>
  LORA_AT_SET("AT+DC=0");
 8006dee:	4869      	ldr	r0, [pc, #420]	; (8006f94 <main+0x244>)
 8006df0:	f7ff fdc2 	bl	8006978 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8006df4:	4863      	ldr	r0, [pc, #396]	; (8006f84 <main+0x234>)
 8006df6:	f7fc fdf3 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006dfa:	4862      	ldr	r0, [pc, #392]	; (8006f84 <main+0x234>)
 8006dfc:	f7fd f921 	bl	8004042 <HAL_UART_Init>
  LORA_AT_SET("AT+DR=4");
 8006e00:	4865      	ldr	r0, [pc, #404]	; (8006f98 <main+0x248>)
 8006e02:	f7ff fdb9 	bl	8006978 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8006e06:	485f      	ldr	r0, [pc, #380]	; (8006f84 <main+0x234>)
 8006e08:	f7fc fdea 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006e0c:	485d      	ldr	r0, [pc, #372]	; (8006f84 <main+0x234>)
 8006e0e:	f7fd f918 	bl	8004042 <HAL_UART_Init>
  LORA_AT_JOIN_SET(0);
 8006e12:	2000      	movs	r0, #0
 8006e14:	f7ff fde0 	bl	80069d8 <LORA_AT_JOIN_SET>
  HAL_UART_DeInit(&hlpuart1);
 8006e18:	485a      	ldr	r0, [pc, #360]	; (8006f84 <main+0x234>)
 8006e1a:	f7fc fde1 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006e1e:	4859      	ldr	r0, [pc, #356]	; (8006f84 <main+0x234>)
 8006e20:	f7fd f90f 	bl	8004042 <HAL_UART_Init>
  HAL_UART_DeInit(&hlpuart1);
 8006e24:	4857      	ldr	r0, [pc, #348]	; (8006f84 <main+0x234>)
 8006e26:	f7fc fddb 	bl	80039e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8006e2a:	4856      	ldr	r0, [pc, #344]	; (8006f84 <main+0x234>)
 8006e2c:	f7fd f909 	bl	8004042 <HAL_UART_Init>
			 			  		  	erreur_write= WriteFlash(FLASH_USER_START_ADDR, DATA_64, ADDR_FLASH_PAGE_255-1);
 8006e30:	f20f 193c 	addw	r9, pc, #316	; 0x13c
 8006e34:	e9d9 8900 	ldrd	r8, r9, [r9]
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8006e38:	4e58      	ldr	r6, [pc, #352]	; (8006f9c <main+0x24c>)
  sprintf((char*)showtime,"%02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes, stimestructureget.Seconds);
 8006e3a:	4f59      	ldr	r7, [pc, #356]	; (8006fa0 <main+0x250>)
		  if (toggle==1){
 8006e3c:	4d59      	ldr	r5, [pc, #356]	; (8006fa4 <main+0x254>)
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8006e3e:	2200      	movs	r2, #0
 8006e40:	a923      	add	r1, sp, #140	; 0x8c
 8006e42:	4630      	mov	r0, r6
 8006e44:	f7fc f993 	bl	800316e <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 8006e48:	2200      	movs	r2, #0
 8006e4a:	a904      	add	r1, sp, #16
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	f7fc f9b4 	bl	80031ba <HAL_RTC_GetDate>
  sprintf((char*)showtime,"%02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes, stimestructureget.Seconds);
 8006e52:	f89d 108e 	ldrb.w	r1, [sp, #142]	; 0x8e
 8006e56:	f89d 308d 	ldrb.w	r3, [sp, #141]	; 0x8d
 8006e5a:	9100      	str	r1, [sp, #0]
 8006e5c:	f89d 208c 	ldrb.w	r2, [sp, #140]	; 0x8c
 8006e60:	4851      	ldr	r0, [pc, #324]	; (8006fa8 <main+0x258>)
 8006e62:	4639      	mov	r1, r7
 8006e64:	f000 fc02 	bl	800766c <siprintf>
		  if (toggle==1){
 8006e68:	782b      	ldrb	r3, [r5, #0]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d1e6      	bne.n	8006e3c <main+0xec>
			  get_TEMP();				//TEMPERATURE		(C)
 8006e6e:	f7ff f8a1 	bl	8005fb4 <get_TEMP>
			  get_HUM();				//HUMIDITE			(%)
 8006e72:	f7ff f9b7 	bl	80061e4 <get_HUM>
			  get_PRES();				//PRESSION			(mbar ou hPa)
 8006e76:	f7ff fa81 	bl	800637c <get_PRES>
			  get_MAGN();				//CHAMP MAGNETIQUE	(mgauss)
 8006e7a:	f7ff fb11 	bl	80064a0 <get_MAGN>
			  get_ADC();				//GAS				(ppm)
 8006e7e:	f7ff fbb3 	bl	80065e8 <get_ADC>
			  cpt=*ptr2;
 8006e82:	4b4a      	ldr	r3, [pc, #296]	; (8006fac <main+0x25c>)
  EraseFlash(ADDR_FLASH_PAGE_19,ADDR_FLASH_PAGE_19+31);
 8006e84:	f8df a150 	ldr.w	sl, [pc, #336]	; 8006fd8 <main+0x288>
			  cpt=*ptr2;
 8006e88:	681b      	ldr	r3, [r3, #0]
  EraseFlash(ADDR_FLASH_PAGE_19,ADDR_FLASH_PAGE_19+31);
 8006e8a:	4849      	ldr	r0, [pc, #292]	; (8006fb0 <main+0x260>)
			  cpt=*ptr2;
 8006e8c:	681e      	ldr	r6, [r3, #0]
  EraseFlash(ADDR_FLASH_PAGE_19,ADDR_FLASH_PAGE_19+31);
 8006e8e:	4651      	mov	r1, sl
 8006e90:	f7fe fefa 	bl	8005c88 <EraseFlash>
			  cpt=*ptr2;
 8006e94:	2700      	movs	r7, #0
WriteFlash(ADDR_FLASH_PAGE_19, cpt, ADDR_FLASH_PAGE_19+31);
 8006e96:	1c72      	adds	r2, r6, #1
 8006e98:	f147 0300 	adc.w	r3, r7, #0


uint8_t * CONV_CHAR32(uint32_t val, uint8_t * tab){


	itoa(val,tab,16);
 8006e9c:	2600      	movs	r6, #0
 8006e9e:	f8cd a000 	str.w	sl, [sp]
 8006ea2:	4843      	ldr	r0, [pc, #268]	; (8006fb0 <main+0x260>)
 8006ea4:	f7fe ff06 	bl	8005cb4 <WriteFlash>
 8006ea8:	a905      	add	r1, sp, #20
 8006eaa:	2210      	movs	r2, #16
 8006eac:	4630      	mov	r0, r6
 8006eae:	f000 fbd3 	bl	8007658 <itoa>
 8006eb2:	a90a      	add	r1, sp, #40	; 0x28
 8006eb4:	2210      	movs	r2, #16
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	f000 fbce 	bl	8007658 <itoa>
 8006ebc:	a90f      	add	r1, sp, #60	; 0x3c
 8006ebe:	2210      	movs	r2, #16
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	f000 fbc9 	bl	8007658 <itoa>
	itoa(val,tab,16);
 8006ec6:	4b3b      	ldr	r3, [pc, #236]	; (8006fb4 <main+0x264>)
 8006ec8:	a914      	add	r1, sp, #80	; 0x50
 8006eca:	2210      	movs	r2, #16
 8006ecc:	8818      	ldrh	r0, [r3, #0]
 8006ece:	f000 fbc3 	bl	8007658 <itoa>
 8006ed2:	4b39      	ldr	r3, [pc, #228]	; (8006fb8 <main+0x268>)
 8006ed4:	f10d 0b64 	add.w	fp, sp, #100	; 0x64
 8006ed8:	4659      	mov	r1, fp
 8006eda:	2210      	movs	r2, #16
 8006edc:	8818      	ldrh	r0, [r3, #0]
 8006ede:	f000 fbbb 	bl	8007658 <itoa>
			 LORA_AT_SEND(CONV_CHAR32(GPS_COORD[0],buff_lon),CONV_CHAR32(GPS_COORD[1],buff_lat),CONV_CHAR32(GPS_COORD[2],buff_alt),CONV_CHAR(temp16[0],buff_temp), CONV_CHAR(hum16_x2[0],buff_hum),CONV_CHAR32(pres32[0]*10,buff_pres));
 8006ee2:	4a36      	ldr	r2, [pc, #216]	; (8006fbc <main+0x26c>)
 8006ee4:	6810      	ldr	r0, [r2, #0]
 8006ee6:	f04f 0e0a 	mov.w	lr, #10
 8006eea:	ab1e      	add	r3, sp, #120	; 0x78
 8006eec:	fb0e f000 	mul.w	r0, lr, r0
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	2210      	movs	r2, #16
 8006ef4:	9303      	str	r3, [sp, #12]
 8006ef6:	f000 fbaf 	bl	8007658 <itoa>
 8006efa:	9b03      	ldr	r3, [sp, #12]
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	aa0f      	add	r2, sp, #60	; 0x3c
 8006f00:	ab14      	add	r3, sp, #80	; 0x50
 8006f02:	f8cd b000 	str.w	fp, [sp]
 8006f06:	a90a      	add	r1, sp, #40	; 0x28
 8006f08:	a805      	add	r0, sp, #20
 8006f0a:	f7ff fd8d 	bl	8006a28 <LORA_AT_SEND>
									erreur_data=ReadFlash(FLASH_USER_START_ADDR, DATA_32);
 8006f0e:	492c      	ldr	r1, [pc, #176]	; (8006fc0 <main+0x270>)
 8006f10:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 8006fdc <main+0x28c>
 8006f14:	4620      	mov	r0, r4
 8006f16:	f7fe feeb 	bl	8005cf0 <ReadFlash>
			 			  		  	erreur = EraseFlash(FLASH_USER_START_ADDR,ADDR_FLASH_PAGE_255-1);
 8006f1a:	4b2a      	ldr	r3, [pc, #168]	; (8006fc4 <main+0x274>)
									erreur_data=ReadFlash(FLASH_USER_START_ADDR, DATA_32);
 8006f1c:	f8cb 0000 	str.w	r0, [fp]
			 			  		  	erreur = EraseFlash(FLASH_USER_START_ADDR,ADDR_FLASH_PAGE_255-1);
 8006f20:	4619      	mov	r1, r3
 8006f22:	4620      	mov	r0, r4
 8006f24:	9303      	str	r3, [sp, #12]
 8006f26:	f7fe feaf 	bl	8005c88 <EraseFlash>
 8006f2a:	4a27      	ldr	r2, [pc, #156]	; (8006fc8 <main+0x278>)
			 			  		  	erreur_write= WriteFlash(FLASH_USER_START_ADDR, DATA_64, ADDR_FLASH_PAGE_255-1);
 8006f2c:	9b03      	ldr	r3, [sp, #12]
			 			  		  	erreur = EraseFlash(FLASH_USER_START_ADDR,ADDR_FLASH_PAGE_255-1);
 8006f2e:	e9c2 0100 	strd	r0, r1, [r2]
			 			  		  	erreur_write= WriteFlash(FLASH_USER_START_ADDR, DATA_64, ADDR_FLASH_PAGE_255-1);
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	4642      	mov	r2, r8
 8006f36:	464b      	mov	r3, r9
 8006f38:	4620      	mov	r0, r4
 8006f3a:	f7fe febb 	bl	8005cb4 <WriteFlash>
			 			  		  	cpt_flash++;
 8006f3e:	4a23      	ldr	r2, [pc, #140]	; (8006fcc <main+0x27c>)
			 			  		  	erreur_write= WriteFlash(FLASH_USER_START_ADDR, DATA_64, ADDR_FLASH_PAGE_255-1);
 8006f40:	4b23      	ldr	r3, [pc, #140]	; (8006fd0 <main+0x280>)
 8006f42:	6018      	str	r0, [r3, #0]
			 			  		  	cpt_flash++;
 8006f44:	6813      	ldr	r3, [r2, #0]
 8006f46:	3301      	adds	r3, #1
 8006f48:	6013      	str	r3, [r2, #0]
						 SD_SENSORS(GPS_COORD[0],GPS_COORD[1],GPS_COORD[2],erreur_data);
 8006f4a:	4631      	mov	r1, r6
 8006f4c:	f8db 3000 	ldr.w	r3, [fp]
 8006f50:	4632      	mov	r2, r6
 8006f52:	4630      	mov	r0, r6
 8006f54:	f7ff fb60 	bl	8006618 <SD_SENSORS>
			  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8006f58:	4b1e      	ldr	r3, [pc, #120]	; (8006fd4 <main+0x284>)
 8006f5a:	221f      	movs	r2, #31
 8006f5c:	619a      	str	r2, [r3, #24]
			  toggle=0;
 8006f5e:	702e      	strb	r6, [r5, #0]
			  MX_RTC_Init();
 8006f60:	f000 f846 	bl	8006ff0 <MX_RTC_Init>
			  HAL_PWR_EnterSTANDBYMode();
 8006f64:	f7fa ffe8 	bl	8001f38 <HAL_PWR_EnterSTANDBYMode>
 8006f68:	e766      	b.n	8006e38 <main+0xe8>
 8006f6a:	bf00      	nop
 8006f6c:	f3af 8000 	nop.w
 8006f70:	aa5a55a5 	.word	0xaa5a55a5
 8006f74:	aa5a55a5 	.word	0xaa5a55a5
 8006f78:	20004574 	.word	0x20004574
 8006f7c:	0800a800 	.word	0x0800a800
 8006f80:	080080bc 	.word	0x080080bc
 8006f84:	200044fc 	.word	0x200044fc
 8006f88:	080080d7 	.word	0x080080d7
 8006f8c:	080080ff 	.word	0x080080ff
 8006f90:	08008127 	.word	0x08008127
 8006f94:	08008138 	.word	0x08008138
 8006f98:	08008140 	.word	0x08008140
 8006f9c:	20004454 	.word	0x20004454
 8006fa0:	08008148 	.word	0x08008148
 8006fa4:	20000050 	.word	0x20000050
 8006fa8:	20000138 	.word	0x20000138
 8006fac:	2000004c 	.word	0x2000004c
 8006fb0:	08009800 	.word	0x08009800
 8006fb4:	200043c6 	.word	0x200043c6
 8006fb8:	200043be 	.word	0x200043be
 8006fbc:	20004380 	.word	0x20004380
 8006fc0:	aa5a55a5 	.word	0xaa5a55a5
 8006fc4:	0807f7ff 	.word	0x0807f7ff
 8006fc8:	20000170 	.word	0x20000170
 8006fcc:	2000016c 	.word	0x2000016c
 8006fd0:	2000017c 	.word	0x2000017c
 8006fd4:	40007000 	.word	0x40007000
 8006fd8:	0800981f 	.word	0x0800981f
 8006fdc:	20000178 	.word	0x20000178

08006fe0 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
	//toggle a variable to notify we can exit low power mode and execute the routine
toggle=1;
 8006fe0:	4b01      	ldr	r3, [pc, #4]	; (8006fe8 <HAL_RTC_AlarmAEventCallback+0x8>)
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	701a      	strb	r2, [r3, #0]
 8006fe6:	4770      	bx	lr
 8006fe8:	20000050 	.word	0x20000050

08006fec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006fec:	4770      	bx	lr
	...

08006ff0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	b090      	sub	sp, #64	; 0x40
  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 8006ff4:	2400      	movs	r4, #0
  RTC_TimeTypeDef sTime = {0};
 8006ff6:	2214      	movs	r2, #20
 8006ff8:	2100      	movs	r1, #0
 8006ffa:	a801      	add	r0, sp, #4
 8006ffc:	f000 fb2e 	bl	800765c <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 8007000:	2228      	movs	r2, #40	; 0x28
 8007002:	4621      	mov	r1, r4
 8007004:	a806      	add	r0, sp, #24
  RTC_DateTypeDef sDate = {0};
 8007006:	9400      	str	r4, [sp, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8007008:	f000 fb28 	bl	800765c <memset>

  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800700c:	482b      	ldr	r0, [pc, #172]	; (80070bc <MX_RTC_Init+0xcc>)
 800700e:	4b2c      	ldr	r3, [pc, #176]	; (80070c0 <MX_RTC_Init+0xd0>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8007010:	6104      	str	r4, [r0, #16]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8007012:	e880 0018 	stmia.w	r0, {r3, r4}
  hrtc.Init.AsynchPrediv = 127;
 8007016:	237f      	movs	r3, #127	; 0x7f
 8007018:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 800701a:	23ff      	movs	r3, #255	; 0xff
 800701c:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_POS1;
 800701e:	2302      	movs	r3, #2
 8007020:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007022:	6184      	str	r4, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007024:	61c4      	str	r4, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007026:	f7fb fe99 	bl	8002d5c <HAL_RTC_Init>
 800702a:	b108      	cbz	r0, 8007030 <MX_RTC_Init+0x40>
  {
    Error_Handler();
 800702c:	f7ff ffde 	bl	8006fec <Error_Handler>
  sTime.Hours = 0x0;
  sTime.Minutes = 0x0;
  sTime.Seconds = 0x0;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007030:	2201      	movs	r2, #1
 8007032:	a901      	add	r1, sp, #4
 8007034:	4821      	ldr	r0, [pc, #132]	; (80070bc <MX_RTC_Init+0xcc>)
  sTime.Hours = 0x0;
 8007036:	f88d 4004 	strb.w	r4, [sp, #4]
  sTime.Minutes = 0x0;
 800703a:	f88d 4005 	strb.w	r4, [sp, #5]
  sTime.Seconds = 0x0;
 800703e:	f88d 4006 	strb.w	r4, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007042:	9404      	str	r4, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007044:	9405      	str	r4, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007046:	f7fb ff52 	bl	8002eee <HAL_RTC_SetTime>
 800704a:	b108      	cbz	r0, 8007050 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 800704c:	f7ff ffce 	bl	8006fec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007050:	2201      	movs	r2, #1
  sDate.Month = RTC_MONTH_JANUARY;
  sDate.Date = 0x1;
  sDate.Year = 0x0;
 8007052:	2400      	movs	r4, #0

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007054:	4669      	mov	r1, sp
 8007056:	4819      	ldr	r0, [pc, #100]	; (80070bc <MX_RTC_Init+0xcc>)
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007058:	f88d 2000 	strb.w	r2, [sp]
  sDate.Month = RTC_MONTH_JANUARY;
 800705c:	f88d 2001 	strb.w	r2, [sp, #1]
  sDate.Date = 0x1;
 8007060:	f88d 2002 	strb.w	r2, [sp, #2]
  sDate.Year = 0x0;
 8007064:	f88d 4003 	strb.w	r4, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007068:	f7fb fed8 	bl	8002e1c <HAL_RTC_SetDate>
 800706c:	b108      	cbz	r0, 8007072 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800706e:	f7ff ffbd 	bl	8006fec <Error_Handler>
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
  sAlarm.AlarmTime.Minutes = 0x0;
  sAlarm.AlarmTime.Seconds = 0x10;
 8007072:	2310      	movs	r3, #16
 8007074:	f88d 301a 	strb.w	r3, [sp, #26]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
  sAlarm.AlarmDateWeekDay = 0x1;
 8007078:	2201      	movs	r2, #1
  sAlarm.Alarm = RTC_ALARM_A;
 800707a:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800707e:	a906      	add	r1, sp, #24
 8007080:	480e      	ldr	r0, [pc, #56]	; (80070bc <MX_RTC_Init+0xcc>)
  sAlarm.AlarmTime.Hours = 0x0;
 8007082:	f88d 4018 	strb.w	r4, [sp, #24]
  sAlarm.AlarmTime.Minutes = 0x0;
 8007086:	f88d 4019 	strb.w	r4, [sp, #25]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800708a:	9407      	str	r4, [sp, #28]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800708c:	9409      	str	r4, [sp, #36]	; 0x24
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800708e:	940a      	str	r4, [sp, #40]	; 0x28
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8007090:	940b      	str	r4, [sp, #44]	; 0x2c
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8007092:	940c      	str	r4, [sp, #48]	; 0x30
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8007094:	940d      	str	r4, [sp, #52]	; 0x34
  sAlarm.AlarmDateWeekDay = 0x1;
 8007096:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  sAlarm.Alarm = RTC_ALARM_A;
 800709a:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800709c:	f7fb ffa4 	bl	8002fe8 <HAL_RTC_SetAlarm_IT>
 80070a0:	b108      	cbz	r0, 80070a6 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 80070a2:	f7ff ffa3 	bl	8006fec <Error_Handler>
  }
  /**Enable Calibration 
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 80070a6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80070aa:	4804      	ldr	r0, [pc, #16]	; (80070bc <MX_RTC_Init+0xcc>)
 80070ac:	f7fc f8a5 	bl	80031fa <HAL_RTCEx_SetCalibrationOutPut>
 80070b0:	b108      	cbz	r0, 80070b6 <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 80070b2:	f7ff ff9b 	bl	8006fec <Error_Handler>
  }

}
 80070b6:	b010      	add	sp, #64	; 0x40
 80070b8:	bd10      	pop	{r4, pc}
 80070ba:	bf00      	nop
 80070bc:	20004454 	.word	0x20004454
 80070c0:	40002800 	.word	0x40002800

080070c4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80070c4:	b510      	push	{r4, lr}
 80070c6:	4604      	mov	r4, r0
 80070c8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070ca:	2214      	movs	r2, #20
 80070cc:	2100      	movs	r1, #0
 80070ce:	a801      	add	r0, sp, #4
 80070d0:	f000 fac4 	bl	800765c <memset>
  if(rtcHandle->Instance==RTC)
 80070d4:	6822      	ldr	r2, [r4, #0]
 80070d6:	4b13      	ldr	r3, [pc, #76]	; (8007124 <HAL_RTC_MspInit+0x60>)
 80070d8:	429a      	cmp	r2, r3
 80070da:	d120      	bne.n	800711e <HAL_RTC_MspInit+0x5a>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80070dc:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070e0:	a901      	add	r1, sp, #4
    __HAL_RCC_RTC_ENABLE();
 80070e2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070e6:	4810      	ldr	r0, [pc, #64]	; (8007128 <HAL_RTC_MspInit+0x64>)
    __HAL_RCC_RTC_ENABLE();
 80070e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80070ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80070f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80070f2:	f042 0202 	orr.w	r2, r2, #2
 80070f6:	64da      	str	r2, [r3, #76]	; 0x4c
 80070f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070fa:	f003 0302 	and.w	r3, r3, #2
 80070fe:	9300      	str	r3, [sp, #0]
 8007100:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007102:	2304      	movs	r3, #4
 8007104:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007106:	2302      	movs	r3, #2
 8007108:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800710a:	f7fa fa3b 	bl	8001584 <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800710e:	2200      	movs	r2, #0
 8007110:	2029      	movs	r0, #41	; 0x29
 8007112:	4611      	mov	r1, r2
 8007114:	f7f9 ff66 	bl	8000fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8007118:	2029      	movs	r0, #41	; 0x29
 800711a:	f7f9 ff97 	bl	800104c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800711e:	b006      	add	sp, #24
 8007120:	bd10      	pop	{r4, pc}
 8007122:	bf00      	nop
 8007124:	40002800 	.word	0x40002800
 8007128:	48000400 	.word	0x48000400

0800712c <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 800712c:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 800712e:	4c06      	ldr	r4, [pc, #24]	; (8007148 <SD_CheckStatus.isra.0+0x1c>)
 8007130:	2301      	movs	r3, #1
 8007132:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8007134:	f7fe fd06 	bl	8005b44 <BSP_SD_GetCardState>
 8007138:	4623      	mov	r3, r4
 800713a:	b918      	cbnz	r0, 8007144 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 800713c:	7822      	ldrb	r2, [r4, #0]
 800713e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007142:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8007144:	7818      	ldrb	r0, [r3, #0]
}
 8007146:	bd10      	pop	{r4, pc}
 8007148:	20000051 	.word	0x20000051

0800714c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800714c:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800714e:	4c05      	ldr	r4, [pc, #20]	; (8007164 <SD_initialize+0x18>)
 8007150:	2301      	movs	r3, #1
 8007152:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8007154:	f7fe fcc4 	bl	8005ae0 <BSP_SD_Init>
 8007158:	b910      	cbnz	r0, 8007160 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 800715a:	f7ff ffe7 	bl	800712c <SD_CheckStatus.isra.0>
 800715e:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8007160:	7820      	ldrb	r0, [r4, #0]
}
 8007162:	bd10      	pop	{r4, pc}
 8007164:	20000051 	.word	0x20000051

08007168 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8007168:	f7ff bfe0 	b.w	800712c <SD_CheckStatus.isra.0>

0800716c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800716c:	b508      	push	{r3, lr}
 800716e:	4608      	mov	r0, r1
 8007170:	4611      	mov	r1, r2
 8007172:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8007174:	f04f 33ff 	mov.w	r3, #4294967295
 8007178:	f7fe fcc4 	bl	8005b04 <BSP_SD_ReadBlocks>
 800717c:	b920      	cbnz	r0, 8007188 <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800717e:	f7fe fce1 	bl	8005b44 <BSP_SD_GetCardState>
 8007182:	2800      	cmp	r0, #0
 8007184:	d1fb      	bne.n	800717e <SD_read+0x12>
 8007186:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8007188:	2001      	movs	r0, #1
}
 800718a:	bd08      	pop	{r3, pc}

0800718c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800718c:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800718e:	4b12      	ldr	r3, [pc, #72]	; (80071d8 <SD_ioctl+0x4c>)
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	07db      	lsls	r3, r3, #31
{
 8007194:	b088      	sub	sp, #32
 8007196:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007198:	d41b      	bmi.n	80071d2 <SD_ioctl+0x46>

  switch (cmd)
 800719a:	2903      	cmp	r1, #3
 800719c:	d803      	bhi.n	80071a6 <SD_ioctl+0x1a>
 800719e:	e8df f001 	tbb	[pc, r1]
 80071a2:	0510      	.short	0x0510
 80071a4:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 80071a6:	2004      	movs	r0, #4
  }

  return res;
}
 80071a8:	b008      	add	sp, #32
 80071aa:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 80071ac:	4668      	mov	r0, sp
 80071ae:	f7fe fcd3 	bl	8005b58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80071b2:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	e004      	b.n	80071c2 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 80071b8:	4668      	mov	r0, sp
 80071ba:	f7fe fccd 	bl	8005b58 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80071be:	9b07      	ldr	r3, [sp, #28]
 80071c0:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 80071c2:	2000      	movs	r0, #0
 80071c4:	e7f0      	b.n	80071a8 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 80071c6:	4668      	mov	r0, sp
 80071c8:	f7fe fcc6 	bl	8005b58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80071cc:	9b07      	ldr	r3, [sp, #28]
 80071ce:	0a5b      	lsrs	r3, r3, #9
 80071d0:	e7f0      	b.n	80071b4 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80071d2:	2003      	movs	r0, #3
 80071d4:	e7e8      	b.n	80071a8 <SD_ioctl+0x1c>
 80071d6:	bf00      	nop
 80071d8:	20000051 	.word	0x20000051

080071dc <SD_write>:
{
 80071dc:	b508      	push	{r3, lr}
 80071de:	4608      	mov	r0, r1
 80071e0:	4611      	mov	r1, r2
 80071e2:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80071e4:	f04f 33ff 	mov.w	r3, #4294967295
 80071e8:	f7fe fc9c 	bl	8005b24 <BSP_SD_WriteBlocks>
 80071ec:	b920      	cbnz	r0, 80071f8 <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 80071ee:	f7fe fca9 	bl	8005b44 <BSP_SD_GetCardState>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d1fb      	bne.n	80071ee <SD_write+0x12>
 80071f6:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 80071f8:	2001      	movs	r0, #1
}
 80071fa:	bd08      	pop	{r3, pc}

080071fc <MX_SDMMC1_SD_Init>:
/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{

  hsd1.Instance = SDMMC1;
 80071fc:	4b05      	ldr	r3, [pc, #20]	; (8007214 <MX_SDMMC1_SD_Init+0x18>)
 80071fe:	4a06      	ldr	r2, [pc, #24]	; (8007218 <MX_SDMMC1_SD_Init+0x1c>)
 8007200:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8007202:	2200      	movs	r2, #0
 8007204:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8007206:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007208:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800720a:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800720c:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 800720e:	619a      	str	r2, [r3, #24]
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	20004478 	.word	0x20004478
 8007218:	40012800 	.word	0x40012800

0800721c <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800721c:	b570      	push	{r4, r5, r6, lr}
 800721e:	4604      	mov	r4, r0
 8007220:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007222:	2214      	movs	r2, #20
 8007224:	2100      	movs	r1, #0
 8007226:	a803      	add	r0, sp, #12
 8007228:	f000 fa18 	bl	800765c <memset>
  if(sdHandle->Instance==SDMMC1)
 800722c:	6822      	ldr	r2, [r4, #0]
 800722e:	4b1e      	ldr	r3, [pc, #120]	; (80072a8 <HAL_SD_MspInit+0x8c>)
 8007230:	429a      	cmp	r2, r3
 8007232:	d136      	bne.n	80072a2 <HAL_SD_MspInit+0x86>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8007234:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8007238:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800723a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800723c:	481b      	ldr	r0, [pc, #108]	; (80072ac <HAL_SD_MspInit+0x90>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800723e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007242:	661a      	str	r2, [r3, #96]	; 0x60
 8007244:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007246:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800724a:	9200      	str	r2, [sp, #0]
 800724c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800724e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007250:	f042 0204 	orr.w	r2, r2, #4
 8007254:	64da      	str	r2, [r3, #76]	; 0x4c
 8007256:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007258:	f002 0204 	and.w	r2, r2, #4
 800725c:	9201      	str	r2, [sp, #4]
 800725e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007260:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007262:	f042 0208 	orr.w	r2, r2, #8
 8007266:	64da      	str	r2, [r3, #76]	; 0x4c
 8007268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800726a:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800726c:	f003 0308 	and.w	r3, r3, #8
 8007270:	9302      	str	r3, [sp, #8]
 8007272:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007274:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8007276:	f44f 5388 	mov.w	r3, #4352	; 0x1100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800727a:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800727c:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8007280:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007282:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007284:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007286:	f7fa f97d 	bl	8001584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800728a:	2304      	movs	r3, #4
 800728c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800728e:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007292:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007294:	4806      	ldr	r0, [pc, #24]	; (80072b0 <HAL_SD_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007296:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007298:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800729a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800729c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800729e:	f7fa f971 	bl	8001584 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80072a2:	b008      	add	sp, #32
 80072a4:	bd70      	pop	{r4, r5, r6, pc}
 80072a6:	bf00      	nop
 80072a8:	40012800 	.word	0x40012800
 80072ac:	48000800 	.word	0x48000800
 80072b0:	48000c00 	.word	0x48000c00

080072b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072b4:	4b0a      	ldr	r3, [pc, #40]	; (80072e0 <HAL_MspInit+0x2c>)
 80072b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80072b8:	f042 0201 	orr.w	r2, r2, #1
 80072bc:	661a      	str	r2, [r3, #96]	; 0x60
 80072be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80072c0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072c2:	f002 0201 	and.w	r2, r2, #1
 80072c6:	9200      	str	r2, [sp, #0]
 80072c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80072ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80072d0:	659a      	str	r2, [r3, #88]	; 0x58
 80072d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072d8:	9301      	str	r3, [sp, #4]
 80072da:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80072dc:	b002      	add	sp, #8
 80072de:	4770      	bx	lr
 80072e0:	40021000 	.word	0x40021000

080072e4 <NMI_Handler>:
 80072e4:	4770      	bx	lr

080072e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80072e6:	e7fe      	b.n	80072e6 <HardFault_Handler>

080072e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80072e8:	e7fe      	b.n	80072e8 <MemManage_Handler>

080072ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80072ea:	e7fe      	b.n	80072ea <BusFault_Handler>

080072ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80072ec:	e7fe      	b.n	80072ec <UsageFault_Handler>

080072ee <SVC_Handler>:
 80072ee:	4770      	bx	lr

080072f0 <DebugMon_Handler>:
 80072f0:	4770      	bx	lr

080072f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80072f2:	4770      	bx	lr

080072f4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80072f4:	f7f9 b97a 	b.w	80005ec <HAL_IncTick>

080072f8 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80072f8:	4801      	ldr	r0, [pc, #4]	; (8007300 <DMA1_Channel1_IRQHandler+0x8>)
 80072fa:	f7f9 bf6b 	b.w	80011d4 <HAL_DMA_IRQHandler>
 80072fe:	bf00      	nop
 8007300:	200001f4 	.word	0x200001f4

08007304 <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8007304:	4801      	ldr	r0, [pc, #4]	; (800730c <RTC_Alarm_IRQHandler+0x8>)
 8007306:	f7fb bccd 	b.w	8002ca4 <HAL_RTC_AlarmIRQHandler>
 800730a:	bf00      	nop
 800730c:	20004454 	.word	0x20004454

08007310 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8007310:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007312:	4b0a      	ldr	r3, [pc, #40]	; (800733c <_sbrk+0x2c>)
 8007314:	6819      	ldr	r1, [r3, #0]
{
 8007316:	4602      	mov	r2, r0
	if (heap_end == 0)
 8007318:	b909      	cbnz	r1, 800731e <_sbrk+0xe>
		heap_end = &end;
 800731a:	4909      	ldr	r1, [pc, #36]	; (8007340 <_sbrk+0x30>)
 800731c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800731e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8007320:	4669      	mov	r1, sp
 8007322:	4402      	add	r2, r0
 8007324:	428a      	cmp	r2, r1
 8007326:	d906      	bls.n	8007336 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8007328:	f000 f954 	bl	80075d4 <__errno>
 800732c:	230c      	movs	r3, #12
 800732e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8007330:	f04f 30ff 	mov.w	r0, #4294967295
 8007334:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8007336:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8007338:	bd08      	pop	{r3, pc}
 800733a:	bf00      	nop
 800733c:	20000180 	.word	0x20000180
 8007340:	20004668 	.word	0x20004668

08007344 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007344:	490f      	ldr	r1, [pc, #60]	; (8007384 <SystemInit+0x40>)
 8007346:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800734a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800734e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8007352:	4b0d      	ldr	r3, [pc, #52]	; (8007388 <SystemInit+0x44>)
 8007354:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8007356:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8007358:	f042 0201 	orr.w	r2, r2, #1
 800735c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800735e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8007366:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800736a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800736c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007370:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007378:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800737a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800737c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007380:	608b      	str	r3, [r1, #8]
 8007382:	4770      	bx	lr
 8007384:	e000ed00 	.word	0xe000ed00
 8007388:	40021000 	.word	0x40021000

0800738c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800738c:	b508      	push	{r3, lr}

  hlpuart1.Instance = LPUART1;
 800738e:	480b      	ldr	r0, [pc, #44]	; (80073bc <MX_LPUART1_UART_Init+0x30>)
  hlpuart1.Init.BaudRate = 115200;
 8007390:	4b0b      	ldr	r3, [pc, #44]	; (80073c0 <MX_LPUART1_UART_Init+0x34>)
 8007392:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8007396:	e880 4008 	stmia.w	r0, {r3, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800739a:	220c      	movs	r2, #12
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800739c:	2300      	movs	r3, #0
 800739e:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80073a0:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80073a2:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80073a4:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80073a6:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80073a8:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80073aa:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80073ac:	f7fc fe49 	bl	8004042 <HAL_UART_Init>
 80073b0:	b118      	cbz	r0, 80073ba <MX_LPUART1_UART_Init+0x2e>
  {
    Error_Handler();
  }

}
 80073b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80073b6:	f7ff be19 	b.w	8006fec <Error_Handler>
 80073ba:	bd08      	pop	{r3, pc}
 80073bc:	200044fc 	.word	0x200044fc
 80073c0:	40008000 	.word	0x40008000

080073c4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80073c4:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 80073c6:	480c      	ldr	r0, [pc, #48]	; (80073f8 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 9600;
 80073c8:	4b0c      	ldr	r3, [pc, #48]	; (80073fc <MX_USART1_UART_Init+0x38>)
 80073ca:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 80073ce:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80073d2:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80073d4:	2300      	movs	r3, #0
 80073d6:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80073d8:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80073da:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80073dc:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80073de:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80073e0:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80073e2:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80073e4:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80073e6:	f7fc fe2c 	bl	8004042 <HAL_UART_Init>
 80073ea:	b118      	cbz	r0, 80073f4 <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 80073ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80073f0:	f7ff bdfc 	b.w	8006fec <Error_Handler>
 80073f4:	bd08      	pop	{r3, pc}
 80073f6:	bf00      	nop
 80073f8:	20004574 	.word	0x20004574
 80073fc:	40013800 	.word	0x40013800

08007400 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007400:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8007402:	480c      	ldr	r0, [pc, #48]	; (8007434 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;//115200
 8007404:	4b0c      	ldr	r3, [pc, #48]	; (8007438 <MX_USART2_UART_Init+0x38>)
 8007406:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800740a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800740e:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007410:	2300      	movs	r3, #0
 8007412:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007414:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007416:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007418:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800741a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800741c:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800741e:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007420:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007422:	f7fc fe0e 	bl	8004042 <HAL_UART_Init>
 8007426:	b118      	cbz	r0, 8007430 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8007428:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800742c:	f7ff bdde 	b.w	8006fec <Error_Handler>
 8007430:	bd08      	pop	{r3, pc}
 8007432:	bf00      	nop
 8007434:	200045ec 	.word	0x200045ec
 8007438:	40004400 	.word	0x40004400

0800743c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800743c:	b510      	push	{r4, lr}
 800743e:	4604      	mov	r4, r0
 8007440:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007442:	2214      	movs	r2, #20
 8007444:	2100      	movs	r1, #0
 8007446:	a807      	add	r0, sp, #28
 8007448:	f000 f908 	bl	800765c <memset>
  if(uartHandle->Instance==LPUART1)
 800744c:	6823      	ldr	r3, [r4, #0]
 800744e:	4a2f      	ldr	r2, [pc, #188]	; (800750c <HAL_UART_MspInit+0xd0>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d11f      	bne.n	8007494 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8007454:	4b2e      	ldr	r3, [pc, #184]	; (8007510 <HAL_UART_MspInit+0xd4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007456:	482f      	ldr	r0, [pc, #188]	; (8007514 <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8007458:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800745a:	f042 0201 	orr.w	r2, r2, #1
 800745e:	65da      	str	r2, [r3, #92]	; 0x5c
 8007460:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007462:	f002 0201 	and.w	r2, r2, #1
 8007466:	9201      	str	r2, [sp, #4]
 8007468:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800746a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800746c:	f042 0204 	orr.w	r2, r2, #4
 8007470:	64da      	str	r2, [r3, #76]	; 0x4c
 8007472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007474:	f003 0304 	and.w	r3, r3, #4
 8007478:	9302      	str	r3, [sp, #8]
 800747a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800747c:	2303      	movs	r3, #3
 800747e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007480:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007482:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8007484:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007486:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8007488:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800748a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800748c:	f7fa f87a 	bl	8001584 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007490:	b00c      	add	sp, #48	; 0x30
 8007492:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART1)
 8007494:	4a20      	ldr	r2, [pc, #128]	; (8007518 <HAL_UART_MspInit+0xdc>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d11f      	bne.n	80074da <HAL_UART_MspInit+0x9e>
    __HAL_RCC_USART1_CLK_ENABLE();
 800749a:	4b1d      	ldr	r3, [pc, #116]	; (8007510 <HAL_UART_MspInit+0xd4>)
 800749c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800749e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074a2:	661a      	str	r2, [r3, #96]	; 0x60
 80074a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80074a6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80074aa:	9203      	str	r2, [sp, #12]
 80074ac:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074b0:	f042 0201 	orr.w	r2, r2, #1
 80074b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80074b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	9304      	str	r3, [sp, #16]
 80074be:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80074c0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80074c4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074c6:	2302      	movs	r3, #2
 80074c8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074ca:	2303      	movs	r3, #3
 80074cc:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80074ce:	2307      	movs	r3, #7
 80074d0:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074d2:	a907      	add	r1, sp, #28
 80074d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074d8:	e7d8      	b.n	800748c <HAL_UART_MspInit+0x50>
  else if(uartHandle->Instance==USART2)
 80074da:	4a10      	ldr	r2, [pc, #64]	; (800751c <HAL_UART_MspInit+0xe0>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d1d7      	bne.n	8007490 <HAL_UART_MspInit+0x54>
    __HAL_RCC_USART2_CLK_ENABLE();
 80074e0:	4b0b      	ldr	r3, [pc, #44]	; (8007510 <HAL_UART_MspInit+0xd4>)
 80074e2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80074e4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80074e8:	659a      	str	r2, [r3, #88]	; 0x58
 80074ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80074ec:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80074f0:	9205      	str	r2, [sp, #20]
 80074f2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074f6:	f042 0201 	orr.w	r2, r2, #1
 80074fa:	64da      	str	r2, [r3, #76]	; 0x4c
 80074fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074fe:	f003 0301 	and.w	r3, r3, #1
 8007502:	9306      	str	r3, [sp, #24]
 8007504:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8007506:	230c      	movs	r3, #12
 8007508:	e7dc      	b.n	80074c4 <HAL_UART_MspInit+0x88>
 800750a:	bf00      	nop
 800750c:	40008000 	.word	0x40008000
 8007510:	40021000 	.word	0x40021000
 8007514:	48000800 	.word	0x48000800
 8007518:	40013800 	.word	0x40013800
 800751c:	40004400 	.word	0x40004400

08007520 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==LPUART1)
 8007520:	6803      	ldr	r3, [r0, #0]
 8007522:	4a13      	ldr	r2, [pc, #76]	; (8007570 <HAL_UART_MspDeInit+0x50>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d109      	bne.n	800753c <HAL_UART_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8007528:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
  
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 800752c:	4811      	ldr	r0, [pc, #68]	; (8007574 <HAL_UART_MspDeInit+0x54>)
    __HAL_RCC_LPUART1_CLK_DISABLE();
 800752e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8007530:	f023 0301 	bic.w	r3, r3, #1
 8007534:	65d3      	str	r3, [r2, #92]	; 0x5c
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 8007536:	2103      	movs	r1, #3
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8007538:	f7fa b900 	b.w	800173c <HAL_GPIO_DeInit>
  else if(uartHandle->Instance==USART1)
 800753c:	4a0e      	ldr	r2, [pc, #56]	; (8007578 <HAL_UART_MspDeInit+0x58>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d10a      	bne.n	8007558 <HAL_UART_MspDeInit+0x38>
    __HAL_RCC_USART1_CLK_DISABLE();
 8007542:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8007546:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 800754a:	6e13      	ldr	r3, [r2, #96]	; 0x60
 800754c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007550:	6613      	str	r3, [r2, #96]	; 0x60
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8007552:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007556:	e7ef      	b.n	8007538 <HAL_UART_MspDeInit+0x18>
  else if(uartHandle->Instance==USART2)
 8007558:	4a08      	ldr	r2, [pc, #32]	; (800757c <HAL_UART_MspDeInit+0x5c>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d107      	bne.n	800756e <HAL_UART_MspDeInit+0x4e>
    __HAL_RCC_USART2_CLK_DISABLE();
 800755e:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8007562:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8007564:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007566:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800756a:	6593      	str	r3, [r2, #88]	; 0x58
 800756c:	e7f1      	b.n	8007552 <HAL_UART_MspDeInit+0x32>
 800756e:	4770      	bx	lr
 8007570:	40008000 	.word	0x40008000
 8007574:	48000800 	.word	0x48000800
 8007578:	40013800 	.word	0x40013800
 800757c:	40004400 	.word	0x40004400

08007580 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007580:	f8df d034 	ldr.w	sp, [pc, #52]	; 80075b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007584:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8007586:	e003      	b.n	8007590 <LoopCopyDataInit>

08007588 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007588:	4b0c      	ldr	r3, [pc, #48]	; (80075bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800758a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800758c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800758e:	3104      	adds	r1, #4

08007590 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007590:	480b      	ldr	r0, [pc, #44]	; (80075c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007592:	4b0c      	ldr	r3, [pc, #48]	; (80075c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007594:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8007596:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007598:	d3f6      	bcc.n	8007588 <CopyDataInit>
	ldr	r2, =_sbss
 800759a:	4a0b      	ldr	r2, [pc, #44]	; (80075c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800759c:	e002      	b.n	80075a4 <LoopFillZerobss>

0800759e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800759e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80075a0:	f842 3b04 	str.w	r3, [r2], #4

080075a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80075a4:	4b09      	ldr	r3, [pc, #36]	; (80075cc <LoopForever+0x16>)
	cmp	r2, r3
 80075a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80075a8:	d3f9      	bcc.n	800759e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80075aa:	f7ff fecb 	bl	8007344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80075ae:	f000 f817 	bl	80075e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80075b2:	f7ff fbcd 	bl	8006d50 <main>

080075b6 <LoopForever>:

LoopForever:
    b LoopForever
 80075b6:	e7fe      	b.n	80075b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80075b8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80075bc:	0800821c 	.word	0x0800821c
	ldr	r0, =_sdata
 80075c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80075c4:	200000bc 	.word	0x200000bc
	ldr	r2, =_sbss
 80075c8:	200000c0 	.word	0x200000c0
	ldr	r3, = _ebss
 80075cc:	20004668 	.word	0x20004668

080075d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80075d0:	e7fe      	b.n	80075d0 <ADC1_2_IRQHandler>
	...

080075d4 <__errno>:
 80075d4:	4b01      	ldr	r3, [pc, #4]	; (80075dc <__errno+0x8>)
 80075d6:	6818      	ldr	r0, [r3, #0]
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop
 80075dc:	20000058 	.word	0x20000058

080075e0 <__libc_init_array>:
 80075e0:	b570      	push	{r4, r5, r6, lr}
 80075e2:	4e0d      	ldr	r6, [pc, #52]	; (8007618 <__libc_init_array+0x38>)
 80075e4:	4c0d      	ldr	r4, [pc, #52]	; (800761c <__libc_init_array+0x3c>)
 80075e6:	1ba4      	subs	r4, r4, r6
 80075e8:	10a4      	asrs	r4, r4, #2
 80075ea:	2500      	movs	r5, #0
 80075ec:	42a5      	cmp	r5, r4
 80075ee:	d109      	bne.n	8007604 <__libc_init_array+0x24>
 80075f0:	4e0b      	ldr	r6, [pc, #44]	; (8007620 <__libc_init_array+0x40>)
 80075f2:	4c0c      	ldr	r4, [pc, #48]	; (8007624 <__libc_init_array+0x44>)
 80075f4:	f000 fca8 	bl	8007f48 <_init>
 80075f8:	1ba4      	subs	r4, r4, r6
 80075fa:	10a4      	asrs	r4, r4, #2
 80075fc:	2500      	movs	r5, #0
 80075fe:	42a5      	cmp	r5, r4
 8007600:	d105      	bne.n	800760e <__libc_init_array+0x2e>
 8007602:	bd70      	pop	{r4, r5, r6, pc}
 8007604:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007608:	4798      	blx	r3
 800760a:	3501      	adds	r5, #1
 800760c:	e7ee      	b.n	80075ec <__libc_init_array+0xc>
 800760e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007612:	4798      	blx	r3
 8007614:	3501      	adds	r5, #1
 8007616:	e7f2      	b.n	80075fe <__libc_init_array+0x1e>
 8007618:	08008214 	.word	0x08008214
 800761c:	08008214 	.word	0x08008214
 8007620:	08008214 	.word	0x08008214
 8007624:	08008218 	.word	0x08008218

08007628 <__itoa>:
 8007628:	1e93      	subs	r3, r2, #2
 800762a:	2b22      	cmp	r3, #34	; 0x22
 800762c:	b510      	push	{r4, lr}
 800762e:	460c      	mov	r4, r1
 8007630:	d904      	bls.n	800763c <__itoa+0x14>
 8007632:	2300      	movs	r3, #0
 8007634:	700b      	strb	r3, [r1, #0]
 8007636:	461c      	mov	r4, r3
 8007638:	4620      	mov	r0, r4
 800763a:	bd10      	pop	{r4, pc}
 800763c:	2a0a      	cmp	r2, #10
 800763e:	d109      	bne.n	8007654 <__itoa+0x2c>
 8007640:	2800      	cmp	r0, #0
 8007642:	da07      	bge.n	8007654 <__itoa+0x2c>
 8007644:	232d      	movs	r3, #45	; 0x2d
 8007646:	700b      	strb	r3, [r1, #0]
 8007648:	4240      	negs	r0, r0
 800764a:	2101      	movs	r1, #1
 800764c:	4421      	add	r1, r4
 800764e:	f000 f841 	bl	80076d4 <__utoa>
 8007652:	e7f1      	b.n	8007638 <__itoa+0x10>
 8007654:	2100      	movs	r1, #0
 8007656:	e7f9      	b.n	800764c <__itoa+0x24>

08007658 <itoa>:
 8007658:	f7ff bfe6 	b.w	8007628 <__itoa>

0800765c <memset>:
 800765c:	4402      	add	r2, r0
 800765e:	4603      	mov	r3, r0
 8007660:	4293      	cmp	r3, r2
 8007662:	d100      	bne.n	8007666 <memset+0xa>
 8007664:	4770      	bx	lr
 8007666:	f803 1b01 	strb.w	r1, [r3], #1
 800766a:	e7f9      	b.n	8007660 <memset+0x4>

0800766c <siprintf>:
 800766c:	b40e      	push	{r1, r2, r3}
 800766e:	b500      	push	{lr}
 8007670:	b09c      	sub	sp, #112	; 0x70
 8007672:	f44f 7102 	mov.w	r1, #520	; 0x208
 8007676:	ab1d      	add	r3, sp, #116	; 0x74
 8007678:	f8ad 1014 	strh.w	r1, [sp, #20]
 800767c:	9002      	str	r0, [sp, #8]
 800767e:	9006      	str	r0, [sp, #24]
 8007680:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007684:	480a      	ldr	r0, [pc, #40]	; (80076b0 <siprintf+0x44>)
 8007686:	9104      	str	r1, [sp, #16]
 8007688:	9107      	str	r1, [sp, #28]
 800768a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800768e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007692:	f8ad 1016 	strh.w	r1, [sp, #22]
 8007696:	6800      	ldr	r0, [r0, #0]
 8007698:	9301      	str	r3, [sp, #4]
 800769a:	a902      	add	r1, sp, #8
 800769c:	f000 f8b6 	bl	800780c <_svfiprintf_r>
 80076a0:	9b02      	ldr	r3, [sp, #8]
 80076a2:	2200      	movs	r2, #0
 80076a4:	701a      	strb	r2, [r3, #0]
 80076a6:	b01c      	add	sp, #112	; 0x70
 80076a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80076ac:	b003      	add	sp, #12
 80076ae:	4770      	bx	lr
 80076b0:	20000058 	.word	0x20000058

080076b4 <strcat>:
 80076b4:	b510      	push	{r4, lr}
 80076b6:	4602      	mov	r2, r0
 80076b8:	4613      	mov	r3, r2
 80076ba:	3201      	adds	r2, #1
 80076bc:	781c      	ldrb	r4, [r3, #0]
 80076be:	2c00      	cmp	r4, #0
 80076c0:	d1fa      	bne.n	80076b8 <strcat+0x4>
 80076c2:	3b01      	subs	r3, #1
 80076c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076c8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076cc:	2a00      	cmp	r2, #0
 80076ce:	d1f9      	bne.n	80076c4 <strcat+0x10>
 80076d0:	bd10      	pop	{r4, pc}
	...

080076d4 <__utoa>:
 80076d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076d6:	4c1e      	ldr	r4, [pc, #120]	; (8007750 <__utoa+0x7c>)
 80076d8:	b08b      	sub	sp, #44	; 0x2c
 80076da:	4603      	mov	r3, r0
 80076dc:	460f      	mov	r7, r1
 80076de:	466d      	mov	r5, sp
 80076e0:	f104 0e20 	add.w	lr, r4, #32
 80076e4:	6820      	ldr	r0, [r4, #0]
 80076e6:	6861      	ldr	r1, [r4, #4]
 80076e8:	462e      	mov	r6, r5
 80076ea:	c603      	stmia	r6!, {r0, r1}
 80076ec:	3408      	adds	r4, #8
 80076ee:	4574      	cmp	r4, lr
 80076f0:	4635      	mov	r5, r6
 80076f2:	d1f7      	bne.n	80076e4 <__utoa+0x10>
 80076f4:	7921      	ldrb	r1, [r4, #4]
 80076f6:	7131      	strb	r1, [r6, #4]
 80076f8:	1e91      	subs	r1, r2, #2
 80076fa:	6820      	ldr	r0, [r4, #0]
 80076fc:	6030      	str	r0, [r6, #0]
 80076fe:	2922      	cmp	r1, #34	; 0x22
 8007700:	f04f 0100 	mov.w	r1, #0
 8007704:	d904      	bls.n	8007710 <__utoa+0x3c>
 8007706:	7039      	strb	r1, [r7, #0]
 8007708:	460f      	mov	r7, r1
 800770a:	4638      	mov	r0, r7
 800770c:	b00b      	add	sp, #44	; 0x2c
 800770e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007710:	1e78      	subs	r0, r7, #1
 8007712:	4606      	mov	r6, r0
 8007714:	fbb3 f5f2 	udiv	r5, r3, r2
 8007718:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800771c:	fb02 3315 	mls	r3, r2, r5, r3
 8007720:	4473      	add	r3, lr
 8007722:	1c4c      	adds	r4, r1, #1
 8007724:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007728:	f806 3f01 	strb.w	r3, [r6, #1]!
 800772c:	462b      	mov	r3, r5
 800772e:	b965      	cbnz	r5, 800774a <__utoa+0x76>
 8007730:	553d      	strb	r5, [r7, r4]
 8007732:	187a      	adds	r2, r7, r1
 8007734:	1acc      	subs	r4, r1, r3
 8007736:	42a3      	cmp	r3, r4
 8007738:	dae7      	bge.n	800770a <__utoa+0x36>
 800773a:	7844      	ldrb	r4, [r0, #1]
 800773c:	7815      	ldrb	r5, [r2, #0]
 800773e:	f800 5f01 	strb.w	r5, [r0, #1]!
 8007742:	3301      	adds	r3, #1
 8007744:	f802 4901 	strb.w	r4, [r2], #-1
 8007748:	e7f4      	b.n	8007734 <__utoa+0x60>
 800774a:	4621      	mov	r1, r4
 800774c:	e7e2      	b.n	8007714 <__utoa+0x40>
 800774e:	bf00      	nop
 8007750:	080081b4 	.word	0x080081b4

08007754 <__ssputs_r>:
 8007754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007758:	688e      	ldr	r6, [r1, #8]
 800775a:	429e      	cmp	r6, r3
 800775c:	4682      	mov	sl, r0
 800775e:	460c      	mov	r4, r1
 8007760:	4691      	mov	r9, r2
 8007762:	4698      	mov	r8, r3
 8007764:	d835      	bhi.n	80077d2 <__ssputs_r+0x7e>
 8007766:	898a      	ldrh	r2, [r1, #12]
 8007768:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800776c:	d031      	beq.n	80077d2 <__ssputs_r+0x7e>
 800776e:	6825      	ldr	r5, [r4, #0]
 8007770:	6909      	ldr	r1, [r1, #16]
 8007772:	1a6f      	subs	r7, r5, r1
 8007774:	6965      	ldr	r5, [r4, #20]
 8007776:	2302      	movs	r3, #2
 8007778:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800777c:	fb95 f5f3 	sdiv	r5, r5, r3
 8007780:	f108 0301 	add.w	r3, r8, #1
 8007784:	443b      	add	r3, r7
 8007786:	429d      	cmp	r5, r3
 8007788:	bf38      	it	cc
 800778a:	461d      	movcc	r5, r3
 800778c:	0553      	lsls	r3, r2, #21
 800778e:	d531      	bpl.n	80077f4 <__ssputs_r+0xa0>
 8007790:	4629      	mov	r1, r5
 8007792:	f000 fb39 	bl	8007e08 <_malloc_r>
 8007796:	4606      	mov	r6, r0
 8007798:	b950      	cbnz	r0, 80077b0 <__ssputs_r+0x5c>
 800779a:	230c      	movs	r3, #12
 800779c:	f8ca 3000 	str.w	r3, [sl]
 80077a0:	89a3      	ldrh	r3, [r4, #12]
 80077a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077a6:	81a3      	strh	r3, [r4, #12]
 80077a8:	f04f 30ff 	mov.w	r0, #4294967295
 80077ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077b0:	463a      	mov	r2, r7
 80077b2:	6921      	ldr	r1, [r4, #16]
 80077b4:	f000 fab4 	bl	8007d20 <memcpy>
 80077b8:	89a3      	ldrh	r3, [r4, #12]
 80077ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077c2:	81a3      	strh	r3, [r4, #12]
 80077c4:	6126      	str	r6, [r4, #16]
 80077c6:	6165      	str	r5, [r4, #20]
 80077c8:	443e      	add	r6, r7
 80077ca:	1bed      	subs	r5, r5, r7
 80077cc:	6026      	str	r6, [r4, #0]
 80077ce:	60a5      	str	r5, [r4, #8]
 80077d0:	4646      	mov	r6, r8
 80077d2:	4546      	cmp	r6, r8
 80077d4:	bf28      	it	cs
 80077d6:	4646      	movcs	r6, r8
 80077d8:	4632      	mov	r2, r6
 80077da:	4649      	mov	r1, r9
 80077dc:	6820      	ldr	r0, [r4, #0]
 80077de:	f000 faaa 	bl	8007d36 <memmove>
 80077e2:	68a3      	ldr	r3, [r4, #8]
 80077e4:	1b9b      	subs	r3, r3, r6
 80077e6:	60a3      	str	r3, [r4, #8]
 80077e8:	6823      	ldr	r3, [r4, #0]
 80077ea:	441e      	add	r6, r3
 80077ec:	6026      	str	r6, [r4, #0]
 80077ee:	2000      	movs	r0, #0
 80077f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077f4:	462a      	mov	r2, r5
 80077f6:	f000 fb65 	bl	8007ec4 <_realloc_r>
 80077fa:	4606      	mov	r6, r0
 80077fc:	2800      	cmp	r0, #0
 80077fe:	d1e1      	bne.n	80077c4 <__ssputs_r+0x70>
 8007800:	6921      	ldr	r1, [r4, #16]
 8007802:	4650      	mov	r0, sl
 8007804:	f000 fab2 	bl	8007d6c <_free_r>
 8007808:	e7c7      	b.n	800779a <__ssputs_r+0x46>
	...

0800780c <_svfiprintf_r>:
 800780c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007810:	b09d      	sub	sp, #116	; 0x74
 8007812:	4680      	mov	r8, r0
 8007814:	9303      	str	r3, [sp, #12]
 8007816:	898b      	ldrh	r3, [r1, #12]
 8007818:	061c      	lsls	r4, r3, #24
 800781a:	460d      	mov	r5, r1
 800781c:	4616      	mov	r6, r2
 800781e:	d50f      	bpl.n	8007840 <_svfiprintf_r+0x34>
 8007820:	690b      	ldr	r3, [r1, #16]
 8007822:	b96b      	cbnz	r3, 8007840 <_svfiprintf_r+0x34>
 8007824:	2140      	movs	r1, #64	; 0x40
 8007826:	f000 faef 	bl	8007e08 <_malloc_r>
 800782a:	6028      	str	r0, [r5, #0]
 800782c:	6128      	str	r0, [r5, #16]
 800782e:	b928      	cbnz	r0, 800783c <_svfiprintf_r+0x30>
 8007830:	230c      	movs	r3, #12
 8007832:	f8c8 3000 	str.w	r3, [r8]
 8007836:	f04f 30ff 	mov.w	r0, #4294967295
 800783a:	e0c5      	b.n	80079c8 <_svfiprintf_r+0x1bc>
 800783c:	2340      	movs	r3, #64	; 0x40
 800783e:	616b      	str	r3, [r5, #20]
 8007840:	2300      	movs	r3, #0
 8007842:	9309      	str	r3, [sp, #36]	; 0x24
 8007844:	2320      	movs	r3, #32
 8007846:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800784a:	2330      	movs	r3, #48	; 0x30
 800784c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007850:	f04f 0b01 	mov.w	fp, #1
 8007854:	4637      	mov	r7, r6
 8007856:	463c      	mov	r4, r7
 8007858:	f814 3b01 	ldrb.w	r3, [r4], #1
 800785c:	2b00      	cmp	r3, #0
 800785e:	d13c      	bne.n	80078da <_svfiprintf_r+0xce>
 8007860:	ebb7 0a06 	subs.w	sl, r7, r6
 8007864:	d00b      	beq.n	800787e <_svfiprintf_r+0x72>
 8007866:	4653      	mov	r3, sl
 8007868:	4632      	mov	r2, r6
 800786a:	4629      	mov	r1, r5
 800786c:	4640      	mov	r0, r8
 800786e:	f7ff ff71 	bl	8007754 <__ssputs_r>
 8007872:	3001      	adds	r0, #1
 8007874:	f000 80a3 	beq.w	80079be <_svfiprintf_r+0x1b2>
 8007878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800787a:	4453      	add	r3, sl
 800787c:	9309      	str	r3, [sp, #36]	; 0x24
 800787e:	783b      	ldrb	r3, [r7, #0]
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 809c 	beq.w	80079be <_svfiprintf_r+0x1b2>
 8007886:	2300      	movs	r3, #0
 8007888:	f04f 32ff 	mov.w	r2, #4294967295
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	9307      	str	r3, [sp, #28]
 8007890:	9205      	str	r2, [sp, #20]
 8007892:	9306      	str	r3, [sp, #24]
 8007894:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007898:	931a      	str	r3, [sp, #104]	; 0x68
 800789a:	2205      	movs	r2, #5
 800789c:	7821      	ldrb	r1, [r4, #0]
 800789e:	4850      	ldr	r0, [pc, #320]	; (80079e0 <_svfiprintf_r+0x1d4>)
 80078a0:	f7f8 fc9e 	bl	80001e0 <memchr>
 80078a4:	1c67      	adds	r7, r4, #1
 80078a6:	9b04      	ldr	r3, [sp, #16]
 80078a8:	b9d8      	cbnz	r0, 80078e2 <_svfiprintf_r+0xd6>
 80078aa:	06d9      	lsls	r1, r3, #27
 80078ac:	bf44      	itt	mi
 80078ae:	2220      	movmi	r2, #32
 80078b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80078b4:	071a      	lsls	r2, r3, #28
 80078b6:	bf44      	itt	mi
 80078b8:	222b      	movmi	r2, #43	; 0x2b
 80078ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80078be:	7822      	ldrb	r2, [r4, #0]
 80078c0:	2a2a      	cmp	r2, #42	; 0x2a
 80078c2:	d016      	beq.n	80078f2 <_svfiprintf_r+0xe6>
 80078c4:	9a07      	ldr	r2, [sp, #28]
 80078c6:	2100      	movs	r1, #0
 80078c8:	200a      	movs	r0, #10
 80078ca:	4627      	mov	r7, r4
 80078cc:	3401      	adds	r4, #1
 80078ce:	783b      	ldrb	r3, [r7, #0]
 80078d0:	3b30      	subs	r3, #48	; 0x30
 80078d2:	2b09      	cmp	r3, #9
 80078d4:	d951      	bls.n	800797a <_svfiprintf_r+0x16e>
 80078d6:	b1c9      	cbz	r1, 800790c <_svfiprintf_r+0x100>
 80078d8:	e011      	b.n	80078fe <_svfiprintf_r+0xf2>
 80078da:	2b25      	cmp	r3, #37	; 0x25
 80078dc:	d0c0      	beq.n	8007860 <_svfiprintf_r+0x54>
 80078de:	4627      	mov	r7, r4
 80078e0:	e7b9      	b.n	8007856 <_svfiprintf_r+0x4a>
 80078e2:	4a3f      	ldr	r2, [pc, #252]	; (80079e0 <_svfiprintf_r+0x1d4>)
 80078e4:	1a80      	subs	r0, r0, r2
 80078e6:	fa0b f000 	lsl.w	r0, fp, r0
 80078ea:	4318      	orrs	r0, r3
 80078ec:	9004      	str	r0, [sp, #16]
 80078ee:	463c      	mov	r4, r7
 80078f0:	e7d3      	b.n	800789a <_svfiprintf_r+0x8e>
 80078f2:	9a03      	ldr	r2, [sp, #12]
 80078f4:	1d11      	adds	r1, r2, #4
 80078f6:	6812      	ldr	r2, [r2, #0]
 80078f8:	9103      	str	r1, [sp, #12]
 80078fa:	2a00      	cmp	r2, #0
 80078fc:	db01      	blt.n	8007902 <_svfiprintf_r+0xf6>
 80078fe:	9207      	str	r2, [sp, #28]
 8007900:	e004      	b.n	800790c <_svfiprintf_r+0x100>
 8007902:	4252      	negs	r2, r2
 8007904:	f043 0302 	orr.w	r3, r3, #2
 8007908:	9207      	str	r2, [sp, #28]
 800790a:	9304      	str	r3, [sp, #16]
 800790c:	783b      	ldrb	r3, [r7, #0]
 800790e:	2b2e      	cmp	r3, #46	; 0x2e
 8007910:	d10e      	bne.n	8007930 <_svfiprintf_r+0x124>
 8007912:	787b      	ldrb	r3, [r7, #1]
 8007914:	2b2a      	cmp	r3, #42	; 0x2a
 8007916:	f107 0101 	add.w	r1, r7, #1
 800791a:	d132      	bne.n	8007982 <_svfiprintf_r+0x176>
 800791c:	9b03      	ldr	r3, [sp, #12]
 800791e:	1d1a      	adds	r2, r3, #4
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	9203      	str	r2, [sp, #12]
 8007924:	2b00      	cmp	r3, #0
 8007926:	bfb8      	it	lt
 8007928:	f04f 33ff 	movlt.w	r3, #4294967295
 800792c:	3702      	adds	r7, #2
 800792e:	9305      	str	r3, [sp, #20]
 8007930:	4c2c      	ldr	r4, [pc, #176]	; (80079e4 <_svfiprintf_r+0x1d8>)
 8007932:	7839      	ldrb	r1, [r7, #0]
 8007934:	2203      	movs	r2, #3
 8007936:	4620      	mov	r0, r4
 8007938:	f7f8 fc52 	bl	80001e0 <memchr>
 800793c:	b138      	cbz	r0, 800794e <_svfiprintf_r+0x142>
 800793e:	2340      	movs	r3, #64	; 0x40
 8007940:	1b00      	subs	r0, r0, r4
 8007942:	fa03 f000 	lsl.w	r0, r3, r0
 8007946:	9b04      	ldr	r3, [sp, #16]
 8007948:	4303      	orrs	r3, r0
 800794a:	9304      	str	r3, [sp, #16]
 800794c:	3701      	adds	r7, #1
 800794e:	7839      	ldrb	r1, [r7, #0]
 8007950:	4825      	ldr	r0, [pc, #148]	; (80079e8 <_svfiprintf_r+0x1dc>)
 8007952:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007956:	2206      	movs	r2, #6
 8007958:	1c7e      	adds	r6, r7, #1
 800795a:	f7f8 fc41 	bl	80001e0 <memchr>
 800795e:	2800      	cmp	r0, #0
 8007960:	d035      	beq.n	80079ce <_svfiprintf_r+0x1c2>
 8007962:	4b22      	ldr	r3, [pc, #136]	; (80079ec <_svfiprintf_r+0x1e0>)
 8007964:	b9fb      	cbnz	r3, 80079a6 <_svfiprintf_r+0x19a>
 8007966:	9b03      	ldr	r3, [sp, #12]
 8007968:	3307      	adds	r3, #7
 800796a:	f023 0307 	bic.w	r3, r3, #7
 800796e:	3308      	adds	r3, #8
 8007970:	9303      	str	r3, [sp, #12]
 8007972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007974:	444b      	add	r3, r9
 8007976:	9309      	str	r3, [sp, #36]	; 0x24
 8007978:	e76c      	b.n	8007854 <_svfiprintf_r+0x48>
 800797a:	fb00 3202 	mla	r2, r0, r2, r3
 800797e:	2101      	movs	r1, #1
 8007980:	e7a3      	b.n	80078ca <_svfiprintf_r+0xbe>
 8007982:	2300      	movs	r3, #0
 8007984:	9305      	str	r3, [sp, #20]
 8007986:	4618      	mov	r0, r3
 8007988:	240a      	movs	r4, #10
 800798a:	460f      	mov	r7, r1
 800798c:	3101      	adds	r1, #1
 800798e:	783a      	ldrb	r2, [r7, #0]
 8007990:	3a30      	subs	r2, #48	; 0x30
 8007992:	2a09      	cmp	r2, #9
 8007994:	d903      	bls.n	800799e <_svfiprintf_r+0x192>
 8007996:	2b00      	cmp	r3, #0
 8007998:	d0ca      	beq.n	8007930 <_svfiprintf_r+0x124>
 800799a:	9005      	str	r0, [sp, #20]
 800799c:	e7c8      	b.n	8007930 <_svfiprintf_r+0x124>
 800799e:	fb04 2000 	mla	r0, r4, r0, r2
 80079a2:	2301      	movs	r3, #1
 80079a4:	e7f1      	b.n	800798a <_svfiprintf_r+0x17e>
 80079a6:	ab03      	add	r3, sp, #12
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	462a      	mov	r2, r5
 80079ac:	4b10      	ldr	r3, [pc, #64]	; (80079f0 <_svfiprintf_r+0x1e4>)
 80079ae:	a904      	add	r1, sp, #16
 80079b0:	4640      	mov	r0, r8
 80079b2:	f3af 8000 	nop.w
 80079b6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80079ba:	4681      	mov	r9, r0
 80079bc:	d1d9      	bne.n	8007972 <_svfiprintf_r+0x166>
 80079be:	89ab      	ldrh	r3, [r5, #12]
 80079c0:	065b      	lsls	r3, r3, #25
 80079c2:	f53f af38 	bmi.w	8007836 <_svfiprintf_r+0x2a>
 80079c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079c8:	b01d      	add	sp, #116	; 0x74
 80079ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ce:	ab03      	add	r3, sp, #12
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	462a      	mov	r2, r5
 80079d4:	4b06      	ldr	r3, [pc, #24]	; (80079f0 <_svfiprintf_r+0x1e4>)
 80079d6:	a904      	add	r1, sp, #16
 80079d8:	4640      	mov	r0, r8
 80079da:	f000 f881 	bl	8007ae0 <_printf_i>
 80079de:	e7ea      	b.n	80079b6 <_svfiprintf_r+0x1aa>
 80079e0:	080081d9 	.word	0x080081d9
 80079e4:	080081df 	.word	0x080081df
 80079e8:	080081e3 	.word	0x080081e3
 80079ec:	00000000 	.word	0x00000000
 80079f0:	08007755 	.word	0x08007755

080079f4 <_printf_common>:
 80079f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079f8:	4691      	mov	r9, r2
 80079fa:	461f      	mov	r7, r3
 80079fc:	688a      	ldr	r2, [r1, #8]
 80079fe:	690b      	ldr	r3, [r1, #16]
 8007a00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a04:	4293      	cmp	r3, r2
 8007a06:	bfb8      	it	lt
 8007a08:	4613      	movlt	r3, r2
 8007a0a:	f8c9 3000 	str.w	r3, [r9]
 8007a0e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a12:	4606      	mov	r6, r0
 8007a14:	460c      	mov	r4, r1
 8007a16:	b112      	cbz	r2, 8007a1e <_printf_common+0x2a>
 8007a18:	3301      	adds	r3, #1
 8007a1a:	f8c9 3000 	str.w	r3, [r9]
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	0699      	lsls	r1, r3, #26
 8007a22:	bf42      	ittt	mi
 8007a24:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007a28:	3302      	addmi	r3, #2
 8007a2a:	f8c9 3000 	strmi.w	r3, [r9]
 8007a2e:	6825      	ldr	r5, [r4, #0]
 8007a30:	f015 0506 	ands.w	r5, r5, #6
 8007a34:	d107      	bne.n	8007a46 <_printf_common+0x52>
 8007a36:	f104 0a19 	add.w	sl, r4, #25
 8007a3a:	68e3      	ldr	r3, [r4, #12]
 8007a3c:	f8d9 2000 	ldr.w	r2, [r9]
 8007a40:	1a9b      	subs	r3, r3, r2
 8007a42:	429d      	cmp	r5, r3
 8007a44:	db29      	blt.n	8007a9a <_printf_common+0xa6>
 8007a46:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007a4a:	6822      	ldr	r2, [r4, #0]
 8007a4c:	3300      	adds	r3, #0
 8007a4e:	bf18      	it	ne
 8007a50:	2301      	movne	r3, #1
 8007a52:	0692      	lsls	r2, r2, #26
 8007a54:	d42e      	bmi.n	8007ab4 <_printf_common+0xc0>
 8007a56:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a5a:	4639      	mov	r1, r7
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	47c0      	blx	r8
 8007a60:	3001      	adds	r0, #1
 8007a62:	d021      	beq.n	8007aa8 <_printf_common+0xb4>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	68e5      	ldr	r5, [r4, #12]
 8007a68:	f8d9 2000 	ldr.w	r2, [r9]
 8007a6c:	f003 0306 	and.w	r3, r3, #6
 8007a70:	2b04      	cmp	r3, #4
 8007a72:	bf08      	it	eq
 8007a74:	1aad      	subeq	r5, r5, r2
 8007a76:	68a3      	ldr	r3, [r4, #8]
 8007a78:	6922      	ldr	r2, [r4, #16]
 8007a7a:	bf0c      	ite	eq
 8007a7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a80:	2500      	movne	r5, #0
 8007a82:	4293      	cmp	r3, r2
 8007a84:	bfc4      	itt	gt
 8007a86:	1a9b      	subgt	r3, r3, r2
 8007a88:	18ed      	addgt	r5, r5, r3
 8007a8a:	f04f 0900 	mov.w	r9, #0
 8007a8e:	341a      	adds	r4, #26
 8007a90:	454d      	cmp	r5, r9
 8007a92:	d11b      	bne.n	8007acc <_printf_common+0xd8>
 8007a94:	2000      	movs	r0, #0
 8007a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	4652      	mov	r2, sl
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	47c0      	blx	r8
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	d103      	bne.n	8007ab0 <_printf_common+0xbc>
 8007aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ab0:	3501      	adds	r5, #1
 8007ab2:	e7c2      	b.n	8007a3a <_printf_common+0x46>
 8007ab4:	18e1      	adds	r1, r4, r3
 8007ab6:	1c5a      	adds	r2, r3, #1
 8007ab8:	2030      	movs	r0, #48	; 0x30
 8007aba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007abe:	4422      	add	r2, r4
 8007ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ac8:	3302      	adds	r3, #2
 8007aca:	e7c4      	b.n	8007a56 <_printf_common+0x62>
 8007acc:	2301      	movs	r3, #1
 8007ace:	4622      	mov	r2, r4
 8007ad0:	4639      	mov	r1, r7
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	47c0      	blx	r8
 8007ad6:	3001      	adds	r0, #1
 8007ad8:	d0e6      	beq.n	8007aa8 <_printf_common+0xb4>
 8007ada:	f109 0901 	add.w	r9, r9, #1
 8007ade:	e7d7      	b.n	8007a90 <_printf_common+0x9c>

08007ae0 <_printf_i>:
 8007ae0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ae4:	4617      	mov	r7, r2
 8007ae6:	7e0a      	ldrb	r2, [r1, #24]
 8007ae8:	b085      	sub	sp, #20
 8007aea:	2a6e      	cmp	r2, #110	; 0x6e
 8007aec:	4698      	mov	r8, r3
 8007aee:	4606      	mov	r6, r0
 8007af0:	460c      	mov	r4, r1
 8007af2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007af4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007af8:	f000 80bc 	beq.w	8007c74 <_printf_i+0x194>
 8007afc:	d81a      	bhi.n	8007b34 <_printf_i+0x54>
 8007afe:	2a63      	cmp	r2, #99	; 0x63
 8007b00:	d02e      	beq.n	8007b60 <_printf_i+0x80>
 8007b02:	d80a      	bhi.n	8007b1a <_printf_i+0x3a>
 8007b04:	2a00      	cmp	r2, #0
 8007b06:	f000 80c8 	beq.w	8007c9a <_printf_i+0x1ba>
 8007b0a:	2a58      	cmp	r2, #88	; 0x58
 8007b0c:	f000 808a 	beq.w	8007c24 <_printf_i+0x144>
 8007b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b14:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007b18:	e02a      	b.n	8007b70 <_printf_i+0x90>
 8007b1a:	2a64      	cmp	r2, #100	; 0x64
 8007b1c:	d001      	beq.n	8007b22 <_printf_i+0x42>
 8007b1e:	2a69      	cmp	r2, #105	; 0x69
 8007b20:	d1f6      	bne.n	8007b10 <_printf_i+0x30>
 8007b22:	6821      	ldr	r1, [r4, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007b2a:	d023      	beq.n	8007b74 <_printf_i+0x94>
 8007b2c:	1d11      	adds	r1, r2, #4
 8007b2e:	6019      	str	r1, [r3, #0]
 8007b30:	6813      	ldr	r3, [r2, #0]
 8007b32:	e027      	b.n	8007b84 <_printf_i+0xa4>
 8007b34:	2a73      	cmp	r2, #115	; 0x73
 8007b36:	f000 80b4 	beq.w	8007ca2 <_printf_i+0x1c2>
 8007b3a:	d808      	bhi.n	8007b4e <_printf_i+0x6e>
 8007b3c:	2a6f      	cmp	r2, #111	; 0x6f
 8007b3e:	d02a      	beq.n	8007b96 <_printf_i+0xb6>
 8007b40:	2a70      	cmp	r2, #112	; 0x70
 8007b42:	d1e5      	bne.n	8007b10 <_printf_i+0x30>
 8007b44:	680a      	ldr	r2, [r1, #0]
 8007b46:	f042 0220 	orr.w	r2, r2, #32
 8007b4a:	600a      	str	r2, [r1, #0]
 8007b4c:	e003      	b.n	8007b56 <_printf_i+0x76>
 8007b4e:	2a75      	cmp	r2, #117	; 0x75
 8007b50:	d021      	beq.n	8007b96 <_printf_i+0xb6>
 8007b52:	2a78      	cmp	r2, #120	; 0x78
 8007b54:	d1dc      	bne.n	8007b10 <_printf_i+0x30>
 8007b56:	2278      	movs	r2, #120	; 0x78
 8007b58:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007b5c:	496e      	ldr	r1, [pc, #440]	; (8007d18 <_printf_i+0x238>)
 8007b5e:	e064      	b.n	8007c2a <_printf_i+0x14a>
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007b66:	1d11      	adds	r1, r2, #4
 8007b68:	6019      	str	r1, [r3, #0]
 8007b6a:	6813      	ldr	r3, [r2, #0]
 8007b6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b70:	2301      	movs	r3, #1
 8007b72:	e0a3      	b.n	8007cbc <_printf_i+0x1dc>
 8007b74:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007b78:	f102 0104 	add.w	r1, r2, #4
 8007b7c:	6019      	str	r1, [r3, #0]
 8007b7e:	d0d7      	beq.n	8007b30 <_printf_i+0x50>
 8007b80:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	da03      	bge.n	8007b90 <_printf_i+0xb0>
 8007b88:	222d      	movs	r2, #45	; 0x2d
 8007b8a:	425b      	negs	r3, r3
 8007b8c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007b90:	4962      	ldr	r1, [pc, #392]	; (8007d1c <_printf_i+0x23c>)
 8007b92:	220a      	movs	r2, #10
 8007b94:	e017      	b.n	8007bc6 <_printf_i+0xe6>
 8007b96:	6820      	ldr	r0, [r4, #0]
 8007b98:	6819      	ldr	r1, [r3, #0]
 8007b9a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007b9e:	d003      	beq.n	8007ba8 <_printf_i+0xc8>
 8007ba0:	1d08      	adds	r0, r1, #4
 8007ba2:	6018      	str	r0, [r3, #0]
 8007ba4:	680b      	ldr	r3, [r1, #0]
 8007ba6:	e006      	b.n	8007bb6 <_printf_i+0xd6>
 8007ba8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007bac:	f101 0004 	add.w	r0, r1, #4
 8007bb0:	6018      	str	r0, [r3, #0]
 8007bb2:	d0f7      	beq.n	8007ba4 <_printf_i+0xc4>
 8007bb4:	880b      	ldrh	r3, [r1, #0]
 8007bb6:	4959      	ldr	r1, [pc, #356]	; (8007d1c <_printf_i+0x23c>)
 8007bb8:	2a6f      	cmp	r2, #111	; 0x6f
 8007bba:	bf14      	ite	ne
 8007bbc:	220a      	movne	r2, #10
 8007bbe:	2208      	moveq	r2, #8
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007bc6:	6865      	ldr	r5, [r4, #4]
 8007bc8:	60a5      	str	r5, [r4, #8]
 8007bca:	2d00      	cmp	r5, #0
 8007bcc:	f2c0 809c 	blt.w	8007d08 <_printf_i+0x228>
 8007bd0:	6820      	ldr	r0, [r4, #0]
 8007bd2:	f020 0004 	bic.w	r0, r0, #4
 8007bd6:	6020      	str	r0, [r4, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d13f      	bne.n	8007c5c <_printf_i+0x17c>
 8007bdc:	2d00      	cmp	r5, #0
 8007bde:	f040 8095 	bne.w	8007d0c <_printf_i+0x22c>
 8007be2:	4675      	mov	r5, lr
 8007be4:	2a08      	cmp	r2, #8
 8007be6:	d10b      	bne.n	8007c00 <_printf_i+0x120>
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	07da      	lsls	r2, r3, #31
 8007bec:	d508      	bpl.n	8007c00 <_printf_i+0x120>
 8007bee:	6923      	ldr	r3, [r4, #16]
 8007bf0:	6862      	ldr	r2, [r4, #4]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	bfde      	ittt	le
 8007bf6:	2330      	movle	r3, #48	; 0x30
 8007bf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007bfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c00:	ebae 0305 	sub.w	r3, lr, r5
 8007c04:	6123      	str	r3, [r4, #16]
 8007c06:	f8cd 8000 	str.w	r8, [sp]
 8007c0a:	463b      	mov	r3, r7
 8007c0c:	aa03      	add	r2, sp, #12
 8007c0e:	4621      	mov	r1, r4
 8007c10:	4630      	mov	r0, r6
 8007c12:	f7ff feef 	bl	80079f4 <_printf_common>
 8007c16:	3001      	adds	r0, #1
 8007c18:	d155      	bne.n	8007cc6 <_printf_i+0x1e6>
 8007c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c1e:	b005      	add	sp, #20
 8007c20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c24:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007c28:	493c      	ldr	r1, [pc, #240]	; (8007d1c <_printf_i+0x23c>)
 8007c2a:	6822      	ldr	r2, [r4, #0]
 8007c2c:	6818      	ldr	r0, [r3, #0]
 8007c2e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007c32:	f100 0504 	add.w	r5, r0, #4
 8007c36:	601d      	str	r5, [r3, #0]
 8007c38:	d001      	beq.n	8007c3e <_printf_i+0x15e>
 8007c3a:	6803      	ldr	r3, [r0, #0]
 8007c3c:	e002      	b.n	8007c44 <_printf_i+0x164>
 8007c3e:	0655      	lsls	r5, r2, #25
 8007c40:	d5fb      	bpl.n	8007c3a <_printf_i+0x15a>
 8007c42:	8803      	ldrh	r3, [r0, #0]
 8007c44:	07d0      	lsls	r0, r2, #31
 8007c46:	bf44      	itt	mi
 8007c48:	f042 0220 	orrmi.w	r2, r2, #32
 8007c4c:	6022      	strmi	r2, [r4, #0]
 8007c4e:	b91b      	cbnz	r3, 8007c58 <_printf_i+0x178>
 8007c50:	6822      	ldr	r2, [r4, #0]
 8007c52:	f022 0220 	bic.w	r2, r2, #32
 8007c56:	6022      	str	r2, [r4, #0]
 8007c58:	2210      	movs	r2, #16
 8007c5a:	e7b1      	b.n	8007bc0 <_printf_i+0xe0>
 8007c5c:	4675      	mov	r5, lr
 8007c5e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c62:	fb02 3310 	mls	r3, r2, r0, r3
 8007c66:	5ccb      	ldrb	r3, [r1, r3]
 8007c68:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2800      	cmp	r0, #0
 8007c70:	d1f5      	bne.n	8007c5e <_printf_i+0x17e>
 8007c72:	e7b7      	b.n	8007be4 <_printf_i+0x104>
 8007c74:	6808      	ldr	r0, [r1, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	6949      	ldr	r1, [r1, #20]
 8007c7a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007c7e:	d004      	beq.n	8007c8a <_printf_i+0x1aa>
 8007c80:	1d10      	adds	r0, r2, #4
 8007c82:	6018      	str	r0, [r3, #0]
 8007c84:	6813      	ldr	r3, [r2, #0]
 8007c86:	6019      	str	r1, [r3, #0]
 8007c88:	e007      	b.n	8007c9a <_printf_i+0x1ba>
 8007c8a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007c8e:	f102 0004 	add.w	r0, r2, #4
 8007c92:	6018      	str	r0, [r3, #0]
 8007c94:	6813      	ldr	r3, [r2, #0]
 8007c96:	d0f6      	beq.n	8007c86 <_printf_i+0x1a6>
 8007c98:	8019      	strh	r1, [r3, #0]
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	6123      	str	r3, [r4, #16]
 8007c9e:	4675      	mov	r5, lr
 8007ca0:	e7b1      	b.n	8007c06 <_printf_i+0x126>
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	1d11      	adds	r1, r2, #4
 8007ca6:	6019      	str	r1, [r3, #0]
 8007ca8:	6815      	ldr	r5, [r2, #0]
 8007caa:	6862      	ldr	r2, [r4, #4]
 8007cac:	2100      	movs	r1, #0
 8007cae:	4628      	mov	r0, r5
 8007cb0:	f7f8 fa96 	bl	80001e0 <memchr>
 8007cb4:	b108      	cbz	r0, 8007cba <_printf_i+0x1da>
 8007cb6:	1b40      	subs	r0, r0, r5
 8007cb8:	6060      	str	r0, [r4, #4]
 8007cba:	6863      	ldr	r3, [r4, #4]
 8007cbc:	6123      	str	r3, [r4, #16]
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cc4:	e79f      	b.n	8007c06 <_printf_i+0x126>
 8007cc6:	6923      	ldr	r3, [r4, #16]
 8007cc8:	462a      	mov	r2, r5
 8007cca:	4639      	mov	r1, r7
 8007ccc:	4630      	mov	r0, r6
 8007cce:	47c0      	blx	r8
 8007cd0:	3001      	adds	r0, #1
 8007cd2:	d0a2      	beq.n	8007c1a <_printf_i+0x13a>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	079b      	lsls	r3, r3, #30
 8007cd8:	d507      	bpl.n	8007cea <_printf_i+0x20a>
 8007cda:	2500      	movs	r5, #0
 8007cdc:	f104 0919 	add.w	r9, r4, #25
 8007ce0:	68e3      	ldr	r3, [r4, #12]
 8007ce2:	9a03      	ldr	r2, [sp, #12]
 8007ce4:	1a9b      	subs	r3, r3, r2
 8007ce6:	429d      	cmp	r5, r3
 8007ce8:	db05      	blt.n	8007cf6 <_printf_i+0x216>
 8007cea:	68e0      	ldr	r0, [r4, #12]
 8007cec:	9b03      	ldr	r3, [sp, #12]
 8007cee:	4298      	cmp	r0, r3
 8007cf0:	bfb8      	it	lt
 8007cf2:	4618      	movlt	r0, r3
 8007cf4:	e793      	b.n	8007c1e <_printf_i+0x13e>
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	464a      	mov	r2, r9
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	47c0      	blx	r8
 8007d00:	3001      	adds	r0, #1
 8007d02:	d08a      	beq.n	8007c1a <_printf_i+0x13a>
 8007d04:	3501      	adds	r5, #1
 8007d06:	e7eb      	b.n	8007ce0 <_printf_i+0x200>
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1a7      	bne.n	8007c5c <_printf_i+0x17c>
 8007d0c:	780b      	ldrb	r3, [r1, #0]
 8007d0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d16:	e765      	b.n	8007be4 <_printf_i+0x104>
 8007d18:	080081fb 	.word	0x080081fb
 8007d1c:	080081ea 	.word	0x080081ea

08007d20 <memcpy>:
 8007d20:	b510      	push	{r4, lr}
 8007d22:	1e43      	subs	r3, r0, #1
 8007d24:	440a      	add	r2, r1
 8007d26:	4291      	cmp	r1, r2
 8007d28:	d100      	bne.n	8007d2c <memcpy+0xc>
 8007d2a:	bd10      	pop	{r4, pc}
 8007d2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d34:	e7f7      	b.n	8007d26 <memcpy+0x6>

08007d36 <memmove>:
 8007d36:	4288      	cmp	r0, r1
 8007d38:	b510      	push	{r4, lr}
 8007d3a:	eb01 0302 	add.w	r3, r1, r2
 8007d3e:	d803      	bhi.n	8007d48 <memmove+0x12>
 8007d40:	1e42      	subs	r2, r0, #1
 8007d42:	4299      	cmp	r1, r3
 8007d44:	d10c      	bne.n	8007d60 <memmove+0x2a>
 8007d46:	bd10      	pop	{r4, pc}
 8007d48:	4298      	cmp	r0, r3
 8007d4a:	d2f9      	bcs.n	8007d40 <memmove+0xa>
 8007d4c:	1881      	adds	r1, r0, r2
 8007d4e:	1ad2      	subs	r2, r2, r3
 8007d50:	42d3      	cmn	r3, r2
 8007d52:	d100      	bne.n	8007d56 <memmove+0x20>
 8007d54:	bd10      	pop	{r4, pc}
 8007d56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d5a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007d5e:	e7f7      	b.n	8007d50 <memmove+0x1a>
 8007d60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d64:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007d68:	e7eb      	b.n	8007d42 <memmove+0xc>
	...

08007d6c <_free_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	4605      	mov	r5, r0
 8007d70:	2900      	cmp	r1, #0
 8007d72:	d045      	beq.n	8007e00 <_free_r+0x94>
 8007d74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d78:	1f0c      	subs	r4, r1, #4
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	bfb8      	it	lt
 8007d7e:	18e4      	addlt	r4, r4, r3
 8007d80:	f000 f8d6 	bl	8007f30 <__malloc_lock>
 8007d84:	4a1f      	ldr	r2, [pc, #124]	; (8007e04 <_free_r+0x98>)
 8007d86:	6813      	ldr	r3, [r2, #0]
 8007d88:	4610      	mov	r0, r2
 8007d8a:	b933      	cbnz	r3, 8007d9a <_free_r+0x2e>
 8007d8c:	6063      	str	r3, [r4, #4]
 8007d8e:	6014      	str	r4, [r2, #0]
 8007d90:	4628      	mov	r0, r5
 8007d92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d96:	f000 b8cc 	b.w	8007f32 <__malloc_unlock>
 8007d9a:	42a3      	cmp	r3, r4
 8007d9c:	d90c      	bls.n	8007db8 <_free_r+0x4c>
 8007d9e:	6821      	ldr	r1, [r4, #0]
 8007da0:	1862      	adds	r2, r4, r1
 8007da2:	4293      	cmp	r3, r2
 8007da4:	bf04      	itt	eq
 8007da6:	681a      	ldreq	r2, [r3, #0]
 8007da8:	685b      	ldreq	r3, [r3, #4]
 8007daa:	6063      	str	r3, [r4, #4]
 8007dac:	bf04      	itt	eq
 8007dae:	1852      	addeq	r2, r2, r1
 8007db0:	6022      	streq	r2, [r4, #0]
 8007db2:	6004      	str	r4, [r0, #0]
 8007db4:	e7ec      	b.n	8007d90 <_free_r+0x24>
 8007db6:	4613      	mov	r3, r2
 8007db8:	685a      	ldr	r2, [r3, #4]
 8007dba:	b10a      	cbz	r2, 8007dc0 <_free_r+0x54>
 8007dbc:	42a2      	cmp	r2, r4
 8007dbe:	d9fa      	bls.n	8007db6 <_free_r+0x4a>
 8007dc0:	6819      	ldr	r1, [r3, #0]
 8007dc2:	1858      	adds	r0, r3, r1
 8007dc4:	42a0      	cmp	r0, r4
 8007dc6:	d10b      	bne.n	8007de0 <_free_r+0x74>
 8007dc8:	6820      	ldr	r0, [r4, #0]
 8007dca:	4401      	add	r1, r0
 8007dcc:	1858      	adds	r0, r3, r1
 8007dce:	4282      	cmp	r2, r0
 8007dd0:	6019      	str	r1, [r3, #0]
 8007dd2:	d1dd      	bne.n	8007d90 <_free_r+0x24>
 8007dd4:	6810      	ldr	r0, [r2, #0]
 8007dd6:	6852      	ldr	r2, [r2, #4]
 8007dd8:	605a      	str	r2, [r3, #4]
 8007dda:	4401      	add	r1, r0
 8007ddc:	6019      	str	r1, [r3, #0]
 8007dde:	e7d7      	b.n	8007d90 <_free_r+0x24>
 8007de0:	d902      	bls.n	8007de8 <_free_r+0x7c>
 8007de2:	230c      	movs	r3, #12
 8007de4:	602b      	str	r3, [r5, #0]
 8007de6:	e7d3      	b.n	8007d90 <_free_r+0x24>
 8007de8:	6820      	ldr	r0, [r4, #0]
 8007dea:	1821      	adds	r1, r4, r0
 8007dec:	428a      	cmp	r2, r1
 8007dee:	bf04      	itt	eq
 8007df0:	6811      	ldreq	r1, [r2, #0]
 8007df2:	6852      	ldreq	r2, [r2, #4]
 8007df4:	6062      	str	r2, [r4, #4]
 8007df6:	bf04      	itt	eq
 8007df8:	1809      	addeq	r1, r1, r0
 8007dfa:	6021      	streq	r1, [r4, #0]
 8007dfc:	605c      	str	r4, [r3, #4]
 8007dfe:	e7c7      	b.n	8007d90 <_free_r+0x24>
 8007e00:	bd38      	pop	{r3, r4, r5, pc}
 8007e02:	bf00      	nop
 8007e04:	20000184 	.word	0x20000184

08007e08 <_malloc_r>:
 8007e08:	b570      	push	{r4, r5, r6, lr}
 8007e0a:	1ccd      	adds	r5, r1, #3
 8007e0c:	f025 0503 	bic.w	r5, r5, #3
 8007e10:	3508      	adds	r5, #8
 8007e12:	2d0c      	cmp	r5, #12
 8007e14:	bf38      	it	cc
 8007e16:	250c      	movcc	r5, #12
 8007e18:	2d00      	cmp	r5, #0
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	db01      	blt.n	8007e22 <_malloc_r+0x1a>
 8007e1e:	42a9      	cmp	r1, r5
 8007e20:	d903      	bls.n	8007e2a <_malloc_r+0x22>
 8007e22:	230c      	movs	r3, #12
 8007e24:	6033      	str	r3, [r6, #0]
 8007e26:	2000      	movs	r0, #0
 8007e28:	bd70      	pop	{r4, r5, r6, pc}
 8007e2a:	f000 f881 	bl	8007f30 <__malloc_lock>
 8007e2e:	4a23      	ldr	r2, [pc, #140]	; (8007ebc <_malloc_r+0xb4>)
 8007e30:	6814      	ldr	r4, [r2, #0]
 8007e32:	4621      	mov	r1, r4
 8007e34:	b991      	cbnz	r1, 8007e5c <_malloc_r+0x54>
 8007e36:	4c22      	ldr	r4, [pc, #136]	; (8007ec0 <_malloc_r+0xb8>)
 8007e38:	6823      	ldr	r3, [r4, #0]
 8007e3a:	b91b      	cbnz	r3, 8007e44 <_malloc_r+0x3c>
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f000 f867 	bl	8007f10 <_sbrk_r>
 8007e42:	6020      	str	r0, [r4, #0]
 8007e44:	4629      	mov	r1, r5
 8007e46:	4630      	mov	r0, r6
 8007e48:	f000 f862 	bl	8007f10 <_sbrk_r>
 8007e4c:	1c43      	adds	r3, r0, #1
 8007e4e:	d126      	bne.n	8007e9e <_malloc_r+0x96>
 8007e50:	230c      	movs	r3, #12
 8007e52:	6033      	str	r3, [r6, #0]
 8007e54:	4630      	mov	r0, r6
 8007e56:	f000 f86c 	bl	8007f32 <__malloc_unlock>
 8007e5a:	e7e4      	b.n	8007e26 <_malloc_r+0x1e>
 8007e5c:	680b      	ldr	r3, [r1, #0]
 8007e5e:	1b5b      	subs	r3, r3, r5
 8007e60:	d41a      	bmi.n	8007e98 <_malloc_r+0x90>
 8007e62:	2b0b      	cmp	r3, #11
 8007e64:	d90f      	bls.n	8007e86 <_malloc_r+0x7e>
 8007e66:	600b      	str	r3, [r1, #0]
 8007e68:	50cd      	str	r5, [r1, r3]
 8007e6a:	18cc      	adds	r4, r1, r3
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	f000 f860 	bl	8007f32 <__malloc_unlock>
 8007e72:	f104 000b 	add.w	r0, r4, #11
 8007e76:	1d23      	adds	r3, r4, #4
 8007e78:	f020 0007 	bic.w	r0, r0, #7
 8007e7c:	1ac3      	subs	r3, r0, r3
 8007e7e:	d01b      	beq.n	8007eb8 <_malloc_r+0xb0>
 8007e80:	425a      	negs	r2, r3
 8007e82:	50e2      	str	r2, [r4, r3]
 8007e84:	bd70      	pop	{r4, r5, r6, pc}
 8007e86:	428c      	cmp	r4, r1
 8007e88:	bf0d      	iteet	eq
 8007e8a:	6863      	ldreq	r3, [r4, #4]
 8007e8c:	684b      	ldrne	r3, [r1, #4]
 8007e8e:	6063      	strne	r3, [r4, #4]
 8007e90:	6013      	streq	r3, [r2, #0]
 8007e92:	bf18      	it	ne
 8007e94:	460c      	movne	r4, r1
 8007e96:	e7e9      	b.n	8007e6c <_malloc_r+0x64>
 8007e98:	460c      	mov	r4, r1
 8007e9a:	6849      	ldr	r1, [r1, #4]
 8007e9c:	e7ca      	b.n	8007e34 <_malloc_r+0x2c>
 8007e9e:	1cc4      	adds	r4, r0, #3
 8007ea0:	f024 0403 	bic.w	r4, r4, #3
 8007ea4:	42a0      	cmp	r0, r4
 8007ea6:	d005      	beq.n	8007eb4 <_malloc_r+0xac>
 8007ea8:	1a21      	subs	r1, r4, r0
 8007eaa:	4630      	mov	r0, r6
 8007eac:	f000 f830 	bl	8007f10 <_sbrk_r>
 8007eb0:	3001      	adds	r0, #1
 8007eb2:	d0cd      	beq.n	8007e50 <_malloc_r+0x48>
 8007eb4:	6025      	str	r5, [r4, #0]
 8007eb6:	e7d9      	b.n	8007e6c <_malloc_r+0x64>
 8007eb8:	bd70      	pop	{r4, r5, r6, pc}
 8007eba:	bf00      	nop
 8007ebc:	20000184 	.word	0x20000184
 8007ec0:	20000188 	.word	0x20000188

08007ec4 <_realloc_r>:
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	4607      	mov	r7, r0
 8007ec8:	4614      	mov	r4, r2
 8007eca:	460e      	mov	r6, r1
 8007ecc:	b921      	cbnz	r1, 8007ed8 <_realloc_r+0x14>
 8007ece:	4611      	mov	r1, r2
 8007ed0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007ed4:	f7ff bf98 	b.w	8007e08 <_malloc_r>
 8007ed8:	b922      	cbnz	r2, 8007ee4 <_realloc_r+0x20>
 8007eda:	f7ff ff47 	bl	8007d6c <_free_r>
 8007ede:	4625      	mov	r5, r4
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ee4:	f000 f826 	bl	8007f34 <_malloc_usable_size_r>
 8007ee8:	4284      	cmp	r4, r0
 8007eea:	d90f      	bls.n	8007f0c <_realloc_r+0x48>
 8007eec:	4621      	mov	r1, r4
 8007eee:	4638      	mov	r0, r7
 8007ef0:	f7ff ff8a 	bl	8007e08 <_malloc_r>
 8007ef4:	4605      	mov	r5, r0
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d0f2      	beq.n	8007ee0 <_realloc_r+0x1c>
 8007efa:	4631      	mov	r1, r6
 8007efc:	4622      	mov	r2, r4
 8007efe:	f7ff ff0f 	bl	8007d20 <memcpy>
 8007f02:	4631      	mov	r1, r6
 8007f04:	4638      	mov	r0, r7
 8007f06:	f7ff ff31 	bl	8007d6c <_free_r>
 8007f0a:	e7e9      	b.n	8007ee0 <_realloc_r+0x1c>
 8007f0c:	4635      	mov	r5, r6
 8007f0e:	e7e7      	b.n	8007ee0 <_realloc_r+0x1c>

08007f10 <_sbrk_r>:
 8007f10:	b538      	push	{r3, r4, r5, lr}
 8007f12:	4c06      	ldr	r4, [pc, #24]	; (8007f2c <_sbrk_r+0x1c>)
 8007f14:	2300      	movs	r3, #0
 8007f16:	4605      	mov	r5, r0
 8007f18:	4608      	mov	r0, r1
 8007f1a:	6023      	str	r3, [r4, #0]
 8007f1c:	f7ff f9f8 	bl	8007310 <_sbrk>
 8007f20:	1c43      	adds	r3, r0, #1
 8007f22:	d102      	bne.n	8007f2a <_sbrk_r+0x1a>
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	b103      	cbz	r3, 8007f2a <_sbrk_r+0x1a>
 8007f28:	602b      	str	r3, [r5, #0]
 8007f2a:	bd38      	pop	{r3, r4, r5, pc}
 8007f2c:	20004664 	.word	0x20004664

08007f30 <__malloc_lock>:
 8007f30:	4770      	bx	lr

08007f32 <__malloc_unlock>:
 8007f32:	4770      	bx	lr

08007f34 <_malloc_usable_size_r>:
 8007f34:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	f1a0 0004 	sub.w	r0, r0, #4
 8007f3e:	bfbc      	itt	lt
 8007f40:	580b      	ldrlt	r3, [r1, r0]
 8007f42:	18c0      	addlt	r0, r0, r3
 8007f44:	4770      	bx	lr
	...

08007f48 <_init>:
 8007f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4a:	bf00      	nop
 8007f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f4e:	bc08      	pop	{r3}
 8007f50:	469e      	mov	lr, r3
 8007f52:	4770      	bx	lr

08007f54 <_fini>:
 8007f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f56:	bf00      	nop
 8007f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f5a:	bc08      	pop	{r3}
 8007f5c:	469e      	mov	lr, r3
 8007f5e:	4770      	bx	lr
