afifo_32i_128o_2048.v,verilog,xil_defaultlib,../../../../hdmi_tx_ddr3.srcs/sources_1/ip/afifo_32i_128o_2048/sim/afifo_32i_128o_2048.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
