Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 18 21:45:38 2020
| Host         : DESKTOP-0ETVNJQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           47 |
| No           | No                    | Yes                    |               6 |            4 |
| No           | Yes                   | No                     |              45 |           10 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |              31 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                   | L/rest[2]_i_1_n_0            |                1 |              3 |
|  clk_IBUF_BUFG | PW/num[3]_i_1_n_0 |                              |                3 |              4 |
|  clk_IBUF_BUFG |                   | lc[31]_i_2_n_0               |                4 |              6 |
|  clk_IBUF_BUFG |                   | NUM/PNUM0/pipe[6]_i_1_n_0    |                1 |              7 |
|  clk_IBUF_BUFG |                   | NUM/PNUM1/pipe[6]_i_1__0_n_0 |                1 |              7 |
|  clk_IBUF_BUFG |                   | PW/p_1_in                    |                7 |             28 |
|  clk_IBUF_BUFG | PW/pw[31]_i_2_n_0 | PW/pw[31]_i_1_n_0            |               16 |             31 |
|  clk_IBUF_BUFG | PW/E[0]           | lc[31]_i_2_n_0               |                9 |             36 |
|  clk_IBUF_BUFG |                   |                              |               47 |            129 |
+----------------+-------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 7      |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


