41 41 41
Available num physical pages: 35184372088576
WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000000
Simulation Instructions: 200000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500074 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5014441 heartbeat IPC: 3.97715 cumulative IPC: 3.98849 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 7514441 heartbeat IPC: 4 cumulative IPC: 3.99232 (Simulation time: 0 hr 1 min 41 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10018994 heartbeat IPC: 3.99273 cumulative IPC: 3.99242 (Simulation time: 0 hr 2 min 15 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 12523547 heartbeat IPC: 3.99273 cumulative IPC: 3.99248 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 15023547 heartbeat IPC: 4 cumulative IPC: 3.99374 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 17523547 heartbeat IPC: 4 cumulative IPC: 3.99463 (Simulation time: 0 hr 3 min 48 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 20809987 heartbeat IPC: 3.04281 cumulative IPC: 3.84431 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 23324937 heartbeat IPC: 3.97623 cumulative IPC: 3.85854 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 25824937 heartbeat IPC: 4 cumulative IPC: 3.87223 (Simulation time: 0 hr 5 min 22 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 28324937 heartbeat IPC: 4 cumulative IPC: 3.88351 (Simulation time: 0 hr 5 min 56 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 30829491 heartbeat IPC: 3.99273 cumulative IPC: 3.89238 (Simulation time: 0 hr 6 min 28 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 33334043 heartbeat IPC: 3.99274 cumulative IPC: 3.89992 (Simulation time: 0 hr 6 min 59 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 35834043 heartbeat IPC: 4 cumulative IPC: 3.9069 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 39120429 heartbeat IPC: 3.04286 cumulative IPC: 3.83432 (Simulation time: 0 hr 7 min 57 sec) 
Heartbeat CPU 0 instructions: 160000003 cycles: 41620429 heartbeat IPC: 4 cumulative IPC: 3.84427 (Simulation time: 0 hr 8 min 26 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 44135157 heartbeat IPC: 3.97658 cumulative IPC: 3.85181 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 46635157 heartbeat IPC: 4 cumulative IPC: 3.85975 (Simulation time: 0 hr 9 min 35 sec) 
Heartbeat CPU 0 instructions: 190000003 cycles: 49139711 heartbeat IPC: 3.99273 cumulative IPC: 3.86653 (Simulation time: 0 hr 10 min 4 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 51644264 heartbeat IPC: 3.99273 cumulative IPC: 3.87265 (Simulation time: 0 hr 10 min 34 sec) 
Max paddr 107M
Warmup finished CPU 0 instructions: 200000000 cycles: 51644265 cumulative IPC: 3.87265 (Simulation time: 0 hr 10 min 34 sec) 

Warmup complete CPU 0 instructions: 200000000 cycles: 51644265 (Simulation time: 0 hr 10 min 34 sec) 

Heartbeat CPU 0 instructions: 210000000 cycles: 73337343 heartbeat IPC: 0.460977 cumulative IPC: 0.460977 (Simulation time: 0 hr 11 min 52 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 76124052 heartbeat IPC: 3.58847 cumulative IPC: 0.817001 (Simulation time: 0 hr 12 min 32 sec) 
Heartbeat CPU 0 instructions: 230000002 cycles: 95457296 heartbeat IPC: 0.517244 cumulative IPC: 0.684728 (Simulation time: 0 hr 13 min 59 sec) 
Heartbeat CPU 0 instructions: 240000000 cycles: 131509648 heartbeat IPC: 0.277375 cumulative IPC: 0.500843 (Simulation time: 0 hr 15 min 58 sec) 
Heartbeat CPU 0 instructions: 250000004 cycles: 165836266 heartbeat IPC: 0.29132 cumulative IPC: 0.43786 (Simulation time: 0 hr 18 min 4 sec) 
Heartbeat CPU 0 instructions: 260000001 cycles: 200173456 heartbeat IPC: 0.29123 cumulative IPC: 0.403962 (Simulation time: 0 hr 20 min 12 sec) 
Heartbeat CPU 0 instructions: 270000002 cycles: 252761465 heartbeat IPC: 0.190158 cumulative IPC: 0.348056 (Simulation time: 0 hr 22 min 59 sec) 
Heartbeat CPU 0 instructions: 280000003 cycles: 259471074 heartbeat IPC: 1.4904 cumulative IPC: 0.384936 (Simulation time: 0 hr 23 min 43 sec) 
Heartbeat CPU 0 instructions: 290000001 cycles: 273042341 heartbeat IPC: 0.736851 cumulative IPC: 0.406508 (Simulation time: 0 hr 25 min 11 sec) 
Heartbeat CPU 0 instructions: 300000001 cycles: 305669582 heartbeat IPC: 0.306493 cumulative IPC: 0.393662 (Simulation time: 0 hr 27 min 22 sec) 
Heartbeat CPU 0 instructions: 310000000 cycles: 343122045 heartbeat IPC: 0.267006 cumulative IPC: 0.377388 (Simulation time: 0 hr 29 min 27 sec) 
Heartbeat CPU 0 instructions: 320000001 cycles: 379981058 heartbeat IPC: 0.271305 cumulative IPC: 0.365479 (Simulation time: 0 hr 31 min 26 sec) 
Heartbeat CPU 0 instructions: 330000000 cycles: 421653713 heartbeat IPC: 0.239966 cumulative IPC: 0.351343 (Simulation time: 0 hr 33 min 57 sec) 
Heartbeat CPU 0 instructions: 340000001 cycles: 476558084 heartbeat IPC: 0.182135 cumulative IPC: 0.329479 (Simulation time: 0 hr 36 min 48 sec) 
Heartbeat CPU 0 instructions: 350000000 cycles: 504714235 heartbeat IPC: 0.355163 cumulative IPC: 0.331075 (Simulation time: 0 hr 38 min 29 sec) 
Heartbeat CPU 0 instructions: 360000000 cycles: 507223517 heartbeat IPC: 3.98521 cumulative IPC: 0.351202 (Simulation time: 0 hr 38 min 58 sec) 
Heartbeat CPU 0 instructions: 370000002 cycles: 523331673 heartbeat IPC: 0.620804 cumulative IPC: 0.360409 (Simulation time: 0 hr 40 min 10 sec) 
Heartbeat CPU 0 instructions: 380000000 cycles: 553270929 heartbeat IPC: 0.33401 cumulative IPC: 0.358833 (Simulation time: 0 hr 41 min 53 sec) 
Heartbeat CPU 0 instructions: 390000001 cycles: 578488474 heartbeat IPC: 0.39655 cumulative IPC: 0.360638 (Simulation time: 0 hr 43 min 25 sec) 
Heartbeat CPU 0 instructions: 400000001 cycles: 603659124 heartbeat IPC: 0.397289 cumulative IPC: 0.36231 (Simulation time: 0 hr 44 min 44 sec) 
Max paddr 109M
Simulation finished CPU 0 instructions: 200000001 cycles: 552014860 cumulative IPC: 0.36231 (Simulation time: 0 hr 44 min 44 sec) 

Simulation complete CPU 0 instructions: 200000001 cycles: 552014860 (Simulation time: 0 hr 44 min 44 sec) 


ChampSim completed all CPUs

[
  {
    "name": "Simulation",
    "traces": [
      "../traces/bfs-14.trace.gz"
    ],
    "roi": {
      "cores": [
        {
          "instructions": 200000001,
          "cycles": 552014860,
          "Avg ROB occupancy at mispredict": 8.00294, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 1,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 6301099,
            "BRANCH_DIRECT_CALL": 8,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 14
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1411,
          "miss":2
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 12.2188,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1421,
          "RQ_MERGED": 8,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1345,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1345,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":52096756,
          "miss":428626
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 131091,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.81429,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 53359330,
          "RQ_MERGED": 0,
          "RQ_FULL": 833948,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":95185,
          "miss":164959
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 3.86867,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 260144,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":35435257,
          "miss":10989400
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":5756303,
          "miss":699917
        },
        "TRANSLATION": {
          "hit":87893,
          "miss":77876
        },
        "mshr full": 3562478,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 3.56686,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 48392160,
          "RQ_MERGED": 1400560,
          "RQ_FULL": 566934,
          "WQ_ACCESS": 6888519,
          "WQ_MERGED": 1020,
          "WQ_FULL": 431279
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":1990798,
          "miss":3140446
        },
        "RFO": {
          "hit":9273,
          "miss":226253
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":466109,
          "miss":0
        },
        "TRANSLATION": {
          "hit":51317,
          "miss":26559
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 11.1069,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 5444654,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 466125,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [143745],
          "miss": [2996701]
        },
        "RFO": {
          "hit": [4509],
          "miss": [221744]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [420315],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [1446],
          "miss": [25113]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 10.2886,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 3393258,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 422441,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 1086509,
          "RQ ROW_BUFFER_MISS": 2156862,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 251765,
          "WQ ROW_BUFFER_MISS": 135634,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.62816
        }
      ]

    },
    "sim": {
      "cores": [
        {
          "instructions": 200000001,
          "cycles": 552014860,
          "Avg ROB occupancy at mispredict": 8.00294, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 1,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 6301099,
            "BRANCH_DIRECT_CALL": 8,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 14
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1411,
          "miss":2
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 12.2188,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1421,
          "RQ_MERGED": 8,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1345,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1345,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":52096756,
          "miss":428626
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 131091,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.81429,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 53359330,
          "RQ_MERGED": 0,
          "RQ_FULL": 833948,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":95185,
          "miss":164959
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 3.86867,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 260144,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":35435257,
          "miss":10989400
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":5756303,
          "miss":699917
        },
        "TRANSLATION": {
          "hit":87893,
          "miss":77876
        },
        "mshr full": 3562478,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 3.56686,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 48392160,
          "RQ_MERGED": 1400560,
          "RQ_FULL": 566934,
          "WQ_ACCESS": 6888519,
          "WQ_MERGED": 1020,
          "WQ_FULL": 431279
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":1990798,
          "miss":3140446
        },
        "RFO": {
          "hit":9273,
          "miss":226253
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":466109,
          "miss":0
        },
        "TRANSLATION": {
          "hit":51317,
          "miss":26559
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 11.1069,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 5444654,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 466125,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [143745],
          "miss": [2996701]
        },
        "RFO": {
          "hit": [4509],
          "miss": [221744]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [420315],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [1446],
          "miss": [25113]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 10.2886,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 3393258,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 422441,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 1086509,
          "RQ ROW_BUFFER_MISS": 2156862,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 251765,
          "WQ ROW_BUFFER_MISS": 135634,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.62816
        }
      ]

    }
  }
]
cpu0_ITLB
cpu0_DTLB
cpu0_STLB
cpu0_L1D
cpu0_L2C
Num Con Filled: 0
Num Con Useful: 0 Useless:0 Accuracy: -nan
LLC

gzip: stdout: Broken pipe
