'''
==========================================================================
commons.py
==========================================================================
Common utility functions.

Author : Yanghui Ou
  Date : Feb 9, 2020
'''
from functools import reduce
from pymtl3 import *
from pymtl3.passes.backends.verilog import *
from pymtl3.datatypes.bitstructs import(
  is_bitstruct_class,
  is_bitstruct_inst,
  _FIELDS as bitstruct_fields,
)

#-------------------------------------------------------------------------
# get_plen_type
#-------------------------------------------------------------------------
# Returns the type of feild payload length from the header format.
# FIXME: hacky.

def get_plen_type( cls, plen_field_name='plen' ):
  assert is_bitstruct_class( cls )
  fields_dict = getattr( cls, bitstruct_fields )

  if not plen_field_name in fields_dict:
    raise AssertionError( f'{cls.__qualname__} does not have field {plen_field_name}!' )

  return fields_dict[ plen_field_name ]

#-------------------------------------------------------------------------
# get_field_type:
#-------------------------------------------------------------------------

def get_field_type( cls, field_name ):
  assert is_bitstruct_class( cls )
  fields_dict = getattr( cls, bitstruct_fields )

  if not field_name in fields_dict:
    raise AssertionError( f'{cls.__qualname__} does not have field {field_name}!' )

  return fields_dict[ field_name ]

#-------------------------------------------------------------------------
# has_field
#-------------------------------------------------------------------------

def has_field( cls, field_name ):
  assert is_bitstruct_class( cls )
  fields_dict = getattr( cls, bitstruct_fields )
  return field_name in fields_dict

#-------------------------------------------------------------------------
# bitstruct_to_slice_h
#-------------------------------------------------------------------------
# Recursive helper function

def _bitstruct_to_slices_h( cls, slices ):
  if issubclass( cls, Bits ):
    start = 0 if not slices else slices[-1].stop
    stop  = start + cls.nbits
    slices.append( slice( start, stop ) )

  else:
    assert is_bitstruct_class( cls )
    fields_dict = getattr( cls, bitstruct_fields )
    fields_lst  = list( fields_dict.items() )
    # Use reverse instead of [::-1] because it is faster
    fields_lst.reverse()
    for _, ftype in fields_lst:
      _bitstruct_to_slices_h( ftype, slices )

#-------------------------------------------------------------------------
# bitstruct_to_slice
#-------------------------------------------------------------------------
# Converts a bitstruct to a list of slices

def bitstruct_to_slices( cls ):
  slices = []
  _bitstruct_to_slices_h( cls, slices )
  return slices

#-------------------------------------------------------------------------
# run_sim
#-------------------------------------------------------------------------
# A generic run_sim function

def run_sim(
    th,
    cmdline_opts={'dump_vcd':False, 'test_verilog':'', 'dump_vtb':False},
    max_cycles=1000,
    line_trace=True,
    dut_name='dut' ):

  th.elaborate()

  translation = bool(cmdline_opts['test_verilog'])
  vl_trace    = bool(cmdline_opts['dump_vcd'])
  xinit       = cmdline_opts['test_verilog']
  dump_vtb    = cmdline_opts['dump_vtb']

  if translation and dump_vtb:
    th.apply( VerilogPlaceholderPass() )

  if translation:
    from pymtl3.passes.backends.verilog import VerilogTranslationImportPass

    dut = getattr( th, dut_name )
    dut.set_metadata( VerilogTranslationImportPass.enable, True )
    dut.set_metadata( VerilogVerilatorImportPass.vl_xinit, xinit )
    dut.set_metadata( VerilogVerilatorImportPass.vl_trace, vl_trace )

    th = VerilogTranslationImportPass()( th )
    th.elaborate()

  if translation and dump_vtb:
    getattr( th, dut_name ).set_metadata( VerilogTBGenPass.case_name, dump_vtb )
    th.apply( VerilogTBGenPass() )

  th.apply( DefaultPassGroup(print_line_trace=line_trace) )
  th.sim_reset()

  # Run simulation
  while not th.done() and th.sim_cycle_count() < max_cycles:
    th.sim_tick()

  # Check timeout
  assert th.sim_cycle_count() < max_cycles

  th.sim_tick()
  th.sim_tick()
  th.sim_tick()
