/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [21:0] celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [17:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [20:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_59z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_2z[2] & celloutsig_0_1z);
  assign celloutsig_0_45z = !(celloutsig_0_25z[6] ? celloutsig_0_13z[15] : celloutsig_0_22z);
  assign celloutsig_0_70z = !(celloutsig_0_45z ? celloutsig_0_51z[3] : celloutsig_0_59z);
  assign celloutsig_0_20z = !(celloutsig_0_18z ? celloutsig_0_4z[15] : celloutsig_0_7z[5]);
  assign celloutsig_1_0z = ~((in_data[103] | in_data[119]) & (in_data[172] | in_data[122]));
  assign celloutsig_1_2z = ~((in_data[180] | celloutsig_1_1z[0]) & (celloutsig_1_1z[2] | in_data[124]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_2z | in_data[138]));
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_1z[1]) & (celloutsig_1_1z[0] | celloutsig_1_4z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_3z) & (celloutsig_1_4z | in_data[122]));
  assign celloutsig_1_11z = ~((celloutsig_1_4z | celloutsig_1_9z) & (celloutsig_1_1z[2] | celloutsig_1_5z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z | celloutsig_1_0z) & (celloutsig_1_10z[0] | celloutsig_1_6z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z | celloutsig_0_4z[10]) & (celloutsig_0_0z | celloutsig_0_7z[5]));
  assign celloutsig_0_15z = ~((celloutsig_0_12z | celloutsig_0_8z) & (celloutsig_0_7z[0] | celloutsig_0_6z));
  assign celloutsig_1_6z = celloutsig_1_1z[2] | celloutsig_1_1z[0];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_4z[17:14], celloutsig_0_8z };
  reg [8:0] _18_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_13z[5:2], _01_ };
  assign { _02_[8:3], _00_, _02_[1:0] } = _18_;
  assign celloutsig_0_30z = celloutsig_0_14z[6:1] & { celloutsig_0_23z[0], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_26z };
  assign celloutsig_0_36z = { celloutsig_0_30z[4:1], celloutsig_0_11z, celloutsig_0_23z } & { in_data[73:70], celloutsig_0_14z, celloutsig_0_26z };
  assign celloutsig_1_1z = in_data[140:137] & { in_data[174:173], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z[3], celloutsig_1_8z, celloutsig_1_2z } & { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_23z = { celloutsig_0_2z[2:1], celloutsig_0_20z } & _02_[7:5];
  assign celloutsig_0_5z = in_data[47:32] / { 1'h1, in_data[28:19], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[24:22], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_4z[7:0] };
  assign celloutsig_0_11z = { celloutsig_0_2z[1:0], celloutsig_0_1z, _01_, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z } / { 1'h1, celloutsig_0_5z[4:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } == in_data[87:83];
  assign celloutsig_0_22z = { _02_[8:3], _00_, _02_[1] } == celloutsig_0_7z[7:0];
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } && { celloutsig_1_1z[1:0], celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_10z[1:0], celloutsig_1_6z } && celloutsig_1_1z[2:0];
  assign celloutsig_0_21z = celloutsig_0_14z[7:2] && { celloutsig_0_4z[19], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_69z = celloutsig_0_25z[12:2] || celloutsig_0_36z[15:5];
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_10z } || { celloutsig_1_10z[2:1], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_1z = { in_data[40:28], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } || in_data[23:8];
  assign celloutsig_0_51z = { celloutsig_0_30z[5:3], celloutsig_0_47z } * { celloutsig_0_36z[8:6], celloutsig_0_22z };
  assign celloutsig_0_25z = { celloutsig_0_2z[1], celloutsig_0_7z, celloutsig_0_10z, _01_, _01_ } * { celloutsig_0_11z[10:8], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_12z, _01_ };
  assign celloutsig_0_47z = { _01_[3:0], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_22z } != { celloutsig_0_7z[8:4], celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_0_26z = celloutsig_0_5z[5:3] != { celloutsig_0_25z[20:19], celloutsig_0_15z };
  assign celloutsig_1_4z = in_data[187:184] !== { in_data[183], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z } !== { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_16z = | { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_18z = | { celloutsig_0_14z[7:6], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_0z = ~^ in_data[28:8];
  assign celloutsig_1_8z = ~^ { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = ~^ { in_data[95:93], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_59z = ^ { celloutsig_0_24z[17:11], celloutsig_0_47z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_11z } >> { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_18z = in_data[107:98] >>> { in_data[149:142], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_13z = { in_data[56:34], celloutsig_0_12z } >>> { _01_[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[47:45] - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[48:35], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } ^ { in_data[75:58], celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_4z[16:4] ^ celloutsig_0_5z[15:3];
  assign celloutsig_0_24z = { celloutsig_0_13z[23:3], celloutsig_0_6z } ^ { celloutsig_0_4z[19:1], celloutsig_0_23z };
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_1z) | celloutsig_0_6z);
  assign _02_[2] = _00_;
  assign { out_data[137:128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
