msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-12 04:06+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdllibrariesbusamba4axi4/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:2
msgid "Axi4"
msgstr "Axi4"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:4
msgid "The AXI4 is a high bandwidth bus defined by ARM."
msgstr "AXI4是ARM定义的高带宽总线。"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:7
msgid "Configuration and instanciation"
msgstr "配置和实例化"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:9
msgid ""
"First each time you want to create a AXI4 bus, you will need a configuration"
" object. This configuration object is an ``Axi4Config`` and has following "
"arguments :"
msgstr "首先，每当您想要创建AXI4总线时，您都需要一个配置对象。该配置对象是一个 "
"``Axi4Config`` 并具有以下参数："

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:11
msgid "Note : useXXX specify if the bus has XXX signal present."
msgstr "注意：useXXX用于指定总线是否存在XXX信号。"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:16
msgid "Parameter name"
msgstr "参数名称"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:17
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:114
msgid "Type"
msgstr "类型"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:18
msgid "Default"
msgstr "默认值"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:19
msgid "addressWidth"
msgstr "addressWidth"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:20
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:23
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:26
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:29
msgid "Int"
msgstr "Int"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:22
msgid "dataWidth"
msgstr "dataWidth"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:25
msgid "idWidth"
msgstr "idWidth"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:28
msgid "userWidth"
msgstr "userWidth"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:31
msgid "useId"
msgstr "useId"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:32
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:35
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:38
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:41
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:44
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:47
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:50
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:53
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:56
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:59
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:62
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:65
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:68
msgid "Boolean"
msgstr "Boolean"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:33
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:36
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:39
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:42
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:45
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:48
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:51
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:54
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:57
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:60
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:63
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:66
msgid "true"
msgstr "true"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:34
msgid "useRegion"
msgstr "useRegion"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:37
msgid "useBurst"
msgstr "useBurst"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:40
msgid "useLock"
msgstr "useLock"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:43
msgid "useCache"
msgstr "useCache"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:46
msgid "useSize"
msgstr "useSize"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:49
msgid "useQos"
msgstr "useQos"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:52
msgid "useLen"
msgstr "useLen"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:55
msgid "useLast"
msgstr "useLast"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:58
msgid "useResp"
msgstr "useResp"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:61
msgid "useProt"
msgstr "useProt"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:64
msgid "useStrb"
msgstr "useStrb"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:67
msgid "useUser"
msgstr "useUser"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:69
msgid "false"
msgstr "false"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:72
msgid ""
"There is in short how the AXI4 bus is defined in the SpinalHDL library :"
msgstr "简而言之，AXI4总线在SpinalHDL库中定义方式如下："

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:89
msgid "There is a short example of usage :"
msgstr "这是一个简单的使用示例："

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:106
msgid "Variations"
msgstr "变体"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:108
msgid "There is 3 other variation of the Axi4 bus :"
msgstr "Axi4总线还有其他3种变体："

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:115
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:136
msgid "Description"
msgstr "描述"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:116
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:147
msgid "Axi4ReadOnly"
msgstr "Axi4ReadOnly"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:117
msgid "Only AR and R channels are present"
msgstr "只存在AR和R通道"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:118
#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:144
msgid "Axi4WriteOnly"
msgstr "Axi4WriteOnly"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:119
msgid "Only AW, W and B channels are present"
msgstr "只存在AW、W和B通道"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:120
msgid "Axi4Shared"
msgstr "Axi4Shared"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst
msgid "This variation is a library initiative."
msgstr "此变体是该库的首创。"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst
msgid "It use 4 channels, W, B ,R and also a new one which is named AWR."
msgstr "它使用4个通道，W、B、R，还有一个新通道，称为AWR。"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst
msgid ""
"The AWR channel can be used to transmit AR and AW transactions. To "
"dissociate them, a signal ``write`` is present."
msgstr "AWR通道可用于传输AR和AW事务。为了分离它们，需要一个 ``write`` 信号。"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst
msgid ""
"The advantage of this Axi4Shared variation is to use less area, especially "
"in the interconnect."
msgstr "这种Axi4Shared变体的优点是使用更少的面积，特别是在互连方面。"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:128
msgid "Functions and operators"
msgstr "函数和运算符"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:134
msgid "Name"
msgstr "名称"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:135
msgid "Return"
msgstr "返回类型"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:137
msgid "X >> Y"
msgstr "X >> Y"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:139
msgid ""
"Connect X to Y. Able infer default values as specified in the AXI4 "
"specification, and also to adapt some width in a safe manner."
msgstr "将X连接到Y。能够像AXI4规范中指定的那样推断默认值，并以安全的方式调整一些位宽"
"。"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:140
msgid "X << Y"
msgstr "X << Y"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:142
msgid "Do the reverse of the >> operator"
msgstr "执行>>运算符相反的操作"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:143
msgid "X.toWriteOnly"
msgstr "X.toWriteOnly"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:145
msgid "Return an Axi4WriteOnly bus drive by X"
msgstr "返回由X驱动的Axi4WriteOnly总线"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:146
msgid "X.toReadOnly"
msgstr "X.toReadOnly"

#: ../../SpinalHDL/Libraries/Bus/amba4/axi4.rst:148
msgid "Return an Axi4ReadOnly bus drive by X"
msgstr "返回由X驱动的Axi4ReadOnly总线"

#~ msgid "Introduction"
#~ msgstr "介绍"
