#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5bf773936a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5bf7739367b0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x5bf773981480 .functor NOT 1, L_0x5bf773982e20, C4<0>, C4<0>, C4<0>;
L_0x5bf773982bd0 .functor XOR 298, L_0x5bf7739828b0, L_0x5bf773982b00, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5bf773982ce0 .functor XOR 298, L_0x5bf773982bd0, L_0x5bf773982c40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5bf773980580_0 .net *"_ivl_10", 297 0, L_0x5bf773982bd0;  1 drivers
v0x5bf773980680_0 .net *"_ivl_12", 297 0, L_0x5bf773982c40;  1 drivers
v0x5bf773980760_0 .net *"_ivl_14", 297 0, L_0x5bf773982ce0;  1 drivers
v0x5bf773980820_0 .net *"_ivl_4", 297 0, L_0x5bf773982810;  1 drivers
v0x5bf773980900_0 .net *"_ivl_6", 297 0, L_0x5bf7739828b0;  1 drivers
v0x5bf773980a30_0 .net *"_ivl_8", 297 0, L_0x5bf773982b00;  1 drivers
v0x5bf773980b10_0 .var "clk", 0 0;
v0x5bf773980bb0_0 .net "in", 99 0, v0x5bf77397f790_0;  1 drivers
v0x5bf773980c50_0 .net "out_any_dut", 99 1, L_0x5bf773982770;  1 drivers
v0x5bf773980dc0_0 .net "out_any_ref", 99 1, L_0x5bf773981bf0;  1 drivers
v0x5bf773980e80_0 .net "out_both_dut", 98 0, L_0x5bf773982500;  1 drivers
v0x5bf773980f20_0 .net "out_both_ref", 98 0, L_0x5bf7739817e0;  1 drivers
v0x5bf773980ff0_0 .net "out_different_dut", 99 0, L_0x5bf7739826b0;  1 drivers
v0x5bf7739810c0_0 .net "out_different_ref", 99 0, L_0x5bf773982150;  1 drivers
v0x5bf773981190_0 .var/2u "stats1", 287 0;
v0x5bf773981250_0 .var/2u "strobe", 0 0;
v0x5bf773981310_0 .net "tb_match", 0 0, L_0x5bf773982e20;  1 drivers
v0x5bf7739813e0_0 .net "tb_mismatch", 0 0, L_0x5bf773981480;  1 drivers
E_0x5bf77394b100/0 .event negedge, v0x5bf77397f6b0_0;
E_0x5bf77394b100/1 .event posedge, v0x5bf77397f6b0_0;
E_0x5bf77394b100 .event/or E_0x5bf77394b100/0, E_0x5bf77394b100/1;
L_0x5bf773982770 .part L_0x5bf773982640, 0, 99;
L_0x5bf773982810 .concat [ 100 99 99 0], L_0x5bf773982150, L_0x5bf773981bf0, L_0x5bf7739817e0;
L_0x5bf7739828b0 .concat [ 100 99 99 0], L_0x5bf773982150, L_0x5bf773981bf0, L_0x5bf7739817e0;
L_0x5bf773982b00 .concat [ 100 99 99 0], L_0x5bf7739826b0, L_0x5bf773982770, L_0x5bf773982500;
L_0x5bf773982c40 .concat [ 100 99 99 0], L_0x5bf773982150, L_0x5bf773981bf0, L_0x5bf7739817e0;
L_0x5bf773982e20 .cmp/eeq 298, L_0x5bf773982810, L_0x5bf773982ce0;
S_0x5bf7739365c0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x5bf7739367b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x5bf773981720 .functor AND 100, v0x5bf77397f790_0, L_0x5bf7739815e0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x5bf773981b30 .functor OR 100, v0x5bf77397f790_0, L_0x5bf7739819f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5bf773982150 .functor XOR 100, v0x5bf77397f790_0, L_0x5bf773982010, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5bf77394f410_0 .net *"_ivl_1", 98 0, L_0x5bf773981540;  1 drivers
v0x5bf77397e760_0 .net *"_ivl_11", 98 0, L_0x5bf773981920;  1 drivers
v0x5bf77397e840_0 .net *"_ivl_12", 99 0, L_0x5bf7739819f0;  1 drivers
L_0x7fd06f99a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bf77397e900_0 .net *"_ivl_15", 0 0, L_0x7fd06f99a060;  1 drivers
v0x5bf77397e9e0_0 .net *"_ivl_16", 99 0, L_0x5bf773981b30;  1 drivers
v0x5bf77397eb10_0 .net *"_ivl_2", 99 0, L_0x5bf7739815e0;  1 drivers
v0x5bf77397ebf0_0 .net *"_ivl_21", 0 0, L_0x5bf773981d70;  1 drivers
v0x5bf77397ecd0_0 .net *"_ivl_23", 98 0, L_0x5bf773981f20;  1 drivers
v0x5bf77397edb0_0 .net *"_ivl_24", 99 0, L_0x5bf773982010;  1 drivers
L_0x7fd06f99a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bf77397ee90_0 .net *"_ivl_5", 0 0, L_0x7fd06f99a018;  1 drivers
v0x5bf77397ef70_0 .net *"_ivl_6", 99 0, L_0x5bf773981720;  1 drivers
v0x5bf77397f050_0 .net "in", 99 0, v0x5bf77397f790_0;  alias, 1 drivers
v0x5bf77397f130_0 .net "out_any", 99 1, L_0x5bf773981bf0;  alias, 1 drivers
v0x5bf77397f210_0 .net "out_both", 98 0, L_0x5bf7739817e0;  alias, 1 drivers
v0x5bf77397f2f0_0 .net "out_different", 99 0, L_0x5bf773982150;  alias, 1 drivers
L_0x5bf773981540 .part v0x5bf77397f790_0, 1, 99;
L_0x5bf7739815e0 .concat [ 99 1 0 0], L_0x5bf773981540, L_0x7fd06f99a018;
L_0x5bf7739817e0 .part L_0x5bf773981720, 0, 99;
L_0x5bf773981920 .part v0x5bf77397f790_0, 1, 99;
L_0x5bf7739819f0 .concat [ 99 1 0 0], L_0x5bf773981920, L_0x7fd06f99a060;
L_0x5bf773981bf0 .part L_0x5bf773981b30, 0, 99;
L_0x5bf773981d70 .part v0x5bf77397f790_0, 0, 1;
L_0x5bf773981f20 .part v0x5bf77397f790_0, 1, 99;
L_0x5bf773982010 .concat [ 99 1 0 0], L_0x5bf773981f20, L_0x5bf773981d70;
S_0x5bf77397f450 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x5bf7739367b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x5bf77397f6b0_0 .net "clk", 0 0, v0x5bf773980b10_0;  1 drivers
v0x5bf77397f790_0 .var "in", 99 0;
v0x5bf77397f850_0 .net "tb_match", 0 0, L_0x5bf773982e20;  alias, 1 drivers
E_0x5bf77394ac80 .event posedge, v0x5bf77397f6b0_0;
E_0x5bf77394b590 .event negedge, v0x5bf77397f6b0_0;
S_0x5bf77397f950 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x5bf7739367b0;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x5bf773982440 .functor AND 100, v0x5bf77397f790_0, L_0x5bf773982300, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x5bf773982640 .functor OR 100, v0x5bf77397f790_0, L_0x5bf773982300, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5bf7739826b0 .functor XOR 100, v0x5bf77397f790_0, L_0x5bf773982300, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5bf77397fba0_0 .net *"_ivl_1", 98 0, L_0x5bf773982260;  1 drivers
L_0x7fd06f99a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bf77397fc60_0 .net/2u *"_ivl_2", 0 0, L_0x7fd06f99a0a8;  1 drivers
v0x5bf77397fd40_0 .net *"_ivl_6", 99 0, L_0x5bf773982440;  1 drivers
v0x5bf77397fe00_0 .net "in", 99 0, v0x5bf77397f790_0;  alias, 1 drivers
v0x5bf77397ff10_0 .net "in_shifted", 99 0, L_0x5bf773982300;  1 drivers
v0x5bf773980040_0 .net "out_any", 99 0, L_0x5bf773982640;  1 drivers
v0x5bf773980120_0 .net "out_both", 98 0, L_0x5bf773982500;  alias, 1 drivers
v0x5bf773980200_0 .net "out_different", 99 0, L_0x5bf7739826b0;  alias, 1 drivers
L_0x5bf773982260 .part v0x5bf77397f790_0, 0, 99;
L_0x5bf773982300 .concat [ 1 99 0 0], L_0x7fd06f99a0a8, L_0x5bf773982260;
L_0x5bf773982500 .part L_0x5bf773982440, 0, 99;
S_0x5bf773980360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x5bf7739367b0;
 .timescale -12 -12;
E_0x5bf773933800 .event anyedge, v0x5bf773981250_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5bf773981250_0;
    %nor/r;
    %assign/vec4 v0x5bf773981250_0, 0;
    %wait E_0x5bf773933800;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5bf77397f450;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x5bf77397f790_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5bf77394b590;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x5bf77397f790_0, 0;
    %wait E_0x5bf77394ac80;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x5bf77397f790_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5bf7739367b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bf773980b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bf773981250_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x5bf7739367b0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x5bf773980b10_0;
    %inv;
    %store/vec4 v0x5bf773980b10_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5bf7739367b0;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5bf77397f6b0_0, v0x5bf7739813e0_0, v0x5bf773980bb0_0, v0x5bf773980f20_0, v0x5bf773980e80_0, v0x5bf773980dc0_0, v0x5bf773980c50_0, v0x5bf7739810c0_0, v0x5bf773980ff0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5bf7739367b0;
T_5 ;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x5bf7739367b0;
T_6 ;
    %wait E_0x5bf77394b100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5bf773981190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
    %load/vec4 v0x5bf773981310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5bf773981190_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x5bf773980f20_0;
    %load/vec4 v0x5bf773980f20_0;
    %load/vec4 v0x5bf773980e80_0;
    %xor;
    %load/vec4 v0x5bf773980f20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x5bf773980dc0_0;
    %load/vec4 v0x5bf773980dc0_0;
    %load/vec4 v0x5bf773980c50_0;
    %xor;
    %load/vec4 v0x5bf773980dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x5bf7739810c0_0;
    %load/vec4 v0x5bf7739810c0_0;
    %load/vec4 v0x5bf773980ff0_0;
    %xor;
    %load/vec4 v0x5bf7739810c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x5bf773981190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf773981190_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_haiku_machine/gatesv100/gatesv100_tb.sv";
    "./outputs/reruns/claude-3-haiku-20240307_RERUNS/machine/gatesv100/iter1/response0/top_module.sv";
