<p align="center">
  <img src="https://github.com/user-attachments/assets/2002310e-3e18-491f-b005-c8351fc43ca2">
</p>

-----------

A simple RV32I impl. using Verilog that can be ran on the Sipeed Tang Nano 20K and Verilator.
