##### 3.1.4.4 Offset 10h: INTMC ‚Äì Interrupt Mask Clear

> **Section ID**: 3.1.4.4 | **Page**: 82-82

This property is used to unmask interrupts when using pin-based interrupts, single message MSI, or multiple
message MSI. When using MSI-X, the interrupt mask table defined as part of MSI-X should be used to
unmask interrupts. A host shall not access this property when configured for MSI-X; any accesses when
configured for MSI-X is undefined. For interrupt behavior requirements, refer to the Interrupts section of the
NVMe over PCIe Transport Specification.


---
### üñºÔ∏è Figures (1)

#### Figure 1: Figure 40: Offset 10h: INTMC ‚Äì Interrupt Mask Clear
![Figure 40: Offset 10h: INTMC ‚Äì Interrupt Mask Clear](../section_images/Figure_3_1_4_4_Offset_10h_INTMC_Interrupt_Mask_Clear.png)

