// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_53 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_33_address0,
        A_33_ce0,
        A_33_q0,
        A_34_address0,
        A_34_ce0,
        A_34_q0,
        A_35_address0,
        A_35_ce0,
        A_35_q0,
        A_36_address0,
        A_36_ce0,
        A_36_q0,
        A_37_address0,
        A_37_ce0,
        A_37_q0,
        A_38_address0,
        A_38_ce0,
        A_38_q0,
        A_39_address0,
        A_39_ce0,
        A_39_q0,
        A_40_address0,
        A_40_ce0,
        A_40_q0,
        A_41_address0,
        A_41_ce0,
        A_41_q0,
        A_42_address0,
        A_42_ce0,
        A_42_q0,
        A_43_address0,
        A_43_ce0,
        A_43_q0,
        A_44_address0,
        A_44_ce0,
        A_44_q0,
        A_45_address0,
        A_45_ce0,
        A_45_q0,
        A_46_address0,
        A_46_ce0,
        A_46_q0,
        A_47_address0,
        A_47_ce0,
        A_47_q0,
        A_48_address0,
        A_48_ce0,
        A_48_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [7:0] A_33_address0;
output   A_33_ce0;
input  [23:0] A_33_q0;
output  [7:0] A_34_address0;
output   A_34_ce0;
input  [23:0] A_34_q0;
output  [7:0] A_35_address0;
output   A_35_ce0;
input  [23:0] A_35_q0;
output  [7:0] A_36_address0;
output   A_36_ce0;
input  [23:0] A_36_q0;
output  [7:0] A_37_address0;
output   A_37_ce0;
input  [23:0] A_37_q0;
output  [7:0] A_38_address0;
output   A_38_ce0;
input  [23:0] A_38_q0;
output  [7:0] A_39_address0;
output   A_39_ce0;
input  [23:0] A_39_q0;
output  [7:0] A_40_address0;
output   A_40_ce0;
input  [23:0] A_40_q0;
output  [7:0] A_41_address0;
output   A_41_ce0;
input  [23:0] A_41_q0;
output  [7:0] A_42_address0;
output   A_42_ce0;
input  [23:0] A_42_q0;
output  [7:0] A_43_address0;
output   A_43_ce0;
input  [23:0] A_43_q0;
output  [7:0] A_44_address0;
output   A_44_ce0;
input  [23:0] A_44_q0;
output  [7:0] A_45_address0;
output   A_45_ce0;
input  [23:0] A_45_q0;
output  [7:0] A_46_address0;
output   A_46_ce0;
input  [23:0] A_46_q0;
output  [7:0] A_47_address0;
output   A_47_ce0;
input  [23:0] A_47_q0;
output  [7:0] A_48_address0;
output   A_48_ce0;
input  [23:0] A_48_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_338_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1535;
wire   [63:0] zext_ln124_fu_374_p1;
reg   [63:0] zext_ln124_reg_1539;
reg  signed [23:0] A_33_load_reg_1638;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_96;
wire   [23:0] select_ln124_62_fu_1503_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_fu_100;
wire   [6:0] add_ln121_fu_379_p2;
reg   [6:0] ap_sig_allocacmp_j_6;
wire    ap_block_pp0_stage0_01001;
reg    A_33_ce0_local;
reg    A_34_ce0_local;
reg    A_35_ce0_local;
reg    A_36_ce0_local;
reg    A_37_ce0_local;
reg    A_38_ce0_local;
reg    A_39_ce0_local;
reg    A_40_ce0_local;
reg    A_41_ce0_local;
reg    A_42_ce0_local;
reg    A_43_ce0_local;
reg    A_44_ce0_local;
reg    A_45_ce0_local;
reg    A_46_ce0_local;
reg    A_47_ce0_local;
reg    A_48_ce0_local;
wire   [5:0] tmp_724_fu_356_p4;
wire   [1:0] lshr_ln121_2_fu_346_p4;
wire   [7:0] tmp_s_fu_366_p3;
wire  signed [23:0] sext_ln124_fu_393_p0;
wire  signed [23:0] add_ln124_fu_400_p1;
wire  signed [24:0] sext_ln124_32_fu_397_p1;
wire  signed [24:0] sext_ln124_fu_393_p1;
wire   [24:0] add_ln124_32_fu_405_p2;
wire   [23:0] add_ln124_fu_400_p2;
wire   [0:0] tmp_725_fu_411_p3;
wire   [0:0] tmp_726_fu_419_p3;
wire   [0:0] xor_ln124_fu_427_p2;
wire   [0:0] and_ln124_fu_433_p2;
wire   [0:0] xor_ln124_32_fu_439_p2;
wire   [23:0] select_ln124_fu_445_p3;
wire  signed [23:0] select_ln124_32_fu_453_p3;
wire  signed [23:0] sext_ln124_34_fu_465_p0;
wire  signed [23:0] add_ln124_33_fu_469_p0;
wire  signed [24:0] sext_ln124_33_fu_461_p1;
wire  signed [24:0] sext_ln124_34_fu_465_p1;
wire   [24:0] add_ln124_34_fu_475_p2;
wire   [23:0] add_ln124_33_fu_469_p2;
wire   [0:0] tmp_727_fu_481_p3;
wire   [0:0] tmp_728_fu_489_p3;
wire   [0:0] xor_ln124_33_fu_497_p2;
wire   [0:0] and_ln124_16_fu_503_p2;
wire   [0:0] xor_ln124_34_fu_509_p2;
wire   [23:0] select_ln124_33_fu_515_p3;
wire  signed [23:0] select_ln124_34_fu_523_p3;
wire  signed [23:0] sext_ln124_36_fu_535_p0;
wire  signed [23:0] add_ln124_35_fu_539_p0;
wire  signed [24:0] sext_ln124_35_fu_531_p1;
wire  signed [24:0] sext_ln124_36_fu_535_p1;
wire   [24:0] add_ln124_36_fu_545_p2;
wire   [23:0] add_ln124_35_fu_539_p2;
wire   [0:0] tmp_729_fu_551_p3;
wire   [0:0] tmp_730_fu_559_p3;
wire   [0:0] xor_ln124_35_fu_567_p2;
wire   [0:0] and_ln124_17_fu_573_p2;
wire   [0:0] xor_ln124_36_fu_579_p2;
wire   [23:0] select_ln124_35_fu_585_p3;
wire  signed [23:0] select_ln124_36_fu_593_p3;
wire  signed [23:0] sext_ln124_38_fu_605_p0;
wire  signed [23:0] add_ln124_37_fu_609_p0;
wire  signed [24:0] sext_ln124_37_fu_601_p1;
wire  signed [24:0] sext_ln124_38_fu_605_p1;
wire   [24:0] add_ln124_38_fu_615_p2;
wire   [23:0] add_ln124_37_fu_609_p2;
wire   [0:0] tmp_731_fu_621_p3;
wire   [0:0] tmp_732_fu_629_p3;
wire   [0:0] xor_ln124_37_fu_637_p2;
wire   [0:0] and_ln124_18_fu_643_p2;
wire   [0:0] xor_ln124_38_fu_649_p2;
wire   [23:0] select_ln124_37_fu_655_p3;
wire  signed [23:0] select_ln124_38_fu_663_p3;
wire  signed [23:0] sext_ln124_40_fu_675_p0;
wire  signed [23:0] add_ln124_39_fu_679_p0;
wire  signed [24:0] sext_ln124_39_fu_671_p1;
wire  signed [24:0] sext_ln124_40_fu_675_p1;
wire   [24:0] add_ln124_40_fu_685_p2;
wire   [23:0] add_ln124_39_fu_679_p2;
wire   [0:0] tmp_733_fu_691_p3;
wire   [0:0] tmp_734_fu_699_p3;
wire   [0:0] xor_ln124_39_fu_707_p2;
wire   [0:0] and_ln124_19_fu_713_p2;
wire   [0:0] xor_ln124_40_fu_719_p2;
wire   [23:0] select_ln124_39_fu_725_p3;
wire  signed [23:0] select_ln124_40_fu_733_p3;
wire  signed [23:0] sext_ln124_42_fu_745_p0;
wire  signed [23:0] add_ln124_41_fu_749_p0;
wire  signed [24:0] sext_ln124_41_fu_741_p1;
wire  signed [24:0] sext_ln124_42_fu_745_p1;
wire   [24:0] add_ln124_42_fu_755_p2;
wire   [23:0] add_ln124_41_fu_749_p2;
wire   [0:0] tmp_735_fu_761_p3;
wire   [0:0] tmp_736_fu_769_p3;
wire   [0:0] xor_ln124_41_fu_777_p2;
wire   [0:0] and_ln124_20_fu_783_p2;
wire   [0:0] xor_ln124_42_fu_789_p2;
wire   [23:0] select_ln124_41_fu_795_p3;
wire  signed [23:0] select_ln124_42_fu_803_p3;
wire  signed [23:0] sext_ln124_44_fu_815_p0;
wire  signed [23:0] add_ln124_43_fu_819_p0;
wire  signed [24:0] sext_ln124_43_fu_811_p1;
wire  signed [24:0] sext_ln124_44_fu_815_p1;
wire   [24:0] add_ln124_44_fu_825_p2;
wire   [23:0] add_ln124_43_fu_819_p2;
wire   [0:0] tmp_737_fu_831_p3;
wire   [0:0] tmp_738_fu_839_p3;
wire   [0:0] xor_ln124_43_fu_847_p2;
wire   [0:0] and_ln124_21_fu_853_p2;
wire   [0:0] xor_ln124_44_fu_859_p2;
wire   [23:0] select_ln124_43_fu_865_p3;
wire  signed [23:0] select_ln124_44_fu_873_p3;
wire  signed [23:0] sext_ln124_46_fu_885_p0;
wire  signed [23:0] add_ln124_45_fu_889_p0;
wire  signed [24:0] sext_ln124_45_fu_881_p1;
wire  signed [24:0] sext_ln124_46_fu_885_p1;
wire   [24:0] add_ln124_46_fu_895_p2;
wire   [23:0] add_ln124_45_fu_889_p2;
wire   [0:0] tmp_739_fu_901_p3;
wire   [0:0] tmp_740_fu_909_p3;
wire   [0:0] xor_ln124_45_fu_917_p2;
wire   [0:0] and_ln124_22_fu_923_p2;
wire   [0:0] xor_ln124_46_fu_929_p2;
wire   [23:0] select_ln124_45_fu_935_p3;
wire  signed [23:0] select_ln124_46_fu_943_p3;
wire  signed [23:0] sext_ln124_48_fu_955_p0;
wire  signed [23:0] add_ln124_47_fu_959_p0;
wire  signed [24:0] sext_ln124_47_fu_951_p1;
wire  signed [24:0] sext_ln124_48_fu_955_p1;
wire   [24:0] add_ln124_48_fu_965_p2;
wire   [23:0] add_ln124_47_fu_959_p2;
wire   [0:0] tmp_741_fu_971_p3;
wire   [0:0] tmp_742_fu_979_p3;
wire   [0:0] xor_ln124_47_fu_987_p2;
wire   [0:0] and_ln124_23_fu_993_p2;
wire   [0:0] xor_ln124_48_fu_999_p2;
wire   [23:0] select_ln124_47_fu_1005_p3;
wire  signed [23:0] select_ln124_48_fu_1013_p3;
wire  signed [23:0] sext_ln124_50_fu_1025_p0;
wire  signed [23:0] add_ln124_49_fu_1029_p0;
wire  signed [24:0] sext_ln124_49_fu_1021_p1;
wire  signed [24:0] sext_ln124_50_fu_1025_p1;
wire   [24:0] add_ln124_50_fu_1035_p2;
wire   [23:0] add_ln124_49_fu_1029_p2;
wire   [0:0] tmp_743_fu_1041_p3;
wire   [0:0] tmp_744_fu_1049_p3;
wire   [0:0] xor_ln124_49_fu_1057_p2;
wire   [0:0] and_ln124_24_fu_1063_p2;
wire   [0:0] xor_ln124_50_fu_1069_p2;
wire   [23:0] select_ln124_49_fu_1075_p3;
wire  signed [23:0] select_ln124_50_fu_1083_p3;
wire  signed [23:0] sext_ln124_52_fu_1095_p0;
wire  signed [23:0] add_ln124_51_fu_1099_p0;
wire  signed [24:0] sext_ln124_51_fu_1091_p1;
wire  signed [24:0] sext_ln124_52_fu_1095_p1;
wire   [24:0] add_ln124_52_fu_1105_p2;
wire   [23:0] add_ln124_51_fu_1099_p2;
wire   [0:0] tmp_745_fu_1111_p3;
wire   [0:0] tmp_746_fu_1119_p3;
wire   [0:0] xor_ln124_51_fu_1127_p2;
wire   [0:0] and_ln124_25_fu_1133_p2;
wire   [0:0] xor_ln124_52_fu_1139_p2;
wire   [23:0] select_ln124_51_fu_1145_p3;
wire  signed [23:0] select_ln124_52_fu_1153_p3;
wire  signed [23:0] sext_ln124_54_fu_1165_p0;
wire  signed [23:0] add_ln124_53_fu_1169_p0;
wire  signed [24:0] sext_ln124_53_fu_1161_p1;
wire  signed [24:0] sext_ln124_54_fu_1165_p1;
wire   [24:0] add_ln124_54_fu_1175_p2;
wire   [23:0] add_ln124_53_fu_1169_p2;
wire   [0:0] tmp_747_fu_1181_p3;
wire   [0:0] tmp_748_fu_1189_p3;
wire   [0:0] xor_ln124_53_fu_1197_p2;
wire   [0:0] and_ln124_26_fu_1203_p2;
wire   [0:0] xor_ln124_54_fu_1209_p2;
wire   [23:0] select_ln124_53_fu_1215_p3;
wire  signed [23:0] select_ln124_54_fu_1223_p3;
wire  signed [23:0] sext_ln124_56_fu_1235_p0;
wire  signed [23:0] add_ln124_55_fu_1239_p0;
wire  signed [24:0] sext_ln124_55_fu_1231_p1;
wire  signed [24:0] sext_ln124_56_fu_1235_p1;
wire   [24:0] add_ln124_56_fu_1245_p2;
wire   [23:0] add_ln124_55_fu_1239_p2;
wire   [0:0] tmp_749_fu_1251_p3;
wire   [0:0] tmp_750_fu_1259_p3;
wire   [0:0] xor_ln124_55_fu_1267_p2;
wire   [0:0] and_ln124_27_fu_1273_p2;
wire   [0:0] xor_ln124_56_fu_1279_p2;
wire   [23:0] select_ln124_55_fu_1285_p3;
wire  signed [23:0] select_ln124_56_fu_1293_p3;
wire  signed [23:0] sext_ln124_58_fu_1305_p0;
wire  signed [23:0] add_ln124_57_fu_1309_p0;
wire  signed [24:0] sext_ln124_57_fu_1301_p1;
wire  signed [24:0] sext_ln124_58_fu_1305_p1;
wire   [24:0] add_ln124_58_fu_1315_p2;
wire   [23:0] add_ln124_57_fu_1309_p2;
wire   [0:0] tmp_751_fu_1321_p3;
wire   [0:0] tmp_752_fu_1329_p3;
wire   [0:0] xor_ln124_57_fu_1337_p2;
wire   [0:0] and_ln124_28_fu_1343_p2;
wire   [0:0] xor_ln124_58_fu_1349_p2;
wire   [23:0] select_ln124_57_fu_1355_p3;
wire  signed [23:0] select_ln124_58_fu_1363_p3;
wire  signed [23:0] sext_ln124_60_fu_1375_p0;
wire  signed [23:0] add_ln124_59_fu_1379_p0;
wire  signed [24:0] sext_ln124_59_fu_1371_p1;
wire  signed [24:0] sext_ln124_60_fu_1375_p1;
wire   [24:0] add_ln124_60_fu_1385_p2;
wire   [23:0] add_ln124_59_fu_1379_p2;
wire   [0:0] tmp_753_fu_1391_p3;
wire   [0:0] tmp_754_fu_1399_p3;
wire   [0:0] xor_ln124_59_fu_1407_p2;
wire   [0:0] and_ln124_29_fu_1413_p2;
wire   [0:0] xor_ln124_60_fu_1419_p2;
wire   [23:0] select_ln124_59_fu_1425_p3;
wire  signed [23:0] select_ln124_60_fu_1433_p3;
wire  signed [23:0] sext_ln124_62_fu_1445_p0;
wire  signed [23:0] add_ln124_61_fu_1449_p0;
wire  signed [24:0] sext_ln124_61_fu_1441_p1;
wire  signed [24:0] sext_ln124_62_fu_1445_p1;
wire   [24:0] add_ln124_62_fu_1455_p2;
wire   [23:0] add_ln124_61_fu_1449_p2;
wire   [0:0] tmp_755_fu_1461_p3;
wire   [0:0] tmp_756_fu_1469_p3;
wire   [0:0] xor_ln124_61_fu_1477_p2;
wire   [0:0] and_ln124_30_fu_1483_p2;
wire   [0:0] xor_ln124_62_fu_1489_p2;
wire   [23:0] select_ln124_61_fu_1495_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_96 = 24'd0;
#0 j_fu_100 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_96 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_96 <= select_ln124_62_fu_1503_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_338_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_100 <= add_ln121_fu_379_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_100 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_33_load_reg_1638 <= A_33_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_1535 <= ap_sig_allocacmp_j_6[32'd6];
        zext_ln124_reg_1539[7 : 0] <= zext_ln124_fu_374_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_33_ce0_local = 1'b1;
    end else begin
        A_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_34_ce0_local = 1'b1;
    end else begin
        A_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_35_ce0_local = 1'b1;
    end else begin
        A_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_36_ce0_local = 1'b1;
    end else begin
        A_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_37_ce0_local = 1'b1;
    end else begin
        A_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_38_ce0_local = 1'b1;
    end else begin
        A_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_39_ce0_local = 1'b1;
    end else begin
        A_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_40_ce0_local = 1'b1;
    end else begin
        A_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_41_ce0_local = 1'b1;
    end else begin
        A_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_42_ce0_local = 1'b1;
    end else begin
        A_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_43_ce0_local = 1'b1;
    end else begin
        A_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_44_ce0_local = 1'b1;
    end else begin
        A_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_45_ce0_local = 1'b1;
    end else begin
        A_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_46_ce0_local = 1'b1;
    end else begin
        A_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_47_ce0_local = 1'b1;
    end else begin
        A_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_48_ce0_local = 1'b1;
    end else begin
        A_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_338_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_6 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_6 = j_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1535 == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_33_address0 = zext_ln124_fu_374_p1;

assign A_33_ce0 = A_33_ce0_local;

assign A_34_address0 = zext_ln124_reg_1539;

assign A_34_ce0 = A_34_ce0_local;

assign A_35_address0 = zext_ln124_reg_1539;

assign A_35_ce0 = A_35_ce0_local;

assign A_36_address0 = zext_ln124_reg_1539;

assign A_36_ce0 = A_36_ce0_local;

assign A_37_address0 = zext_ln124_reg_1539;

assign A_37_ce0 = A_37_ce0_local;

assign A_38_address0 = zext_ln124_reg_1539;

assign A_38_ce0 = A_38_ce0_local;

assign A_39_address0 = zext_ln124_reg_1539;

assign A_39_ce0 = A_39_ce0_local;

assign A_40_address0 = zext_ln124_reg_1539;

assign A_40_ce0 = A_40_ce0_local;

assign A_41_address0 = zext_ln124_reg_1539;

assign A_41_ce0 = A_41_ce0_local;

assign A_42_address0 = zext_ln124_reg_1539;

assign A_42_ce0 = A_42_ce0_local;

assign A_43_address0 = zext_ln124_reg_1539;

assign A_43_ce0 = A_43_ce0_local;

assign A_44_address0 = zext_ln124_reg_1539;

assign A_44_ce0 = A_44_ce0_local;

assign A_45_address0 = zext_ln124_reg_1539;

assign A_45_ce0 = A_45_ce0_local;

assign A_46_address0 = zext_ln124_reg_1539;

assign A_46_ce0 = A_46_ce0_local;

assign A_47_address0 = zext_ln124_reg_1539;

assign A_47_ce0 = A_47_ce0_local;

assign A_48_address0 = zext_ln124_reg_1539;

assign A_48_ce0 = A_48_ce0_local;

assign add_ln121_fu_379_p2 = (ap_sig_allocacmp_j_6 + 7'd16);

assign add_ln124_32_fu_405_p2 = ($signed(sext_ln124_32_fu_397_p1) + $signed(sext_ln124_fu_393_p1));

assign add_ln124_33_fu_469_p0 = A_34_q0;

assign add_ln124_33_fu_469_p2 = ($signed(add_ln124_33_fu_469_p0) + $signed(select_ln124_32_fu_453_p3));

assign add_ln124_34_fu_475_p2 = ($signed(sext_ln124_33_fu_461_p1) + $signed(sext_ln124_34_fu_465_p1));

assign add_ln124_35_fu_539_p0 = A_35_q0;

assign add_ln124_35_fu_539_p2 = ($signed(add_ln124_35_fu_539_p0) + $signed(select_ln124_34_fu_523_p3));

assign add_ln124_36_fu_545_p2 = ($signed(sext_ln124_35_fu_531_p1) + $signed(sext_ln124_36_fu_535_p1));

assign add_ln124_37_fu_609_p0 = A_36_q0;

assign add_ln124_37_fu_609_p2 = ($signed(add_ln124_37_fu_609_p0) + $signed(select_ln124_36_fu_593_p3));

assign add_ln124_38_fu_615_p2 = ($signed(sext_ln124_37_fu_601_p1) + $signed(sext_ln124_38_fu_605_p1));

assign add_ln124_39_fu_679_p0 = A_37_q0;

assign add_ln124_39_fu_679_p2 = ($signed(add_ln124_39_fu_679_p0) + $signed(select_ln124_38_fu_663_p3));

assign add_ln124_40_fu_685_p2 = ($signed(sext_ln124_39_fu_671_p1) + $signed(sext_ln124_40_fu_675_p1));

assign add_ln124_41_fu_749_p0 = A_38_q0;

assign add_ln124_41_fu_749_p2 = ($signed(add_ln124_41_fu_749_p0) + $signed(select_ln124_40_fu_733_p3));

assign add_ln124_42_fu_755_p2 = ($signed(sext_ln124_41_fu_741_p1) + $signed(sext_ln124_42_fu_745_p1));

assign add_ln124_43_fu_819_p0 = A_39_q0;

assign add_ln124_43_fu_819_p2 = ($signed(add_ln124_43_fu_819_p0) + $signed(select_ln124_42_fu_803_p3));

assign add_ln124_44_fu_825_p2 = ($signed(sext_ln124_43_fu_811_p1) + $signed(sext_ln124_44_fu_815_p1));

assign add_ln124_45_fu_889_p0 = A_40_q0;

assign add_ln124_45_fu_889_p2 = ($signed(add_ln124_45_fu_889_p0) + $signed(select_ln124_44_fu_873_p3));

assign add_ln124_46_fu_895_p2 = ($signed(sext_ln124_45_fu_881_p1) + $signed(sext_ln124_46_fu_885_p1));

assign add_ln124_47_fu_959_p0 = A_41_q0;

assign add_ln124_47_fu_959_p2 = ($signed(add_ln124_47_fu_959_p0) + $signed(select_ln124_46_fu_943_p3));

assign add_ln124_48_fu_965_p2 = ($signed(sext_ln124_47_fu_951_p1) + $signed(sext_ln124_48_fu_955_p1));

assign add_ln124_49_fu_1029_p0 = A_42_q0;

assign add_ln124_49_fu_1029_p2 = ($signed(add_ln124_49_fu_1029_p0) + $signed(select_ln124_48_fu_1013_p3));

assign add_ln124_50_fu_1035_p2 = ($signed(sext_ln124_49_fu_1021_p1) + $signed(sext_ln124_50_fu_1025_p1));

assign add_ln124_51_fu_1099_p0 = A_43_q0;

assign add_ln124_51_fu_1099_p2 = ($signed(add_ln124_51_fu_1099_p0) + $signed(select_ln124_50_fu_1083_p3));

assign add_ln124_52_fu_1105_p2 = ($signed(sext_ln124_51_fu_1091_p1) + $signed(sext_ln124_52_fu_1095_p1));

assign add_ln124_53_fu_1169_p0 = A_44_q0;

assign add_ln124_53_fu_1169_p2 = ($signed(add_ln124_53_fu_1169_p0) + $signed(select_ln124_52_fu_1153_p3));

assign add_ln124_54_fu_1175_p2 = ($signed(sext_ln124_53_fu_1161_p1) + $signed(sext_ln124_54_fu_1165_p1));

assign add_ln124_55_fu_1239_p0 = A_45_q0;

assign add_ln124_55_fu_1239_p2 = ($signed(add_ln124_55_fu_1239_p0) + $signed(select_ln124_54_fu_1223_p3));

assign add_ln124_56_fu_1245_p2 = ($signed(sext_ln124_55_fu_1231_p1) + $signed(sext_ln124_56_fu_1235_p1));

assign add_ln124_57_fu_1309_p0 = A_46_q0;

assign add_ln124_57_fu_1309_p2 = ($signed(add_ln124_57_fu_1309_p0) + $signed(select_ln124_56_fu_1293_p3));

assign add_ln124_58_fu_1315_p2 = ($signed(sext_ln124_57_fu_1301_p1) + $signed(sext_ln124_58_fu_1305_p1));

assign add_ln124_59_fu_1379_p0 = A_47_q0;

assign add_ln124_59_fu_1379_p2 = ($signed(add_ln124_59_fu_1379_p0) + $signed(select_ln124_58_fu_1363_p3));

assign add_ln124_60_fu_1385_p2 = ($signed(sext_ln124_59_fu_1371_p1) + $signed(sext_ln124_60_fu_1375_p1));

assign add_ln124_61_fu_1449_p0 = A_48_q0;

assign add_ln124_61_fu_1449_p2 = ($signed(add_ln124_61_fu_1449_p0) + $signed(select_ln124_60_fu_1433_p3));

assign add_ln124_62_fu_1455_p2 = ($signed(sext_ln124_61_fu_1441_p1) + $signed(sext_ln124_62_fu_1445_p1));

assign add_ln124_fu_400_p1 = empty_fu_96;

assign add_ln124_fu_400_p2 = ($signed(A_33_load_reg_1638) + $signed(add_ln124_fu_400_p1));

assign and_ln124_16_fu_503_p2 = (xor_ln124_33_fu_497_p2 & tmp_728_fu_489_p3);

assign and_ln124_17_fu_573_p2 = (xor_ln124_35_fu_567_p2 & tmp_730_fu_559_p3);

assign and_ln124_18_fu_643_p2 = (xor_ln124_37_fu_637_p2 & tmp_732_fu_629_p3);

assign and_ln124_19_fu_713_p2 = (xor_ln124_39_fu_707_p2 & tmp_734_fu_699_p3);

assign and_ln124_20_fu_783_p2 = (xor_ln124_41_fu_777_p2 & tmp_736_fu_769_p3);

assign and_ln124_21_fu_853_p2 = (xor_ln124_43_fu_847_p2 & tmp_738_fu_839_p3);

assign and_ln124_22_fu_923_p2 = (xor_ln124_45_fu_917_p2 & tmp_740_fu_909_p3);

assign and_ln124_23_fu_993_p2 = (xor_ln124_47_fu_987_p2 & tmp_742_fu_979_p3);

assign and_ln124_24_fu_1063_p2 = (xor_ln124_49_fu_1057_p2 & tmp_744_fu_1049_p3);

assign and_ln124_25_fu_1133_p2 = (xor_ln124_51_fu_1127_p2 & tmp_746_fu_1119_p3);

assign and_ln124_26_fu_1203_p2 = (xor_ln124_53_fu_1197_p2 & tmp_748_fu_1189_p3);

assign and_ln124_27_fu_1273_p2 = (xor_ln124_55_fu_1267_p2 & tmp_750_fu_1259_p3);

assign and_ln124_28_fu_1343_p2 = (xor_ln124_57_fu_1337_p2 & tmp_752_fu_1329_p3);

assign and_ln124_29_fu_1413_p2 = (xor_ln124_59_fu_1407_p2 & tmp_754_fu_1399_p3);

assign and_ln124_30_fu_1483_p2 = (xor_ln124_61_fu_1477_p2 & tmp_756_fu_1469_p3);

assign and_ln124_fu_433_p2 = (xor_ln124_fu_427_p2 & tmp_726_fu_419_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln121_2_fu_346_p4 = {{ap_sig_allocacmp_j_6[5:4]}};

assign p_out = empty_fu_96;

assign select_ln124_32_fu_453_p3 = ((xor_ln124_32_fu_439_p2[0:0] == 1'b1) ? select_ln124_fu_445_p3 : add_ln124_fu_400_p2);

assign select_ln124_33_fu_515_p3 = ((and_ln124_16_fu_503_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_34_fu_523_p3 = ((xor_ln124_34_fu_509_p2[0:0] == 1'b1) ? select_ln124_33_fu_515_p3 : add_ln124_33_fu_469_p2);

assign select_ln124_35_fu_585_p3 = ((and_ln124_17_fu_573_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_36_fu_593_p3 = ((xor_ln124_36_fu_579_p2[0:0] == 1'b1) ? select_ln124_35_fu_585_p3 : add_ln124_35_fu_539_p2);

assign select_ln124_37_fu_655_p3 = ((and_ln124_18_fu_643_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_38_fu_663_p3 = ((xor_ln124_38_fu_649_p2[0:0] == 1'b1) ? select_ln124_37_fu_655_p3 : add_ln124_37_fu_609_p2);

assign select_ln124_39_fu_725_p3 = ((and_ln124_19_fu_713_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_40_fu_733_p3 = ((xor_ln124_40_fu_719_p2[0:0] == 1'b1) ? select_ln124_39_fu_725_p3 : add_ln124_39_fu_679_p2);

assign select_ln124_41_fu_795_p3 = ((and_ln124_20_fu_783_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_42_fu_803_p3 = ((xor_ln124_42_fu_789_p2[0:0] == 1'b1) ? select_ln124_41_fu_795_p3 : add_ln124_41_fu_749_p2);

assign select_ln124_43_fu_865_p3 = ((and_ln124_21_fu_853_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_44_fu_873_p3 = ((xor_ln124_44_fu_859_p2[0:0] == 1'b1) ? select_ln124_43_fu_865_p3 : add_ln124_43_fu_819_p2);

assign select_ln124_45_fu_935_p3 = ((and_ln124_22_fu_923_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_46_fu_943_p3 = ((xor_ln124_46_fu_929_p2[0:0] == 1'b1) ? select_ln124_45_fu_935_p3 : add_ln124_45_fu_889_p2);

assign select_ln124_47_fu_1005_p3 = ((and_ln124_23_fu_993_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_48_fu_1013_p3 = ((xor_ln124_48_fu_999_p2[0:0] == 1'b1) ? select_ln124_47_fu_1005_p3 : add_ln124_47_fu_959_p2);

assign select_ln124_49_fu_1075_p3 = ((and_ln124_24_fu_1063_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_50_fu_1083_p3 = ((xor_ln124_50_fu_1069_p2[0:0] == 1'b1) ? select_ln124_49_fu_1075_p3 : add_ln124_49_fu_1029_p2);

assign select_ln124_51_fu_1145_p3 = ((and_ln124_25_fu_1133_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_52_fu_1153_p3 = ((xor_ln124_52_fu_1139_p2[0:0] == 1'b1) ? select_ln124_51_fu_1145_p3 : add_ln124_51_fu_1099_p2);

assign select_ln124_53_fu_1215_p3 = ((and_ln124_26_fu_1203_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_54_fu_1223_p3 = ((xor_ln124_54_fu_1209_p2[0:0] == 1'b1) ? select_ln124_53_fu_1215_p3 : add_ln124_53_fu_1169_p2);

assign select_ln124_55_fu_1285_p3 = ((and_ln124_27_fu_1273_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_56_fu_1293_p3 = ((xor_ln124_56_fu_1279_p2[0:0] == 1'b1) ? select_ln124_55_fu_1285_p3 : add_ln124_55_fu_1239_p2);

assign select_ln124_57_fu_1355_p3 = ((and_ln124_28_fu_1343_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_58_fu_1363_p3 = ((xor_ln124_58_fu_1349_p2[0:0] == 1'b1) ? select_ln124_57_fu_1355_p3 : add_ln124_57_fu_1309_p2);

assign select_ln124_59_fu_1425_p3 = ((and_ln124_29_fu_1413_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_60_fu_1433_p3 = ((xor_ln124_60_fu_1419_p2[0:0] == 1'b1) ? select_ln124_59_fu_1425_p3 : add_ln124_59_fu_1379_p2);

assign select_ln124_61_fu_1495_p3 = ((and_ln124_30_fu_1483_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_62_fu_1503_p3 = ((xor_ln124_62_fu_1489_p2[0:0] == 1'b1) ? select_ln124_61_fu_1495_p3 : add_ln124_61_fu_1449_p2);

assign select_ln124_fu_445_p3 = ((and_ln124_fu_433_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln124_32_fu_397_p1 = A_33_load_reg_1638;

assign sext_ln124_33_fu_461_p1 = select_ln124_32_fu_453_p3;

assign sext_ln124_34_fu_465_p0 = A_34_q0;

assign sext_ln124_34_fu_465_p1 = sext_ln124_34_fu_465_p0;

assign sext_ln124_35_fu_531_p1 = select_ln124_34_fu_523_p3;

assign sext_ln124_36_fu_535_p0 = A_35_q0;

assign sext_ln124_36_fu_535_p1 = sext_ln124_36_fu_535_p0;

assign sext_ln124_37_fu_601_p1 = select_ln124_36_fu_593_p3;

assign sext_ln124_38_fu_605_p0 = A_36_q0;

assign sext_ln124_38_fu_605_p1 = sext_ln124_38_fu_605_p0;

assign sext_ln124_39_fu_671_p1 = select_ln124_38_fu_663_p3;

assign sext_ln124_40_fu_675_p0 = A_37_q0;

assign sext_ln124_40_fu_675_p1 = sext_ln124_40_fu_675_p0;

assign sext_ln124_41_fu_741_p1 = select_ln124_40_fu_733_p3;

assign sext_ln124_42_fu_745_p0 = A_38_q0;

assign sext_ln124_42_fu_745_p1 = sext_ln124_42_fu_745_p0;

assign sext_ln124_43_fu_811_p1 = select_ln124_42_fu_803_p3;

assign sext_ln124_44_fu_815_p0 = A_39_q0;

assign sext_ln124_44_fu_815_p1 = sext_ln124_44_fu_815_p0;

assign sext_ln124_45_fu_881_p1 = select_ln124_44_fu_873_p3;

assign sext_ln124_46_fu_885_p0 = A_40_q0;

assign sext_ln124_46_fu_885_p1 = sext_ln124_46_fu_885_p0;

assign sext_ln124_47_fu_951_p1 = select_ln124_46_fu_943_p3;

assign sext_ln124_48_fu_955_p0 = A_41_q0;

assign sext_ln124_48_fu_955_p1 = sext_ln124_48_fu_955_p0;

assign sext_ln124_49_fu_1021_p1 = select_ln124_48_fu_1013_p3;

assign sext_ln124_50_fu_1025_p0 = A_42_q0;

assign sext_ln124_50_fu_1025_p1 = sext_ln124_50_fu_1025_p0;

assign sext_ln124_51_fu_1091_p1 = select_ln124_50_fu_1083_p3;

assign sext_ln124_52_fu_1095_p0 = A_43_q0;

assign sext_ln124_52_fu_1095_p1 = sext_ln124_52_fu_1095_p0;

assign sext_ln124_53_fu_1161_p1 = select_ln124_52_fu_1153_p3;

assign sext_ln124_54_fu_1165_p0 = A_44_q0;

assign sext_ln124_54_fu_1165_p1 = sext_ln124_54_fu_1165_p0;

assign sext_ln124_55_fu_1231_p1 = select_ln124_54_fu_1223_p3;

assign sext_ln124_56_fu_1235_p0 = A_45_q0;

assign sext_ln124_56_fu_1235_p1 = sext_ln124_56_fu_1235_p0;

assign sext_ln124_57_fu_1301_p1 = select_ln124_56_fu_1293_p3;

assign sext_ln124_58_fu_1305_p0 = A_46_q0;

assign sext_ln124_58_fu_1305_p1 = sext_ln124_58_fu_1305_p0;

assign sext_ln124_59_fu_1371_p1 = select_ln124_58_fu_1363_p3;

assign sext_ln124_60_fu_1375_p0 = A_47_q0;

assign sext_ln124_60_fu_1375_p1 = sext_ln124_60_fu_1375_p0;

assign sext_ln124_61_fu_1441_p1 = select_ln124_60_fu_1433_p3;

assign sext_ln124_62_fu_1445_p0 = A_48_q0;

assign sext_ln124_62_fu_1445_p1 = sext_ln124_62_fu_1445_p0;

assign sext_ln124_fu_393_p0 = empty_fu_96;

assign sext_ln124_fu_393_p1 = sext_ln124_fu_393_p0;

assign tmp_724_fu_356_p4 = {{i_1[7:2]}};

assign tmp_725_fu_411_p3 = add_ln124_32_fu_405_p2[32'd24];

assign tmp_726_fu_419_p3 = add_ln124_fu_400_p2[32'd23];

assign tmp_727_fu_481_p3 = add_ln124_34_fu_475_p2[32'd24];

assign tmp_728_fu_489_p3 = add_ln124_33_fu_469_p2[32'd23];

assign tmp_729_fu_551_p3 = add_ln124_36_fu_545_p2[32'd24];

assign tmp_730_fu_559_p3 = add_ln124_35_fu_539_p2[32'd23];

assign tmp_731_fu_621_p3 = add_ln124_38_fu_615_p2[32'd24];

assign tmp_732_fu_629_p3 = add_ln124_37_fu_609_p2[32'd23];

assign tmp_733_fu_691_p3 = add_ln124_40_fu_685_p2[32'd24];

assign tmp_734_fu_699_p3 = add_ln124_39_fu_679_p2[32'd23];

assign tmp_735_fu_761_p3 = add_ln124_42_fu_755_p2[32'd24];

assign tmp_736_fu_769_p3 = add_ln124_41_fu_749_p2[32'd23];

assign tmp_737_fu_831_p3 = add_ln124_44_fu_825_p2[32'd24];

assign tmp_738_fu_839_p3 = add_ln124_43_fu_819_p2[32'd23];

assign tmp_739_fu_901_p3 = add_ln124_46_fu_895_p2[32'd24];

assign tmp_740_fu_909_p3 = add_ln124_45_fu_889_p2[32'd23];

assign tmp_741_fu_971_p3 = add_ln124_48_fu_965_p2[32'd24];

assign tmp_742_fu_979_p3 = add_ln124_47_fu_959_p2[32'd23];

assign tmp_743_fu_1041_p3 = add_ln124_50_fu_1035_p2[32'd24];

assign tmp_744_fu_1049_p3 = add_ln124_49_fu_1029_p2[32'd23];

assign tmp_745_fu_1111_p3 = add_ln124_52_fu_1105_p2[32'd24];

assign tmp_746_fu_1119_p3 = add_ln124_51_fu_1099_p2[32'd23];

assign tmp_747_fu_1181_p3 = add_ln124_54_fu_1175_p2[32'd24];

assign tmp_748_fu_1189_p3 = add_ln124_53_fu_1169_p2[32'd23];

assign tmp_749_fu_1251_p3 = add_ln124_56_fu_1245_p2[32'd24];

assign tmp_750_fu_1259_p3 = add_ln124_55_fu_1239_p2[32'd23];

assign tmp_751_fu_1321_p3 = add_ln124_58_fu_1315_p2[32'd24];

assign tmp_752_fu_1329_p3 = add_ln124_57_fu_1309_p2[32'd23];

assign tmp_753_fu_1391_p3 = add_ln124_60_fu_1385_p2[32'd24];

assign tmp_754_fu_1399_p3 = add_ln124_59_fu_1379_p2[32'd23];

assign tmp_755_fu_1461_p3 = add_ln124_62_fu_1455_p2[32'd24];

assign tmp_756_fu_1469_p3 = add_ln124_61_fu_1449_p2[32'd23];

assign tmp_fu_338_p3 = ap_sig_allocacmp_j_6[32'd6];

assign tmp_s_fu_366_p3 = {{tmp_724_fu_356_p4}, {lshr_ln121_2_fu_346_p4}};

assign xor_ln124_32_fu_439_p2 = (tmp_726_fu_419_p3 ^ tmp_725_fu_411_p3);

assign xor_ln124_33_fu_497_p2 = (tmp_727_fu_481_p3 ^ 1'd1);

assign xor_ln124_34_fu_509_p2 = (tmp_728_fu_489_p3 ^ tmp_727_fu_481_p3);

assign xor_ln124_35_fu_567_p2 = (tmp_729_fu_551_p3 ^ 1'd1);

assign xor_ln124_36_fu_579_p2 = (tmp_730_fu_559_p3 ^ tmp_729_fu_551_p3);

assign xor_ln124_37_fu_637_p2 = (tmp_731_fu_621_p3 ^ 1'd1);

assign xor_ln124_38_fu_649_p2 = (tmp_732_fu_629_p3 ^ tmp_731_fu_621_p3);

assign xor_ln124_39_fu_707_p2 = (tmp_733_fu_691_p3 ^ 1'd1);

assign xor_ln124_40_fu_719_p2 = (tmp_734_fu_699_p3 ^ tmp_733_fu_691_p3);

assign xor_ln124_41_fu_777_p2 = (tmp_735_fu_761_p3 ^ 1'd1);

assign xor_ln124_42_fu_789_p2 = (tmp_736_fu_769_p3 ^ tmp_735_fu_761_p3);

assign xor_ln124_43_fu_847_p2 = (tmp_737_fu_831_p3 ^ 1'd1);

assign xor_ln124_44_fu_859_p2 = (tmp_738_fu_839_p3 ^ tmp_737_fu_831_p3);

assign xor_ln124_45_fu_917_p2 = (tmp_739_fu_901_p3 ^ 1'd1);

assign xor_ln124_46_fu_929_p2 = (tmp_740_fu_909_p3 ^ tmp_739_fu_901_p3);

assign xor_ln124_47_fu_987_p2 = (tmp_741_fu_971_p3 ^ 1'd1);

assign xor_ln124_48_fu_999_p2 = (tmp_742_fu_979_p3 ^ tmp_741_fu_971_p3);

assign xor_ln124_49_fu_1057_p2 = (tmp_743_fu_1041_p3 ^ 1'd1);

assign xor_ln124_50_fu_1069_p2 = (tmp_744_fu_1049_p3 ^ tmp_743_fu_1041_p3);

assign xor_ln124_51_fu_1127_p2 = (tmp_745_fu_1111_p3 ^ 1'd1);

assign xor_ln124_52_fu_1139_p2 = (tmp_746_fu_1119_p3 ^ tmp_745_fu_1111_p3);

assign xor_ln124_53_fu_1197_p2 = (tmp_747_fu_1181_p3 ^ 1'd1);

assign xor_ln124_54_fu_1209_p2 = (tmp_748_fu_1189_p3 ^ tmp_747_fu_1181_p3);

assign xor_ln124_55_fu_1267_p2 = (tmp_749_fu_1251_p3 ^ 1'd1);

assign xor_ln124_56_fu_1279_p2 = (tmp_750_fu_1259_p3 ^ tmp_749_fu_1251_p3);

assign xor_ln124_57_fu_1337_p2 = (tmp_751_fu_1321_p3 ^ 1'd1);

assign xor_ln124_58_fu_1349_p2 = (tmp_752_fu_1329_p3 ^ tmp_751_fu_1321_p3);

assign xor_ln124_59_fu_1407_p2 = (tmp_753_fu_1391_p3 ^ 1'd1);

assign xor_ln124_60_fu_1419_p2 = (tmp_754_fu_1399_p3 ^ tmp_753_fu_1391_p3);

assign xor_ln124_61_fu_1477_p2 = (tmp_755_fu_1461_p3 ^ 1'd1);

assign xor_ln124_62_fu_1489_p2 = (tmp_756_fu_1469_p3 ^ tmp_755_fu_1461_p3);

assign xor_ln124_fu_427_p2 = (tmp_725_fu_411_p3 ^ 1'd1);

assign zext_ln124_fu_374_p1 = tmp_s_fu_366_p3;

always @ (posedge ap_clk) begin
    zext_ln124_reg_1539[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_53
