{"vcs1":{"timestamp_begin":1731743947.591505014, "rt":1.78, "ut":0.60, "st":0.22}}
{"vcselab":{"timestamp_begin":1731743949.444264195, "rt":0.96, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1731743950.477022512, "rt":0.36, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731743946.928660228}
{"VCS_COMP_START_TIME": 1731743946.928660228}
{"VCS_COMP_END_TIME": 1731743953.094066895}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231544}}
