{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653281529761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653281529773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 11:52:09 2022 " "Processing started: Mon May 23 11:52:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653281529773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281529773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281529773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653281530936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653281530936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.sv(13) " "Verilog HDL information at Timer.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Timer.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653281542256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281542271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281542271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sev_Seg_Display " "Found entity 1: Sev_Seg_Display" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sev_Seg_Display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281542297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281542297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sec_Decoder " "Found entity 1: Sec_Decoder" {  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281542318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281542318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lap_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file lap_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lap_Register " "Found entity 1: Lap_Register" {  } { { "Lap_Register.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Lap_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281542344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281542344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281542370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281542370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281542384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281542384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stopwatch " "Elaborating entity \"Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653281542589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Stopwatch_Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:Stopwatch_Controller\"" {  } { { "Stopwatch.sv" "Stopwatch_Controller" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281542616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(31) " "Verilog HDL assignment warning at Controller.sv(31): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542661 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(40) " "Verilog HDL assignment warning at Controller.sv(40): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(41) " "Verilog HDL assignment warning at Controller.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(45) " "Verilog HDL assignment warning at Controller.sv(45): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(46) " "Verilog HDL assignment warning at Controller.sv(46): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(47) " "Verilog HDL assignment warning at Controller.sv(47): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(51) " "Verilog HDL assignment warning at Controller.sv(51): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(52) " "Verilog HDL assignment warning at Controller.sv(52): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(53) " "Verilog HDL assignment warning at Controller.sv(53): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(55) " "Verilog HDL assignment warning at Controller.sv(55): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542662 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(56) " "Verilog HDL assignment warning at Controller.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542663 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:Stopwatch_Timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:Stopwatch_Timer\"" {  } { { "Stopwatch.sv" "Stopwatch_Timer" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281542668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lap_Register Lap_Register:Lap_Reg " "Elaborating entity \"Lap_Register\" for hierarchy \"Lap_Register:Lap_Reg\"" {  } { { "Stopwatch.sv" "Lap_Reg" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281542699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sec_Decoder Sec_Decoder:Current_Sec_Decoder " "Elaborating entity \"Sec_Decoder\" for hierarchy \"Sec_Decoder:Current_Sec_Decoder\"" {  } { { "Stopwatch.sv" "Current_Sec_Decoder" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281542725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 Sec_Decoder.sv(7) " "Verilog HDL assignment warning at Sec_Decoder.sv(7): truncated value with size 6 to match size of target (3)" {  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542743 "|Stopwatch|Sec_Decoder:Current_Sec_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Sec_Decoder.sv(8) " "Verilog HDL assignment warning at Sec_Decoder.sv(8): truncated value with size 6 to match size of target (4)" {  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653281542743 "|Stopwatch|Sec_Decoder:Current_Sec_Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sev_Seg_Display Sev_Seg_Display:Sec_Display " "Elaborating entity \"Sev_Seg_Display\" for hierarchy \"Sev_Seg_Display:Sec_Display\"" {  } { { "Stopwatch.sv" "Sec_Display" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281542750 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sec_Decoder:Lap_Sec_Decoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sec_Decoder:Lap_Sec_Decoder\|Div0\"" {  } { { "Sec_Decoder.sv" "Div0" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653281543400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sec_Decoder:Lap_Sec_Decoder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sec_Decoder:Lap_Sec_Decoder\|Mod0\"" {  } { { "Sec_Decoder.sv" "Mod0" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653281543400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sec_Decoder:Current_Sec_Decoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sec_Decoder:Current_Sec_Decoder\|Div0\"" {  } { { "Sec_Decoder.sv" "Div0" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653281543400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sec_Decoder:Current_Sec_Decoder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sec_Decoder:Current_Sec_Decoder\|Mod0\"" {  } { { "Sec_Decoder.sv" "Mod0" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653281543400 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653281543400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Div0\"" {  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281543591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Div0 " "Instantiated megafunction \"Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543592 ""}  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653281543592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281543693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281543693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281543736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281543736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281543787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281543787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Mod0\"" {  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281543845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Mod0 " "Instantiated megafunction \"Sec_Decoder:Lap_Sec_Decoder\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653281543846 ""}  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653281543846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653281543939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281543939 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653281544227 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[7\]\[7\] VCC " "Pin \"HEX\[7\]\[7\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[7][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[6\]\[7\] VCC " "Pin \"HEX\[6\]\[7\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[6][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[0\] VCC " "Pin \"HEX\[5\]\[0\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[1\] VCC " "Pin \"HEX\[5\]\[1\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[2\] VCC " "Pin \"HEX\[5\]\[2\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[3\] VCC " "Pin \"HEX\[5\]\[3\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[4\] VCC " "Pin \"HEX\[5\]\[4\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[5\] VCC " "Pin \"HEX\[5\]\[5\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[6\] VCC " "Pin \"HEX\[5\]\[6\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[7\] GND " "Pin \"HEX\[5\]\[7\]\" is stuck at GND" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[5][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\]\[7\] VCC " "Pin \"HEX\[4\]\[7\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\]\[7\] VCC " "Pin \"HEX\[3\]\[7\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\]\[7\] VCC " "Pin \"HEX\[2\]\[7\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[0\] VCC " "Pin \"HEX\[1\]\[0\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[1\] VCC " "Pin \"HEX\[1\]\[1\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[2\] VCC " "Pin \"HEX\[1\]\[2\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[3\] VCC " "Pin \"HEX\[1\]\[3\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[4\] VCC " "Pin \"HEX\[1\]\[4\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[5\] VCC " "Pin \"HEX\[1\]\[5\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[6\] VCC " "Pin \"HEX\[1\]\[6\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[7\] GND " "Pin \"HEX\[1\]\[7\]\" is stuck at GND" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\]\[7\] VCC " "Pin \"HEX\[0\]\[7\]\" is stuck at VCC" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653281544320 "|Stopwatch|HEX[0][7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653281544320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653281544439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/output_files/Stopwatch.map.smsg " "Generated suppressed messages file C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/output_files/Stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281544978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653281545280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653281545280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653281545528 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653281545528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653281545528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653281545528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653281545584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 11:52:25 2022 " "Processing ended: Mon May 23 11:52:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653281545584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653281545584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653281545584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653281545584 ""}
