
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006377                       # Number of seconds simulated (Second)
simTicks                                   6377296653                       # Number of ticks simulated (Tick)
finalTick                                  6377296653                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     59.58                       # Real time elapsed on the host (Second)
hostTickRate                                107034182                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     806796                       # Number of bytes of host memory used (Byte)
simInsts                                     43971339                       # Number of instructions simulated (Count)
simOps                                       43971666                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   737993                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     737997                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        19009132                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       24465218                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   67373                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      24668142                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  4578                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              252540                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           218831                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               1023                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           18920990                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.303745                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.940186                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 10654418     56.31%     56.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  2424660     12.81%     69.12% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  1663677      8.79%     77.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1263741      6.68%     84.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1090430      5.76%     90.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   858747      4.54%     94.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   516527      2.73%     97.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   220032      1.16%     98.79% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   228758      1.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             18920990                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  50374      7.80%      7.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                    37      0.01%      7.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      3      0.00%      7.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                 1022      0.16%      7.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      7.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                 2053      0.32%      8.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult               68867     10.67%     18.95% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc           168626     26.12%     45.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                 5125      0.79%     45.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc               14253      2.21%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     48.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 18721      2.90%     50.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                54071      8.37%     59.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           250128     38.74%     98.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           12410      1.92%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        66116      0.27%      0.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     11701757     47.44%     47.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       132007      0.54%     48.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1330      0.01%     48.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      1550541      6.29%     54.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp       185481      0.75%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt       797479      3.23%     58.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult      1245450      5.05%     63.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc      1067141      4.33%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv        66274      0.27%     68.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc       338054      1.37%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2121100      8.60%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1262164      5.12%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      2871835     11.64%     94.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1261413      5.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      24668142                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.297700                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             645690                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.026175                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                49613609                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               15426744                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       15263632                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 19293933                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 9358711                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         9125830                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   15341564                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     9906152                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         24634683                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      4977785                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    33459                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           7500303                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       2628668                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2522518                       # Number of stores executed (Count)
system.cpu0.numRate                          1.295939                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            594                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          88142                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      141910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                   24279915                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24280050                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.782916                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.782916                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.277276                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.277276                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  22253452                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 12170406                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   11378062                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                   7536109                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                 18259049                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                 5236838                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       4773045                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2541527                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       825813                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       365407                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                2673337                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          1666963                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            13607                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1423237                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1421058                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998469                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 463170                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                11                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups            474                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               123                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             351                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          136                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         242357                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          66350                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            13091                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     18885007                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.285679                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.370753                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       12520021     66.30%     66.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1403195      7.43%     73.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1332551      7.06%     80.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1187508      6.29%     87.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         435934      2.31%     89.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         209023      1.11%     90.49% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         225603      1.19%     91.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          62616      0.33%     92.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1508556      7.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     18885007                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            24279915                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24280050                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    7221779                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      4709199                       # Number of loads committed (Count)
system.cpu0.commit.amos                           141                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        269                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   2613693                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                   9097405                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   19943543                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               459947                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        66061      0.27%      0.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     11622473     47.87%     48.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       131718      0.54%     48.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1181      0.00%     48.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      1549869      6.38%     55.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp       183887      0.76%     55.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt       791386      3.26%     59.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult      1242105      5.12%     64.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc      1066472      4.39%     68.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv        65794      0.27%     68.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc       337325      1.39%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2107455      8.68%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1253757      5.16%     84.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      2601885     10.72%     94.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1258682      5.18%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24280050                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1508556                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      6008272                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          6008272                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      6008272                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         6008272                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       256498                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         256498                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       256498                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        256498                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  10550944717                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  10550944717                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  10550944717                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  10550944717                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      6264770                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      6264770                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      6264770                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      6264770                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.040943                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.040943                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.040943                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.040943                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 41134.608133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 41134.608133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 41134.608133                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 41134.608133                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       614365                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          281                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        19861                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     30.933236                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    93.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        62587                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            62587                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       185251                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       185251                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       185251                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       185251                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data        71247                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        71247                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data        71247                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        71247                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   3799875200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   3799875200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   3799875200                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   3799875200                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.011373                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.011373                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.011373                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.011373                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 53333.827389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 53333.827389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 53333.827389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 53333.827389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                 70639                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data           72                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           72                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data           47                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           47                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data      1227438                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      1227438                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data          119                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total          119                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.394958                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.394958                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 26115.702128                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 26115.702128                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data           18                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           18                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data           29                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total           29                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data       879453                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       879453                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.243697                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.243697                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 30325.965517                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 30325.965517                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data      3620591                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        3620591                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       131834                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       131834                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   1584369045                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   1584369045                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      3752425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      3752425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.035133                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.035133                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 12017.909227                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 12017.909227                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       106092                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       106092                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        25742                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        25742                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    332575425                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    332575425                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.006860                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.006860                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 12919.564331                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 12919.564331                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.missLatency::cpu0.data       109224                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.missLatency::total       109224                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::cpu0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::cpu0.data       107226                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::total       107226                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data           63                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           63                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data           25                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total           25                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data       441225                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total       441225                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data           88                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           88                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.284091                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.284091                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data        17649                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total        17649                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data       426573                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total       426573                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.284091                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.284091                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 17062.920000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 17062.920000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          114                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            114                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data           27                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total           27                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data       942723                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total       942723                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data          141                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total          141                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.191489                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.191489                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data 34915.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 34915.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data           21                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total           21                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data       924741                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total       924741                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.148936                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.148936                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data 44035.285714                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 44035.285714                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2387681                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2387681                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       124664                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       124664                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   8966575672                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   8966575672                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2512345                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2512345                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.049621                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.049621                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 71925.942309                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 71925.942309                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data        79159                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        79159                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        45505                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        45505                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   3467299775                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   3467299775                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.018113                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.018113                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 76196.017471                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 76196.017471                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          509.487620                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6079879                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             71248                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             85.334030                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             274059                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   509.487620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.995093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.995093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          399                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          50192192                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         50192192                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2260963                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             12252004                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4141217                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               252778                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 14028                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1407134                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  539                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              24682876                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2212                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           2794806                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      24804955                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    2673337                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1884351                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     16111521                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  29090                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles           11                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  2769212                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 7620                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          18920990                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.310994                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.627110                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                14104213     74.54%     74.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  549239      2.90%     77.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  658410      3.48%     80.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  331086      1.75%     82.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  834683      4.41%     87.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  193823      1.02%     88.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   72791      0.38%     88.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  212573      1.12%     89.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 1964172     10.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            18920990                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.140634                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.304897                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      2768254                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          2768254                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      2768254                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         2768254                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          958                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            958                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          958                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           958                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     74820770                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     74820770                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     74820770                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     74820770                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      2769212                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      2769212                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      2769212                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      2769212                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000346                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000346                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000346                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000346                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 78101.012526                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 78101.012526                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 78101.012526                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 78101.012526                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1946                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    129.733333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          202                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              202                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          253                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          253                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          253                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          253                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          705                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          705                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          705                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          705                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     56941667                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     56941667                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     56941667                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     56941667                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 80768.321986                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 80768.321986                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 80768.321986                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 80768.321986                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   202                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      2768254                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        2768254                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          958                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          958                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     74820770                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     74820770                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      2769212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      2769212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000346                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000346                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 78101.012526                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 78101.012526                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          253                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          253                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          705                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          705                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     56941667                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     56941667                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000255                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000255                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 80768.321986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 80768.321986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          403.061198                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             2768959                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               705                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3927.601418                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   403.061198                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.787229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.787229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          503                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          110                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          343                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          22154401                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         22154401                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    14028                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    100140                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  255706                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              24532591                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               21247                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 4773045                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2541527                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                66990                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    38724                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  201971                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           330                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          8085                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         5306                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               13391                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                24394747                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               24389462                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 15830574                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 21987520                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.283039                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.719980                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           16                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data        19984                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total           20000                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           16                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data        19984                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total          20000                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst          689                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data        51251                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         51940                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst          689                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data        51251                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        51940                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     56115828                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data   3581024724                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   3637140552                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     56115828                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data   3581024724                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   3637140552                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst          705                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data        71235                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total        71940                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst          705                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data        71235                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total        71940                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.977305                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.719464                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.721991                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.977305                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.719464                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.721991                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 81445.323657                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 69872.289789                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 70025.809626                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 81445.323657                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 69872.289789                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 70025.809626                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks         7475                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total            7475                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst          689                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data        51251                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        51940                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst          689                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data        51251                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        51940                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     51527088                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data   3239653104                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   3291180192                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     51527088                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data   3239653104                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   3291180192                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.977305                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.719464                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.721991                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.977305                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.719464                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.721991                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 74785.323657                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 63211.510097                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 63365.040277                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 74785.323657                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 63211.510097                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 63365.040277                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements                 7933                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.hits::cpu0.data            2                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            2                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.data            2                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total            2                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.data     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.data            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.data        59940                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total        59940                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.data        29970                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total        29970                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           16                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           16                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst          689                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          689                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     56115828                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     56115828                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst          705                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total          705                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.977305                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.977305                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 81445.323657                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 81445.323657                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst          689                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          689                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     51527088                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     51527088                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.977305                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.977305                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 74785.323657                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 74785.323657                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data         2038                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total         2038                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data        43426                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        43426                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data   3400771158                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   3400771158                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data        45464                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        45464                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.955173                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.955173                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 78311.867499                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 78311.867499                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data        43426                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        43426                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data   3111514038                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   3111514038                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.955173                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.955173                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 71650.947313                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 71650.947313                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        17946                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        17946                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data         7825                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total         7825                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data    180253566                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    180253566                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data        25771                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total        25771                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.303636                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.303636                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 23035.599489                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 23035.599489                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data         7825                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total         7825                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    128139066                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    128139066                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.303636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.303636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 16375.599489                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 16375.599489                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::cpu0.data       104229                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::total       104229                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu0.data        84249                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::total        84249                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.hits::cpu0.data            6                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::total            6                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::cpu0.data           19                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total           19                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::cpu0.data       362637                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total       362637                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::cpu0.data           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::cpu0.data     0.760000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total     0.760000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::cpu0.data 19086.157895                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 19086.157895                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::cpu0.data           19                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total           19                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::cpu0.data       256077                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total       256077                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::cpu0.data     0.760000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total     0.760000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu0.data 13477.736842                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total 13477.736842                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data            9                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            9                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data           56                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           56                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data      1197134                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total      1197134                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data           65                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total           65                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.861538                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.861538                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 21377.392857                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 21377.392857                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data           56                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           56                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data       864134                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total       864134                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.861538                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.861538                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 15430.964286                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 15430.964286                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          202                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          202                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          202                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          202                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks        62587                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total        62587                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks        62587                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total        62587                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       20977.179723                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             142881                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            46726                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             3.057848                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    10.461539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   346.746814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 20619.971370                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000319                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.010582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.629272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.640173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        26852                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          254                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         3228                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         4916                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        18454                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.819458                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          2332726                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         2332726                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     992420                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  63846                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 563                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                330                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 28947                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 19602                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           4709199                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             6.332176                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           43.415725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4566403     96.97%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               11942      0.25%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               63055      1.34%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                3392      0.07%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                1872      0.04%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                4280      0.09%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               27648      0.59%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                9783      0.21%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 905      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 769      0.02%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               653      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               445      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               336      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               485      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               402      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               756      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               319      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               481      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               378      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               390      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               379      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               356      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               506      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               369      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               676      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               394      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               594      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               321      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               467      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               467      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            9976      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             4709199                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      5251003                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 12291029.192285                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        21312                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     37939689                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6330037626                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     47259027                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 14028                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 2383669                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 445284                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles       7715697                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4260209                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              4102103                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              24627814                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   33                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                274046                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                   568                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               3681658                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           19897951                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   34354594                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                22196529                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 11544395                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             19613751                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  284200                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                  67073                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing              67094                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  1443717                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        41890486                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       49081040                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                24279915                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24280050                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp         26763                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty        70062                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          202                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict         8510                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         5105                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq           49                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp          115                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeFailReq            3                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeFailResp            6                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        52341                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        45503                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq          705                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq        54641                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1612                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       213654                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            215266                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        58048                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8585856                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total            8643904                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      49104                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic               499072                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       120781                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.011161                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.105053                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             119433     98.88%     98.88% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               1348      1.12%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         120781                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy      89395181                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy       704295                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy     71201061                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy       333999                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       142875                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests        70942                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         1348                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         1348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   54                       # Number of system calls (Count)
system.cpu1.numCycles                         3045745                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                        6658178                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     477                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                       6858384                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  3895                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               91345                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            71968                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                173                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            3028471                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.264636                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.153942                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   954743     31.53%     31.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   368254     12.16%     43.69% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   388239     12.82%     56.50% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   535619     17.69%     74.19% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   300904      9.94%     84.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   175498      5.79%     89.92% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   172588      5.70%     95.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                    70847      2.34%     97.96% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    61779      2.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              3028471                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    185      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                    44      0.02%      0.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      2      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 1024      0.41%      0.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                 2053      0.83%      1.34% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult               29503     11.93%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   603      0.24%     13.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  253      0.10%     13.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           200500     81.05%     94.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           13212      5.34%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          175      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      3277555     47.79%     47.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult          112      0.00%     47.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1223      0.02%     47.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       819200     11.94%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt        33475      0.49%     60.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult       737280     10.75%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead         5302      0.08%     71.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         3832      0.06%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      1260857     18.38%     89.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       719373     10.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total       6858384                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.251792                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             247379                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.036070                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                 9606089                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                3334160                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        3275858                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  7390424                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 3415858                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         3321660                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    3289111                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     3816477                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                          6833883                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      1253004                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    24501                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           1976161                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        665470                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      723157                       # Number of stores executed (Count)
system.cpu1.numRate                          2.243748                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            230                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          17274                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    16074827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                    6567237                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                      6567310                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.463779                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.463779                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              2.156201                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         2.156201                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                   6225201                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  2607403                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    3832329                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   2606173                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                  6505234                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                 1589184                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1044616                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       733756                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        35929                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        17891                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 691417                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           688725                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect             9104                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              501662                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                 500702                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998086                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    996                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            131                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                49                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              82                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          91117                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            304                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts             8894                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      3014120                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.178848                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.806175                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        1434010     47.58%     47.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         220942      7.33%     54.91% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         333391     11.06%     65.97% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         280053      9.29%     75.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         244380      8.11%     83.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          19952      0.66%     84.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          43045      1.43%     85.46% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7           2899      0.10%     85.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         435448     14.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      3014120                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             6567237                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted               6567310                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    1736435                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1015819                       # Number of loads committed (Count)
system.cpu1.commit.amos                            83                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        138                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    662302                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   3318728                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    5010583                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  569                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          138      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      3240368     49.34%     49.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult          106      0.00%     49.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         1079      0.02%     49.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       819200     12.47%     61.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     61.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt        32704      0.50%     62.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult       737280     11.23%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead         3680      0.06%     73.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite         3211      0.05%     73.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      1012222     15.41%     89.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       717322     10.92%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total      6567310                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       435448                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      1583548                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          1583548                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      1583548                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         1583548                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       158719                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         158719                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       158719                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        158719                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   3460288869                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   3460288869                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   3460288869                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   3460288869                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      1742267                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      1742267                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      1742267                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      1742267                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.091099                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.091099                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.091099                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.091099                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 21801.352510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 21801.352510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 21801.352510                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 21801.352510                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       634225                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets           16                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        20997                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     30.205506                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets           16                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        22470                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            22470                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       120475                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       120475                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       120475                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       120475                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        38244                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        38244                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        38244                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        38244                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   1133243542                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1133243542                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   1133243542                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1133243542                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.021951                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.021951                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.021951                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.021951                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 29631.930290                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 29631.930290                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 29631.930290                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 29631.930290                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                 37665                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data           29                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           29                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data           34                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           34                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data       717615                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total       717615                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data           63                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total           63                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.539683                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.539683                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 21106.323529                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 21106.323529                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data           15                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           15                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data           19                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total           19                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data       461538                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total       461538                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.301587                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.301587                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data 24291.473684                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 24291.473684                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data       888923                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         888923                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       132857                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       132857                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   2137414779                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   2137414779                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      1021780                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      1021780                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.130025                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.130025                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 16088.085528                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 16088.085528                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       107172                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       107172                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        25685                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        25685                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data    428151420                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total    428151420                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.025138                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.025138                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 16669.317500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 16669.317500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data        96903                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total        96903                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data        95571                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total        95571                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data           20                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           20                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data           21                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total           21                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data       453546                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total       453546                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data           41                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           41                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.512195                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.512195                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 21597.428571                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 21597.428571                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data           21                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total           21                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data       440892                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total       440892                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.512195                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.512195                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data 20994.857143                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total 20994.857143                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data           51                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total             51                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data           32                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total           32                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data      1034964                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total      1034964                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data           83                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total           83                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.385542                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.385542                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 32342.625000                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 32342.625000                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data           26                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total           26                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data      1013652                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total      1013652                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.313253                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.313253                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 38986.615385                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 38986.615385                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       694625                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        694625                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        25862                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        25862                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   1322874090                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1322874090                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data       720487                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       720487                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.035895                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.035895                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 51151.267883                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 51151.267883                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data        13303                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        13303                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        12559                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        12559                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    705092122                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    705092122                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.017431                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.017431                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 56142.377737                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 56142.377737                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse           81.716293                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             1621978                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             38251                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             42.403545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick         5343015636                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data    81.716293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.159602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.159602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          496                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          13977883                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         13977883                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  884606                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               856767                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1228776                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                49309                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  9013                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              490183                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  215                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts               6760485                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  898                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            901015                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       6815364                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     691417                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            501747                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      2118232                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  18446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                   889560                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 5608                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           3028471                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.250504                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.069232                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 1701161     56.17%     56.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                    9169      0.30%     56.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  358483     11.84%     68.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                   73392      2.42%     70.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  270137      8.92%     79.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                    5653      0.19%     79.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   39918      1.32%     81.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   43511      1.44%     82.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                  527047     17.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             3028471                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.227011                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       2.237667                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst       889153                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           889153                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       889153                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          889153                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          407                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            407                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          407                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           407                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     17119863                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     17119863                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     17119863                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     17119863                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst       889560                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       889560                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       889560                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       889560                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000458                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000458                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000458                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000458                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 42063.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 42063.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 42063.545455                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 42063.545455                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs           59                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            59                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                3                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           98                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           98                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          309                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          309                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          309                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          309                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     13636683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     13636683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     13636683                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     13636683                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 44131.660194                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 44131.660194                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 44131.660194                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 44131.660194                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     3                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       889153                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         889153                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          407                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          407                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     17119863                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     17119863                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       889560                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       889560                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000458                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000458                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 42063.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 42063.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           98                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           98                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          309                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          309                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     13636683                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     13636683                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 44131.660194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 44131.660194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse           37.975903                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              889462                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               309                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           2878.517799                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick         5342987997                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst    37.975903                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.074172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.074172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          306                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           65                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          198                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.597656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           7116789                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          7116789                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     9013                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     94014                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  202501                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts               6658655                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts               20466                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1044616                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 733756                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  283                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2327                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  196127                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            19                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          5809                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         3183                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                8992                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                 6601564                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                6597518                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  3909412                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                  5379828                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.166143                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.726680                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.inst            1                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.data        12410                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total           12411                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.inst            1                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data        12410                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total          12411                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          308                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data        25830                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         26138                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          308                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data        25830                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        26138                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     13318335                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data   1002248082                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   1015566417                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     13318335                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data   1002248082                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   1015566417                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          309                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data        38240                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total        38549                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          309                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data        38240                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total        38549                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst     0.996764                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.675471                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.678046                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst     0.996764                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.675471                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.678046                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 43241.347403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 38801.706620                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 38854.021616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 43241.347403                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 38801.706620                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 38854.021616                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          308                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data        25830                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        26138                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          308                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data        25830                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        26138                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     11267055                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data    830186982                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total    841454037                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     11267055                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data    830186982                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total    841454037                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst     0.996764                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.675471                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.678046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst     0.996764                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.675471                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.678046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 36581.347403                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 32140.417422                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 32192.747609                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 36581.347403                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 32140.417422                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 32192.747609                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements                    5                       # number of replacements (Count)
system.cpu1.l2cache.InvalidateReq.hits::cpu1.data            4                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total            4                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.hits::cpu1.inst            1                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total            1                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          308                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          308                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     13318335                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     13318335                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          309                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          309                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst     0.996764                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.996764                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 43241.347403                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 43241.347403                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          308                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          308                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     11267055                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     11267055                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst     0.996764                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.996764                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 36581.347403                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 36581.347403                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data         1747                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         1747                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data        10789                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total        10789                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data    675132525                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total    675132525                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data        12536                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        12536                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.860641                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.860641                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 62576.005654                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 62576.005654                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data        10789                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total        10789                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data    603244485                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total    603244485                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.860641                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.860641                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 55912.919177                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 55912.919177                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        10663                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        10663                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data        15041                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        15041                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data    327115557                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    327115557                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data        25704                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        25704                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.585162                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.585162                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 21748.258560                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 21748.258560                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data        15041                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        15041                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    226942497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    226942497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.585162                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.585162                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 15088.258560                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 15088.258560                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::cpu1.data        93573                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::total        93573                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu1.data        80253                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::total        80253                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.hits::cpu1.data            1                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.hits::total            1                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::cpu1.data           20                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::total           20                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.missLatency::cpu1.data       414918                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.missLatency::total       414918                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.accesses::cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total           21                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.missRate::cpu1.data     0.952381                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.missRate::total     0.952381                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::cpu1.data 20745.900000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::total 20745.900000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::cpu1.data           20                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::total           20                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::cpu1.data       295038                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::total       295038                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::cpu1.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::total     0.952381                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu1.data 14751.900000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14751.900000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data            2                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data           49                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total           49                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data      1017314                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total      1017314                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data           51                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total           51                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.960784                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.960784                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 20761.510204                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 20761.510204                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data           49                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total           49                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data       724274                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total       724274                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.960784                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.960784                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14781.102041                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14781.102041                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks            3                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total            3                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks            3                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total            3                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        22470                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        22470                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        22470                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        22470                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        1943.203109                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs              76300                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            22662                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             3.366870                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick        5342981004                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     0.198486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    37.954444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data  1905.050179                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.058138                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.059302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        16168                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1         3268                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        12116                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3          784                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.493408                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          1243350                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         1243350                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        430                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  28797                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 19                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 13140                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 20577                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1015819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            19.509574                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           93.170807                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                870156     85.66%     85.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                2809      0.28%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               33772      3.32%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                2009      0.20%     89.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                8640      0.85%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                7532      0.74%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               52773      5.20%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               17720      1.74%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                1064      0.10%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 792      0.08%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               728      0.07%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               524      0.05%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               597      0.06%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              1002      0.10%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               404      0.04%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               595      0.06%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               323      0.03%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               407      0.04%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               337      0.03%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               374      0.04%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               556      0.05%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               310      0.03%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               469      0.05%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               361      0.04%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               482      0.05%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               374      0.04%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               576      0.06%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               513      0.05%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               325      0.03%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               362      0.04%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            8933      0.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1015819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean      1106966                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 948039.534089                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        11655                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value      2408922                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6367333959                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED      9962694                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  9013                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  909595                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 313264                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         11552                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  1252188                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               532859                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts               6724424                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                  600                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 86966                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                   484                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                454755                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands            5313652                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   10023044                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                 6104830                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3878468                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps              5184979                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  128673                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    153                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                161                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   312885                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                         9235864                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       13331214                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 6567237                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   6567310                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp         26074                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate            2                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        22470                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean            3                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        15200                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4073                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq           46                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp           97                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeFailReq            6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeFailResp            6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        14979                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        12560                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          309                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq        32657                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq            4                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          621                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       114415                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            115036                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19968                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3891392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total            3911360                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      13572                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic                 5504                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples        52079                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.011867                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.108287                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0              51461     98.81%     98.81% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1                618      1.19%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total          52079                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy      40372919                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       308691                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy     38231730                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy        96570                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests        76293                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests        37746                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops          618                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops          618                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                         3047772                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                        6651458                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     413                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                       6851813                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  3836                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               89512                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            71402                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                149                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            3032366                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.259560                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.154926                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   961920     31.72%     31.72% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   366575     12.09%     43.81% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   387764     12.79%     56.60% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   534923     17.64%     74.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   300356      9.91%     84.14% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   175782      5.80%     89.94% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   172392      5.69%     95.63% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    70977      2.34%     97.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    61677      2.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              3032366                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                    175      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                    39      0.02%      0.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                 1024      0.41%      0.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                 2054      0.83%      1.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult               29504     11.91%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     13.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   442      0.18%     13.41% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  148      0.06%     13.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           201172     81.18%     94.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           13254      5.35%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          147      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      3273739     47.78%     47.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult          123      0.00%     47.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1196      0.02%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       819200     11.96%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt        33473      0.49%     60.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult       737280     10.76%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead         3535      0.05%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite         2701      0.04%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      1261047     18.40%     89.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       719372     10.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total       6851813                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.248138                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             247812                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.036167                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                 9596141                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                3324458                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        3269432                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  7391499                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 3416946                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         3321656                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    3282098                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     3817380                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                          6827194                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      1251408                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    24619                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           1973488                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                        664215                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      722080                       # Number of stores executed (Count)
system.cpu2.numRate                          2.240061                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            209                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          15406                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    16072420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                    6562297                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                      6562359                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              0.464437                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         0.464437                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              2.153146                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         2.153146                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                   6217346                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  2603137                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    3832328                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   2606231                       # Number of floating regfile writes (Count)
system.cpu2.miscRegfileReads                  6505277                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                 1589184                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       1043123                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       732785                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        35988                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        17973                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                 689468                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted           687365                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect             9009                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups              500933                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                 500036                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.998209                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    776                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 1                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups             69                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                15                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              54                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          89337                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            264                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             8823                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      3018342                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.174160                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.804753                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        1439227     47.68%     47.68% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         220713      7.31%     55.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         333343     11.04%     66.04% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         280081      9.28%     75.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         244196      8.09%     83.41% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          19776      0.66%     84.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          43008      1.42%     85.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           2979      0.10%     85.59% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         435019     14.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      3018342                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             6562297                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted               6562359                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    1734577                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      1014812                       # Number of loads committed (Count)
system.cpu2.commit.amos                            78                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        121                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                    661346                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   3318728                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                    5005668                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  469                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          121      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      3237296     49.33%     49.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult          118      0.00%     49.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1063      0.02%     49.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       819200     12.48%     61.83% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     61.83% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt        32704      0.50%     62.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult       737280     11.23%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead         2668      0.04%     73.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite         2365      0.04%     73.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1012222     15.42%     89.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       717322     10.93%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total      6562359                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       435019                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      1582772                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          1582772                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      1582772                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         1582772                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       157483                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         157483                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       157483                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        157483                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data   3463235370                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total   3463235370                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data   3463235370                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total   3463235370                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      1740255                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      1740255                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      1740255                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      1740255                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.090494                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.090494                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.090494                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.090494                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 21991.169650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 21991.169650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 21991.169650                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 21991.169650                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       640826                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets           28                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        20596                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     31.114100                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets           28                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        22298                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            22298                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data       119469                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       119469                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data       119469                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       119469                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data        38014                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total        38014                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data        38014                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total        38014                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   1141884550                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   1141884550                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   1141884550                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   1141884550                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.021844                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.021844                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.021844                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.021844                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 30038.526595                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 30038.526595                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 30038.526595                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 30038.526595                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                 37445                       # number of replacements (Count)
system.cpu2.dcache.LoadLockedReq.hits::cpu2.data           24                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           24                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::cpu2.data           27                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total           27                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::cpu2.data       624708                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total       624708                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::cpu2.data           51                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total           51                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::cpu2.data     0.529412                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.529412                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::cpu2.data 23137.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 23137.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::cpu2.data           14                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total           14                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::cpu2.data           13                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total           13                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::cpu2.data       386613                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total       386613                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::cpu2.data     0.254902                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.254902                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::cpu2.data 29739.461538                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total 29739.461538                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::cpu2.data       888661                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         888661                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       131946                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       131946                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data   2124647226                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total   2124647226                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      1020607                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      1020607                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.129282                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.129282                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 16102.399663                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 16102.399663                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data       106425                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       106425                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data        25521                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        25521                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data    426670236                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total    426670236                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.025006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.025006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 16718.398025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 16718.398025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.missLatency::cpu2.data        90243                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.missLatency::total        90243                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::cpu2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::cpu2.data        88911                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::total        88911                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::cpu2.data           17                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           17                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::cpu2.data           18                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total           18                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::cpu2.data       397935                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total       397935                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::cpu2.data           35                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           35                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::cpu2.data     0.514286                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.514286                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::cpu2.data 22107.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total 22107.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::cpu2.data           18                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total           18                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::cpu2.data       387279                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total       387279                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::cpu2.data     0.514286                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.514286                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::cpu2.data 21515.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total 21515.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.hits::cpu2.data           56                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.hits::total             56                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.misses::cpu2.data           22                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.misses::total           22                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.missLatency::cpu2.data       785880                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.missLatency::total       785880                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.accesses::cpu2.data           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.accesses::total           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.missRate::cpu2.data     0.282051                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.missRate::total     0.282051                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMissLatency::cpu2.data 35721.818182                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMissLatency::total 35721.818182                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.mshrHits::cpu2.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrMisses::cpu2.data           16                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMisses::total           16                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMissLatency::cpu2.data       771228                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissLatency::total       771228                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissRate::cpu2.data     0.205128                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.mshrMissRate::total     0.205128                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMshrMissLatency::cpu2.data 48201.750000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMshrMissLatency::total 48201.750000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data       694111                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        694111                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        25537                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        25537                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   1338588144                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   1338588144                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data       719648                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total       719648                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.035485                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.035485                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 52417.595802                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 52417.595802                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data        13044                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        13044                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        12493                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        12493                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    715214314                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    715214314                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.017360                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.017360                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 57249.204675                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 57249.204675                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse           81.704898                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             1620955                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs             38018                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             42.636514                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick         5344569747                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data    81.704898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.159580                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.159580                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          506                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13961370                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13961370                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  883186                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               863607                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  1228003                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                48639                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  8931                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              489626                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  191                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts               6752846                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  772                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            898268                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                       6806275                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                     689468                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches            500827                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      2124980                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                  18234                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.cacheLines                   888417                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 5613                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           3032366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.244596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.067645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 1707249     56.30%     56.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    8440      0.28%     56.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  358534     11.82%     68.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                   73118      2.41%     70.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  269883      8.90%     79.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                    5576      0.18%     79.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   39353      1.30%     81.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   43660      1.44%     82.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                  526553     17.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             3032366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.226220                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       2.233197                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst       888053                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           888053                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst       888053                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          888053                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          364                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            364                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          364                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           364                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     15541776                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     15541776                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     15541776                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     15541776                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst       888417                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       888417                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst       888417                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       888417                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000410                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000410                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000410                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000410                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 42697.186813                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 42697.186813                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 42697.186813                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 42697.186813                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs           76                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            76                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           78                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           78                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           78                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           78                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          286                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          286                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          286                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          286                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     12234420                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     12234420                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     12234420                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     12234420                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000322                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000322                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000322                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000322                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 42777.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 42777.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 42777.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 42777.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     2                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst       888053                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         888053                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          364                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          364                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     15541776                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     15541776                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst       888417                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       888417                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000410                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000410                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 42697.186813                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 42697.186813                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           78                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           78                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          286                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          286                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     12234420                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     12234420                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000322                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000322                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 42777.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 42777.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           38.081730                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              888339                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               286                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           3106.080420                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick         5344542108                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    38.081730                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.074378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.074378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          284                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           44                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           29                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          211                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.554688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           7107622                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          7107622                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     8931                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     96309                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  200828                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts               6651871                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts               20238                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 1043123                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 732785                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  245                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     2296                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  194477                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            22                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          5781                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         3125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                8906                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                 6595136                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                6591088                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                  3907477                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                  5379103                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.162592                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.726418                       # Average fanout of values written-back ((Count/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.inst            1                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.data        11826                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total           11827                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.inst            1                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.data        11826                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total          11827                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst          285                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data        26180                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total         26465                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst          285                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data        26180                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total        26465                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.inst     11939715                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.data   1015150833                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total   1027090548                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.inst     11939715                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.data   1015150833                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total   1027090548                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.inst          286                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data        38006                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total        38292                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst          286                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data        38006                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total        38292                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.inst     0.996503                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data     0.688839                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.691137                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst     0.996503                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data     0.688839                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.691137                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.inst 41893.736842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.data 38775.814859                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 38809.391574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.inst 41893.736842                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.data 38775.814859                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 38809.391574                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.demandMshrMisses::cpu2.inst          285                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.data        26180                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total        26465                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.inst          285                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.data        26180                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total        26465                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.inst     10041615                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.data    840752073                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total    850793688                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.inst     10041615                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.data    840752073                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total    850793688                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.inst     0.996503                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.data     0.688839                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.691137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.inst     0.996503                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.data     0.688839                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.691137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.inst 35233.736842                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.data 32114.288503                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 32147.881655                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.inst 35233.736842                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.data 32114.288503                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 32147.881655                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.replacements                   13                       # number of replacements (Count)
system.cpu2.l2cache.InvalidateReq.hits::cpu2.data            4                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total            4                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.accesses::cpu2.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.hits::cpu2.inst            1                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total            1                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst          285                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          285                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::cpu2.inst     11939715                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     11939715                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst          286                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total          286                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst     0.996503                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.996503                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::cpu2.inst 41893.736842                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 41893.736842                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::cpu2.inst          285                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          285                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::cpu2.inst     10041615                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total     10041615                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::cpu2.inst     0.996503                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.996503                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::cpu2.inst 35233.736842                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 35233.736842                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.data         1281                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total         1281                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.data        11190                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total        11190                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.data    688615029                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total    688615029                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.data        12471                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total        12471                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.data     0.897282                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.897282                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.data 61538.429759                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 61538.429759                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.data        11190                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total        11190                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.data    614049669                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total    614049669                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.897282                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.897282                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 54874.858713                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 54874.858713                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.data        10545                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total        10545                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data        14990                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total        14990                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.data    326535804                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total    326535804                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data        25535                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total        25535                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data     0.587037                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.587037                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 21783.575984                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 21783.575984                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.data        14990                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total        14990                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data    226702404                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total    226702404                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.587037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.587037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 15123.575984                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 15123.575984                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.missLatency::cpu2.data        86913                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.missLatency::total        86913                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.avgMissLatency::cpu2.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu2.data        73593                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.mshrMissLatency::total        73593                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu2.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.misses::cpu2.data           18                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::total           18                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.missLatency::cpu2.data       371295                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::total       371295                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.accesses::cpu2.data           18                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.missRate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::cpu2.data 20627.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::total 20627.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::cpu2.data           18                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::total           18                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::cpu2.data       264735                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::total       264735                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu2.data 14707.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14707.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.misses::cpu2.data           40                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total           40                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::cpu2.data       772893                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total       772893                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::cpu2.data           40                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total           40                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::cpu2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::cpu2.data 19322.325000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 19322.325000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::cpu2.data           40                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total           40                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::cpu2.data       546453                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total       546453                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::cpu2.data 13661.325000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 13661.325000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WritebackClean.hits::writebacks            2                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total            2                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks        22298                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total        22298                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks        22298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total        22298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse        1940.124421                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs              75809                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs            22576                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             3.357946                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick        5344535115                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks     0.143234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst    38.039239                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data  1901.941948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.001161                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.058043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.059208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1024        16105                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1         3227                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2        12084                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3          794                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.491486                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          1235392                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         1235392                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                        130                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  28311                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 22                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 13020                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 20212                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           1014812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            19.588190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           93.650341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                869355     85.67%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                2783      0.27%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               33520      3.30%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                1984      0.20%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                8173      0.81%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                7083      0.70%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               53063      5.23%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               18154      1.79%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                 962      0.09%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 896      0.09%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               678      0.07%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               566      0.06%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               533      0.05%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               885      0.09%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               457      0.05%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               658      0.06%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               443      0.04%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               542      0.05%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               438      0.04%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               436      0.04%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               579      0.06%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               402      0.04%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               500      0.05%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               369      0.04%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               511      0.05%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               309      0.03%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               505      0.05%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               468      0.05%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               319      0.03%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               359      0.04%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            8882      0.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             1014812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             14                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 1086626.571429                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 830660.661182                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        70596                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value      2144187                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   6369690267                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED      7606386                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  8931                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  908024                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 313499                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          9543                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  1250977                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               541392                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts               6717184                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                  592                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 83999                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                   299                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                463508                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands            5309005                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   10013857                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                 6095868                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  3878686                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps              5181726                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  127279                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    111                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                116                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                   309078                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                         9233901                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       13317421                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 6562297                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                   6562359                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadResp         25877                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty        22298                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean            2                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict        15160                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq         4101                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq           40                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp           77                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeFailReq            5                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeFailResp            3                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq        14850                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp        12488                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq          286                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq        32733                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq            4                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          574                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       113677                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total            114251                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        18432                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3864384                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total            3882816                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                      13774                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic                 4416                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples        52032                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.012185                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.109711                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0              51398     98.78%     98.78% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1                634      1.22%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total          52032                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy      40093533                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy       285714                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy     37993968                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy        77922                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests        75801                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests        37512                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops          634                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops          634                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                         3056065                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                        6649653                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     415                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                       6867304                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  3851                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               88121                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            70203                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                157                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            3039815                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.259119                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.158120                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   971091     31.95%     31.95% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   361730     11.90%     43.85% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   385750     12.69%     56.54% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   534929     17.60%     74.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   303441      9.98%     84.12% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   176659      5.81%     89.93% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   172964      5.69%     95.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                    71564      2.35%     97.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    61687      2.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              3039815                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    166      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     8      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                 1024      0.40%      0.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                 2054      0.81%      1.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult               29504     11.66%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     12.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   435      0.17%     13.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  114      0.05%     13.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           206368     81.54%     94.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           13421      5.30%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          142      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      3272872     47.66%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult          123      0.00%     47.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1180      0.02%     47.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       819200     11.93%     59.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt        33473      0.49%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult       737280     10.74%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead         3457      0.05%     70.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite         2579      0.04%     70.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      1277611     18.60%     89.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       719387     10.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total       6867304                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.247107                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             253094                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.036855                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                 9601322                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                3322391                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        3268643                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  7430046                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 3415812                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         3321689                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    3280934                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     3839322                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                          6843027                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      1267930                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                    24277                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           1989915                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                        664139                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      721985                       # Number of stores executed (Count)
system.cpu3.numRate                          2.239163                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            206                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          16250                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    16064657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                    6561890                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                      6561947                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              0.465729                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         0.465729                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              2.147170                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         2.147170                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                   6232866                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  2602511                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    3832340                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   2606186                       # Number of floating regfile writes (Count)
system.cpu3.miscRegfileReads                  6505245                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                 1589184                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       1042781                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       732349                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        35835                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        17866                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                 689034                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted           686977                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect             8936                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups              500814                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                 499847                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.998069                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    741                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups             78                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                13                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              65                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           22                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          87818                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            258                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             8746                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      3025990                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.168529                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.804113                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        1447934     47.85%     47.85% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         220164      7.28%     55.13% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         332950     11.00%     66.13% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         279723      9.24%     75.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         244320      8.07%     83.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          19582      0.65%     84.09% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          43010      1.42%     85.52% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           2992      0.10%     85.61% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         435315     14.39%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      3025990                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted             6561890                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted               6561947                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    1734453                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      1014741                       # Number of loads committed (Count)
system.cpu3.commit.amos                            80                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        115                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                    661261                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   3318728                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                    5005272                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  459                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          115      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      3237053     49.33%     49.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           97      0.00%     49.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1045      0.02%     49.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       819200     12.48%     61.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     61.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt        32704      0.50%     62.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult       737280     11.24%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead         2599      0.04%     73.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite         2310      0.04%     73.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      1012222     15.43%     89.07% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       717322     10.93%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total      6561947                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       435315                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      1585004                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          1585004                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      1585004                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         1585004                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       155056                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         155056                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       155056                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        155056                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data   3406885120                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   3406885120                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data   3406885120                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   3406885120                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      1740060                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      1740060                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      1740060                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      1740060                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.089110                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.089110                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.089110                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.089110                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 21971.965741                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 21971.965741                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 21971.965741                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 21971.965741                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       658593                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets           33                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        20685                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     31.839159                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets           33                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        22291                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            22291                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       117119                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       117119                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       117119                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       117119                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data        37937                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total        37937                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data        37937                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total        37937                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   1157111786                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   1157111786                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   1157111786                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   1157111786                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.021802                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.021802                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.021802                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.021802                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 30500.877402                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 30500.877402                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 30500.877402                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 30500.877402                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                 37371                       # number of replacements (Count)
system.cpu3.dcache.LoadLockedReq.hits::cpu3.data           27                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total           27                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::cpu3.data           20                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total           20                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::cpu3.data       517149                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total       517149                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::cpu3.data           47                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total           47                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::cpu3.data     0.425532                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.425532                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::cpu3.data 25857.450000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total 25857.450000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::cpu3.data            8                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total            8                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::cpu3.data           12                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::total           12                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::cpu3.data       338661                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::total       338661                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::cpu3.data     0.255319                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::total     0.255319                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::cpu3.data 28221.750000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::total 28221.750000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.hits::cpu3.data       890983                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         890983                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       129481                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       129481                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data   2073226365                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   2073226365                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      1020464                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1020464                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.126884                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.126884                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 16011.819224                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 16011.819224                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data       104022                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       104022                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        25459                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        25459                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data    443511378                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total    443511378                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.024948                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.024948                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 17420.612671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 17420.612671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.missLatency::cpu3.data        81918                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.missLatency::total        81918                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::cpu3.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::cpu3.data        80586                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::total        80586                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::cpu3.data           17                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total           17                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.misses::cpu3.data           16                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.misses::total           16                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.missLatency::cpu3.data       344988                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.missLatency::total       344988                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.accesses::cpu3.data           33                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total           33                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.missRate::cpu3.data     0.484848                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.missRate::total     0.484848                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMissLatency::cpu3.data 21561.750000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMissLatency::total 21561.750000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.mshrMisses::cpu3.data           16                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMisses::total           16                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::cpu3.data       335664                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::total       335664                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissRate::cpu3.data     0.484848                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.mshrMissRate::total     0.484848                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::cpu3.data        20979                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::total        20979                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.hits::cpu3.data           59                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.hits::total             59                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.misses::cpu3.data           21                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.misses::total           21                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.missLatency::cpu3.data       677322                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.missLatency::total       677322                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.accesses::cpu3.data           80                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.accesses::total           80                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.missRate::cpu3.data     0.262500                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.missRate::total     0.262500                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMissLatency::cpu3.data 32253.428571                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMissLatency::total 32253.428571                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.mshrHits::cpu3.data            4                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrHits::total            4                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrMisses::cpu3.data           17                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMisses::total           17                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMissLatency::cpu3.data       663336                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissLatency::total       663336                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissRate::cpu3.data     0.212500                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.mshrMissRate::total     0.212500                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMshrMissLatency::cpu3.data 39019.764706                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMshrMissLatency::total 39019.764706                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data       694021                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        694021                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        25575                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        25575                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   1333658755                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   1333658755                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data       719596                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       719596                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.035541                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.035541                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 52146.969892                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 52146.969892                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data        13097                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        13097                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        12478                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        12478                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    713600408                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    713600408                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.017340                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.017340                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 57188.684725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 57188.684725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse           81.731778                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             1623104                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             37944                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             42.776302                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick         5345667648                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data    81.731778                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.159632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.159632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          509                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          13959704                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         13959704                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  882735                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               872045                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  1228571                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                47612                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  8852                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              489524                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  194                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts               6749953                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  869                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            897723                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                       6803188                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                     689034                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches            500601                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      2133049                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                  18084                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.cacheLines                   888057                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 5560                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           3039815                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.238085                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.065811                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 1716053     56.45%     56.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    7314      0.24%     56.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  358634     11.80%     68.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                   73156      2.41%     70.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  269699      8.87%     79.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    5950      0.20%     79.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   38558      1.27%     81.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   44189      1.45%     82.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                  526262     17.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             3039815                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.225464                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       2.226127                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst       887685                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           887685                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst       887685                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          887685                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          372                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            372                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          372                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           372                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     16091892                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     16091892                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     16091892                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     16091892                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst       888057                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       888057                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst       888057                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       888057                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000419                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000419                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000419                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000419                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 43257.774194                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 43257.774194                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 43257.774194                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 43257.774194                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs           74                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     24.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                3                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           78                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           78                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           78                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           78                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          294                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          294                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          294                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          294                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     12850803                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     12850803                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     12850803                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     12850803                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000331                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000331                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000331                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000331                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 43710.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 43710.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 43710.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 43710.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     3                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst       887685                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         887685                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          372                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          372                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     16091892                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     16091892                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst       888057                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       888057                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000419                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000419                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 43257.774194                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 43257.774194                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           78                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           78                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          294                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          294                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     12850803                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     12850803                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000331                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000331                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 43710.214286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 43710.214286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           37.710247                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              887979                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               294                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           3020.336735                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick         5345640009                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    37.710247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.073653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.073653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          291                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1           52                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          218                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.568359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           7104750                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          7104750                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     8852                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     96279                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  193427                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts               6650068                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts               20077                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1042781                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 732349                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  248                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1939                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  187625                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            15                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect          5790                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         3031                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                8821                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                 6594309                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                6590332                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                  3909139                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                  5390346                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.156476                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.725211                       # Average fanout of values written-back ((Count/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.inst            1                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::cpu3.data        11729                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total           11730                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.inst            1                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::cpu3.data        11729                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total          11730                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.inst          293                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.data        26209                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total         26502                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.inst          293                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.data        26209                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total        26502                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.inst     12545775                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.data   1030931703                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total   1043477478                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.inst     12545775                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.data   1030931703                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total   1043477478                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.inst          294                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.data        37938                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total        38232                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.inst          294                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.data        37938                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total        38232                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.inst     0.996599                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.data     0.690838                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.693189                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.inst     0.996599                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.data     0.690838                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.693189                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.inst 42818.344710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.data 39335.026251                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 39373.537016                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.inst 42818.344710                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.data 39335.026251                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 39373.537016                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total               1                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.inst          293                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.data        26209                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total        26502                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.inst          293                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.data        26209                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total        26502                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.inst     10594395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.data    856359783                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total    866954178                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.inst     10594395                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.data    856359783                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total    866954178                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.inst     0.996599                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.data     0.690838                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.693189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.inst     0.996599                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.data     0.690838                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.693189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.inst 36158.344710                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.data 32674.263917                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 32712.783111                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.inst 36158.344710                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.data 32674.263917                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 32712.783111                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.replacements                    5                       # number of replacements (Count)
system.cpu3.l2cache.InvalidateReq.hits::cpu3.data            1                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.accesses::cpu3.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.hits::cpu3.inst            1                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total            1                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::cpu3.inst          293                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total          293                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::cpu3.inst     12545775                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total     12545775                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::cpu3.inst          294                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total          294                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::cpu3.inst     0.996599                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.996599                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::cpu3.inst 42818.344710                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 42818.344710                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::cpu3.inst          293                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total          293                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::cpu3.inst     10594395                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total     10594395                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::cpu3.inst     0.996599                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.996599                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::cpu3.inst 36158.344710                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 36158.344710                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.data         1170                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total         1170                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.data        11296                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total        11296                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.data    687693618                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total    687693618                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.data        12466                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total        12466                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.data     0.906145                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.906145                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.data 60879.392528                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 60879.392528                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.data        11296                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total        11296                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.data    612442278                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total    612442278                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.906145                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.906145                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 54217.623761                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 54217.623761                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.data        10559                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total        10559                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.data        14913                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total        14913                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.data    343238085                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total    343238085                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.data        25472                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total        25472                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.data     0.585466                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.585466                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 23016.031986                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 23016.031986                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.data        14913                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total        14913                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data    243917505                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total    243917505                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.585466                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.585466                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 16356.031986                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 16356.031986                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::cpu3.data        78588                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::total        78588                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu3.data        65268                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::total        65268                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.misses::cpu3.data           16                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.misses::total           16                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.missLatency::cpu3.data       321678                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.missLatency::total       321678                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.accesses::cpu3.data           16                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.missRate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::cpu3.data 20104.875000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::total 20104.875000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::cpu3.data           16                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::total           16                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::cpu3.data       228438                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::total       228438                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu3.data 14277.375000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14277.375000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.misses::cpu3.data           32                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total           32                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::cpu3.data       659673                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total       659673                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::cpu3.data           32                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total           32                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::cpu3.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::cpu3.data 20614.781250                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total 20614.781250                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::cpu3.data           32                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total           32                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::cpu3.data       466533                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total       466533                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::cpu3.data 14579.156250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total 14579.156250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WritebackClean.hits::writebacks            3                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total            3                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks            3                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total            3                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks        22291                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total        22291                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks        22291                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total        22291                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse        1942.711547                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs              75660                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs            22532                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs             3.357891                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick        5345633016                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks     0.009115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst    37.696256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data  1905.006176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.001150                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.058136                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.059287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1024        16306                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1         3187                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2        12322                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3          797                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.497620                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses          1233012                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses         1233012                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         95                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  28040                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 15                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 12637                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 20268                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1014741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            20.255965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           97.532771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                869419     85.68%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                2864      0.28%     85.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               33428      3.29%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                1734      0.17%     89.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                7557      0.74%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                5102      0.50%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               54023      5.32%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               18282      1.80%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                1011      0.10%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 953      0.09%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109               981      0.10%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               913      0.09%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               641      0.06%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              1060      0.10%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               505      0.05%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               661      0.07%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               433      0.04%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               481      0.05%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               384      0.04%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               395      0.04%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               639      0.06%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               424      0.04%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               535      0.05%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               382      0.04%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               489      0.05%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               354      0.03%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               524      0.05%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               562      0.06%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               312      0.03%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               303      0.03%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            9390      0.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2427                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1014741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             14                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 560486.571429                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 699581.498240                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        44289                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value      1972692                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   6373373247                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED      3923406                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  8852                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  907266                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 301683                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          9000                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  1251034                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles               561980                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts               6715025                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                  161                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 81063                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                   322                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                486634                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands            5307540                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   10010696                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                 6093038                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  3878403                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps              5181452                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  126088                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    111                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                115                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                   300056                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                         9239309                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       13313364                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 6561890                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                   6561947                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadResp         25812                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadRespWithInvalidate            3                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty        22292                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean            3                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict        15084                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq         3927                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq           30                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp           71                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeFailReq            2                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeFailResp            3                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq        14788                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp        12481                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq          294                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq        32523                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq            1                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          591                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       113435                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total            114026                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19008                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3858944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total            3877952                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                      13379                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic                 4032                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples        51570                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.011014                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.104370                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0              51002     98.90%     98.90% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1                568      1.10%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total          51570                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy      40040919                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy       293706                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy     37919709                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy        71262                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests        75655                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests        37432                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops          568                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops          568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    83                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  1805                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   233                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  1890                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   212                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                  1736                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   215                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                  1210                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                      7384                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   83                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 1805                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  233                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 1890                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  212                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                 1736                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  215                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                 1210                       # number of overall hits (Count)
system.l3.overallHits::total                     7384                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                 606                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               37386                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                  75                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                4372                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                  73                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                4366                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                  78                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                4571                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   51527                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                606                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              37386                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                 75                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               4372                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                 73                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data               4366                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst                 78                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data               4571                       # number of overall misses (Count)
system.l3.overallMisses::total                  51527                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       45282339                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2725686252                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        5657670                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data      466011189                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst        4902426                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data      469751445                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst        5348646                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data      487630881                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         4210270848                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      45282339                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2725686252                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       5657670                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data     466011189                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst       4902426                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data     469751445                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst       5348646                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data     487630881                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        4210270848                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst               689                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             39191                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               308                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data              6262                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst               285                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data              6102                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst               293                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data              5781                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 58911                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst              689                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            39191                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              308                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data             6262                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst              285                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data             6102                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst              293                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data             5781                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                58911                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.879536                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.953944                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.243506                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.698179                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.256140                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.715503                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.266212                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.790694                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.874658                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.879536                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.953944                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.243506                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.698179                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.256140                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.715503                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.266212                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.790694                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.874658                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 74723.331683                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 72906.602792                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 75435.600000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 106589.933440                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.inst 67156.520548                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.data 107593.093220                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.inst 68572.384615                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.data 106679.256399                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    81709.993751                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 74723.331683                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 72906.602792                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 75435.600000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 106589.933440                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.inst 67156.520548                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.data 107593.093220                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.inst 68572.384615                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.data 106679.256399                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   81709.993751                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 8                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                24                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.inst                19                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.inst                22                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    75                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                8                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               24                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.data                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.inst               19                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.data                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.inst               22                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   75                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst             598                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           37386                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst              51                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            4371                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst              54                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data            4365                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst              56                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data            4571                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               51452                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst            598                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          37386                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst             51                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           4371                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst             54                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data           4365                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst             56                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data           4571                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              51452                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     40647835                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2470482133                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      3837959                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    436167585                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst      3367529                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data    439905672                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst      3728450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data    456432113                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     3854569276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     40647835                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2470482133                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      3837959                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    436167585                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst      3367529                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data    439905672                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst      3728450                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data    456432113                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    3854569276                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.867925                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.953944                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.165584                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.698020                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.189474                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.715339                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.191126                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.790694                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.873385                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.867925                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.953944                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.165584                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.698020                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.189474                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.715339                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.191126                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.790694                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.873385                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 67972.968227                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 66080.407987                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 75254.098039                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 99786.681537                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 62361.648148                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 100780.222680                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 66579.464286                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 99853.886021                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 74915.829822                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 67972.968227                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 66080.407987                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 75254.098039                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 99786.681537                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 62361.648148                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 100780.222680                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 66579.464286                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 99853.886021                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 74915.829822                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.dataExpansions                         7359                       # number of data expansions (Count)
system.l3.InvalidateReq.misses::cpu0.data            2                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data        31504                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total        31504                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data        15752                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total        15752                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data               645                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data               400                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.data               616                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data               355                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  2016                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           37181                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            4235                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data            4233                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data            4233                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               49882                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   2709033921                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    454433778                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data    457624251                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data    456514362                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     4077606312                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         37826                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          4635                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data          4849                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data          4588                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             51898                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.982948                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.913700                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data      0.872963                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.922624                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.961155                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72860.706302                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 107304.315939                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 108108.729270                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 107846.530120                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 81745.044545                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        37181                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         4235                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data         4233                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data         4233                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           49882                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2455229886                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    425529075                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data    428734213                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data    427622273                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   3737115447                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.982948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.913700                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data     0.872963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.922624                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.961155                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 66034.530701                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 100479.120425                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 101283.773447                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 101021.089771                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 74919.118059                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            83                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          1160                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           233                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          1490                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           212                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data          1120                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           215                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data           855                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total              5368                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst          606                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data          205                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst           75                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data          137                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst           73                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data          133                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst           78                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data          338                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1645                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     45282339                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data     16652331                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      5657670                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data     11577411                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst      4902426                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data     12127194                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst      5348646                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data     31116519                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    132664536                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst          689                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         1365                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          308                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         1627                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst          285                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data         1253                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst          293                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data         1193                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          7013                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.879536                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.150183                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.243506                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.084204                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.256140                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.106145                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.266212                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.283319                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.234564                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 74723.331683                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 81230.882927                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 75435.600000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 84506.649635                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 67156.520548                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data 91181.909774                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 68572.384615                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data 92060.707101                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 80647.134347                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            8                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           24                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.inst           19                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.inst           22                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            75                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst          598                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data          205                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst           51                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data          136                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst           54                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data          132                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst           56                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data          338                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1570                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     40647835                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     15252247                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      3837959                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data     10638510                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst      3367529                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data     11171459                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst      3728450                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data     28809840                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    117453829                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.867925                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.150183                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.165584                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.083589                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.189474                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.105347                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.191126                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.283319                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.223870                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 67972.968227                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 74401.204878                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 75254.098039                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 78224.338235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 62361.648148                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data 84632.265152                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 66579.464286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 85236.213018                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 74811.356051                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data              3                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu1.data              4                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu2.data              4                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu3.data              3                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                 14                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu2.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu3.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::cpu0.data             5399                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             3164                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data             3199                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data             3193                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                14955                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data         5399                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         3164                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data         3199                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data         3193                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            14955                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks         7476                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             7476                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         7476                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         7476                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions               58928                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions          8223                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32        50515                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64           27                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128           61                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256          102                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512         8223                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits      5851760                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits    99.303557                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions               192                       # Total number of decompressions (Count)
system.l3.compressor.patterns::ZZZZ            810382                       # Number of data entries that match pattern ZZZZ (Count)
system.l3.compressor.patterns::XXXX            119778                       # Number of data entries that match pattern XXXX (Count)
system.l3.compressor.patterns::MMMM               499                       # Number of data entries that match pattern MMMM (Count)
system.l3.compressor.patterns::MMXX             11131                       # Number of data entries that match pattern MMXX (Count)
system.l3.compressor.patterns::ZZZX               284                       # Number of data entries that match pattern ZZZX (Count)
system.l3.compressor.patterns::MMMX               774                       # Number of data entries that match pattern MMMX (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 13026.218010                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        81362                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      51453                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.581288                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.198651                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      419.462156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    21777.883072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst        6.745257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data      637.032872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        3.201106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data      636.063801                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst        8.596856                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data      654.651798                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.110768                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.003240                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.003235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.003330                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.122802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          51453                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  121                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  116                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                15513                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                35703                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.261703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2005989                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   3960525                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0          58812                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1              0                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2              0                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples       598.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     37386.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        51.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      4371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples      4365.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples      4571.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000803632                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               92315                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       51452                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     51452                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 51452                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   33971                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     956                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    2415                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    3006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1213                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    355                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    140                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3292928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              516351704.98944014                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6376960989                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     123940.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        38272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2392704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         3264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       279744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         3456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data       279360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         3584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data       292544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 6001288.960267535411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 375190951.619669020176                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 511815.613668301492                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 43865608.771453842521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 541922.414472319186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 43805395.169845804572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 561993.615008331020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 45872728.825055018067                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          598                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        37386                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           51                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         4371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           54                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data         4365                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data         4571                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     17949788                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data   1057358008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      1896113                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data    269784163                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst      1319071                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data    273696423                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst      1606966                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data    282479133                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     30016.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     28282.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     37178.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     61721.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     24427.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     62702.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     28695.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     61798.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        38272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2392704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         3264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       279744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         3456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data       279360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         3584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data       292544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3292928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        38272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         3264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         3456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         3584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        48576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          598                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        37386                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           51                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         4371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           54                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         4365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           56                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data         4571                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           51452                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       6001289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     375190952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        511816                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      43865609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst        541922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      43805395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst        561994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      45872729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         516351705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      6001289                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       511816                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst       541922                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst       561994                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7617021                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      6001289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    375190952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       511816                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     43865609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst       541922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     43805395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst       561994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     45872729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        516351705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                51452                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               941364665                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             257260000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1906089665                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18295.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37045.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               32350                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        19101                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   172.392231                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    92.442765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   285.981755                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        15622     81.79%     81.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1024      5.36%     87.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          165      0.86%     88.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          150      0.79%     88.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          204      1.07%     89.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           75      0.39%     90.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           76      0.40%     90.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           53      0.28%     90.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1732      9.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        19101                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3292928                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              516.351705                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        69586440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        36986070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      187018020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1502732040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1183423680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3483136410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   546.177573                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3054157124                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3110199529                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        66801840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        35502225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      180349260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1466107260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1214265600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3466416345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   543.555763                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3134822201                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3029534452                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1570                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1951                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              50                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              53789                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             49882                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1570                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       108814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  108814                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      3292928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3292928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             5908                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              57362                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    57362    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                57362                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            76156282                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          274325249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          57362                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5908                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              54342                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadRespWithInvalidate            2                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         7476                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict               81                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            16906                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq             64                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           16970                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeFailReq            9                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeFailResp            9                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             59972                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            59972                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         54344                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       104857                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        35945                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        36113                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        35821                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 212736                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      3030720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port       420480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port       408768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port       388800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                 4248768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           57415                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   3546496                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            131297                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.618567                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.578083                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   56136     42.75%     42.75% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   69500     52.93%     95.69% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    5267      4.01%     99.70% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                     394      0.30%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               3                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              131297                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6377296653                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           51217732                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          48348882                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          23848024                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy          23895322                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy          23881982                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        138854                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        53647                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        29294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
