--
-- VHDL Architecture ece411.ClockDelay2.untitled
--
-- Created:
--          by - chao16.ews (siebl-0403-36.ews.illinois.edu)
--          at - 22:16:46 11/22/13
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;
ENTITY ClockDelay2 IS
   PORT (
      clk : IN     std_logic;
      F   : OUT    std_logic
   );
END ClockDelay2;

--
ARCHITECTURE untitled OF ClockDelay2 IS
BEGIN
END ARCHITECTURE untitled;

