<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: caravel</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_caravel'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_caravel')">caravel</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod15.html#Toggle" > 63.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/caravel.v')">/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/caravel.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_1617"  onclick="showContent('inst_tag_1617')">caravel_top.uut</a></td>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod15.html#Toggle" > 63.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_caravel'>
<hr>
<a name="inst_tag_1617"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1617" >caravel_top.uut</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod15.html#Toggle" > 63.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 61.38</td>
<td class="s6 cl rt"> 69.52</td>
<td class="s6 cl rt"> 67.50</td>
<td class="s5 cl rt"> 56.16</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s5 cl rt"> 59.87</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.37</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod55.html#inst_tag_3423" >caravel_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod9.html#inst_tag_146" id="tag_urg_inst_146">clock_ctrl</a></td>
<td class="s9 cl rt"> 91.92</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.67</td>
<td class="s7 cl rt"> 76.03</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_132" id="tag_urg_inst_132">flash_clkrst_buffers</a></td>
<td class="s6 cl rt"> 64.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2127" id="tag_urg_inst_2127">gpio_control_bidir_1[0]</a></td>
<td class="s8 cl rt"> 88.29</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 53.16</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2128" id="tag_urg_inst_2128">gpio_control_bidir_1[1]</a></td>
<td class="s8 cl rt"> 88.29</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 53.16</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2146" id="tag_urg_inst_2146">gpio_control_bidir_2[0]</a></td>
<td class="s8 cl rt"> 88.29</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 53.16</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2147" id="tag_urg_inst_2147">gpio_control_bidir_2[1]</a></td>
<td class="s8 cl rt"> 88.29</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 53.16</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2148" id="tag_urg_inst_2148">gpio_control_bidir_2[2]</a></td>
<td class="s8 cl rt"> 88.29</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 53.16</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2135" id="tag_urg_inst_2135">gpio_control_in_1[0]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2145" id="tag_urg_inst_2145">gpio_control_in_1[10]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2136" id="tag_urg_inst_2136">gpio_control_in_1[1]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2137" id="tag_urg_inst_2137">gpio_control_in_1[2]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2138" id="tag_urg_inst_2138">gpio_control_in_1[3]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2139" id="tag_urg_inst_2139">gpio_control_in_1[4]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2140" id="tag_urg_inst_2140">gpio_control_in_1[5]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2141" id="tag_urg_inst_2141">gpio_control_in_1[6]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2142" id="tag_urg_inst_2142">gpio_control_in_1[7]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2143" id="tag_urg_inst_2143">gpio_control_in_1[8]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2144" id="tag_urg_inst_2144">gpio_control_in_1[9]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2129" id="tag_urg_inst_2129">gpio_control_in_1a[0]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2130" id="tag_urg_inst_2130">gpio_control_in_1a[1]</a></td>
<td class="s7 cl rt"> 78.97</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.27</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2131" id="tag_urg_inst_2131">gpio_control_in_1a[2]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2132" id="tag_urg_inst_2132">gpio_control_in_1a[3]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2133" id="tag_urg_inst_2133">gpio_control_in_1a[4]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2134" id="tag_urg_inst_2134">gpio_control_in_1a[5]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2149" id="tag_urg_inst_2149">gpio_control_in_2[0]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2159" id="tag_urg_inst_2159">gpio_control_in_2[10]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2160" id="tag_urg_inst_2160">gpio_control_in_2[11]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2161" id="tag_urg_inst_2161">gpio_control_in_2[12]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_2162" id="tag_urg_inst_2162">gpio_control_in_2[13]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_2163" id="tag_urg_inst_2163">gpio_control_in_2[14]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_2164" id="tag_urg_inst_2164">gpio_control_in_2[15]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2150" id="tag_urg_inst_2150">gpio_control_in_2[1]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2151" id="tag_urg_inst_2151">gpio_control_in_2[2]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2152" id="tag_urg_inst_2152">gpio_control_in_2[3]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2153" id="tag_urg_inst_2153">gpio_control_in_2[4]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2154" id="tag_urg_inst_2154">gpio_control_in_2[5]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2155" id="tag_urg_inst_2155">gpio_control_in_2[6]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2156" id="tag_urg_inst_2156">gpio_control_in_2[7]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2157" id="tag_urg_inst_2157">gpio_control_in_2[8]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_2158" id="tag_urg_inst_2158">gpio_control_in_2[9]</a></td>
<td class="s7 cl rt"> 79.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 51.90</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2069" id="tag_urg_inst_2069">gpio_defaults_block_0</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2070" id="tag_urg_inst_2070">gpio_defaults_block_1</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2079" id="tag_urg_inst_2079">gpio_defaults_block_10</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2080" id="tag_urg_inst_2080">gpio_defaults_block_11</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2081" id="tag_urg_inst_2081">gpio_defaults_block_12</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2082" id="tag_urg_inst_2082">gpio_defaults_block_13</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2083" id="tag_urg_inst_2083">gpio_defaults_block_14</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2084" id="tag_urg_inst_2084">gpio_defaults_block_15</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2085" id="tag_urg_inst_2085">gpio_defaults_block_16</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2086" id="tag_urg_inst_2086">gpio_defaults_block_17</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2087" id="tag_urg_inst_2087">gpio_defaults_block_18</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2088" id="tag_urg_inst_2088">gpio_defaults_block_19</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2071" id="tag_urg_inst_2071">gpio_defaults_block_2</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2089" id="tag_urg_inst_2089">gpio_defaults_block_20</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2090" id="tag_urg_inst_2090">gpio_defaults_block_21</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2091" id="tag_urg_inst_2091">gpio_defaults_block_22</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2092" id="tag_urg_inst_2092">gpio_defaults_block_23</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2093" id="tag_urg_inst_2093">gpio_defaults_block_24</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2094" id="tag_urg_inst_2094">gpio_defaults_block_25</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2095" id="tag_urg_inst_2095">gpio_defaults_block_26</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2096" id="tag_urg_inst_2096">gpio_defaults_block_27</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2097" id="tag_urg_inst_2097">gpio_defaults_block_28</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2098" id="tag_urg_inst_2098">gpio_defaults_block_29</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2072" id="tag_urg_inst_2072">gpio_defaults_block_3</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2099" id="tag_urg_inst_2099">gpio_defaults_block_30</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2100" id="tag_urg_inst_2100">gpio_defaults_block_31</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2101" id="tag_urg_inst_2101">gpio_defaults_block_32</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2102" id="tag_urg_inst_2102">gpio_defaults_block_33</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2103" id="tag_urg_inst_2103">gpio_defaults_block_34</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2104" id="tag_urg_inst_2104">gpio_defaults_block_35</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2105" id="tag_urg_inst_2105">gpio_defaults_block_36</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2106" id="tag_urg_inst_2106">gpio_defaults_block_37</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2073" id="tag_urg_inst_2073">gpio_defaults_block_4</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2074" id="tag_urg_inst_2074">gpio_defaults_block_5</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2075" id="tag_urg_inst_2075">gpio_defaults_block_6</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2076" id="tag_urg_inst_2076">gpio_defaults_block_7</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2077" id="tag_urg_inst_2077">gpio_defaults_block_8</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2078" id="tag_urg_inst_2078">gpio_defaults_block_9</a></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod79.html#inst_tag_4366" id="tag_urg_inst_4366">housekeeping</a></td>
<td class="s8 cl rt"> 80.07</td>
<td class="s9 cl rt"> 96.52</td>
<td class="s8 cl rt"> 81.67</td>
<td class="s7 cl rt"> 74.83</td>
<td class="s6 cl rt"> 60.61</td>
<td class="s8 cl rt"> 86.72</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod23.html#inst_tag_1724" id="tag_urg_inst_1724">mgmt_buffers</a></td>
<td class="s5 cl rt"> 55.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod78.html#inst_tag_4365" id="tag_urg_inst_4365">mprj</a></td>
<td class="s8 cl rt"> 87.23</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.33</td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod75.html#inst_tag_4354" id="tag_urg_inst_4354">padframe</a></td>
<td class="s4 cl rt"> 49.23</td>
<td class="s5 cl rt"> 54.22</td>
<td class="s5 cl rt"> 57.55</td>
<td class="s3 cl rt"> 39.58</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.56</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_147" id="tag_urg_inst_147">pll</a></td>
<td class="s9 cl rt"> 91.91</td>
<td class="s9 cl rt"> 93.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.64</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.45</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod49.html#inst_tag_2171" id="tag_urg_inst_2171">por</a></td>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod48.html#inst_tag_2170" id="tag_urg_inst_2170">rstb_level</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod12.html#inst_tag_1367" id="tag_urg_inst_1367">sigbuf</a></td>
<td class="s9 cl rt"> 99.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod34.html#inst_tag_1944" id="tag_urg_inst_1944">soc</a></td>
<td class="s7 cl rt"> 72.11</td>
<td class="s9 cl rt"> 90.06</td>
<td class="s7 cl rt"> 74.95</td>
<td class="s6 cl rt"> 65.45</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 80.07</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_1826" id="tag_urg_inst_1826">spare_logic[0]</a></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_1827" id="tag_urg_inst_1827">spare_logic[1]</a></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_1828" id="tag_urg_inst_1828">spare_logic[2]</a></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_1829" id="tag_urg_inst_1829">spare_logic[3]</a></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_3945" id="tag_urg_inst_3945">user_id_value</a></td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_caravel'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod15.html" >caravel</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">236</td>
<td class="rt">108</td>
<td class="rt">45.76 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">6638</td>
<td class="rt">4247</td>
<td class="rt">63.98 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3319</td>
<td class="rt">2313</td>
<td class="rt">69.69 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3319</td>
<td class="rt">1934</td>
<td class="rt">58.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">26</td>
<td class="rt">8</td>
<td class="rt">30.77 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">126</td>
<td class="rt">99</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">54</td>
<td class="rt">85.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">45</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">210</td>
<td class="rt">100</td>
<td class="rt">47.62 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">6512</td>
<td class="rt">4148</td>
<td class="rt">63.70 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3256</td>
<td class="rt">2259</td>
<td class="rt">69.38 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3256</td>
<td class="rt">1889</td>
<td class="rt">58.02 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vddio_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssio_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vdda1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vdda1_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssa1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssa1_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssa2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vccd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vccd2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssd2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>gpio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td>INOUT</td>
</tr><tr>
<td>mprj_io[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td>INOUT</td>
</tr><tr>
<td>clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>resetb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>gpio_out_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
</tr><tr>
<td>gpio_in_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
</tr><tr>
<td>gpio_mode0_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpio_mode1_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
</tr><tr>
<td>gpio_outenb_core</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpio_inenb_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span>,<span title = "RTL-mgmt_gpio_in/simv/test">T10</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_bidir/simv/test">T8</span></td>
</tr><tr>
<td>mprj_io_inp_dis[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_o/simv/test">T16</span></td>
</tr><tr>
<td>mprj_io_oeb[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">*T15</span>,<span title = "RTL-debug/simv/test">*T24</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span></td>
</tr><tr>
<td>mprj_io_oeb[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
</tr><tr>
<td>mprj_io_oeb[37:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>mprj_io_ib_mode_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T5</span>,<span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
</tr><tr>
<td>mprj_io_vtrip_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_10/simv/test">T7</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_0011/simv/test">T5</span></td>
</tr><tr>
<td>mprj_io_slow_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T5</span>,<span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
</tr><tr>
<td>mprj_io_holdover[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
</tr><tr>
<td>mprj_io_analog_en[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_10/simv/test">T7</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_0011/simv/test">T5</span></td>
</tr><tr>
<td>mprj_io_analog_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
</tr><tr>
<td>mprj_io_analog_pol[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T5</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span>,<span title = "RTL-serial_shifting_01/simv/test">T6</span></td>
</tr><tr>
<td>mprj_io_dm[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
</tr><tr>
<td>mprj_io_dm[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_user/simv/test">*T22</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span>,<span title = "RTL-gpio_all_i_pd_user/simv/test">T21</span></td>
</tr><tr>
<td>mprj_io_dm[6:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i/simv/test">*T19</span>,<span title = "RTL-gpio_all_i_user/simv/test">*T22</span>,<span title = "RTL-serial_shifting_0011/simv/test">*T5</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i/simv/test">*T19</span>,<span title = "RTL-gpio_all_i_user/simv/test">*T22</span>,<span title = "RTL-serial_shifting_10/simv/test">*T7</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[15]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr>
<td>mprj_io_dm[18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr>
<td>mprj_io_dm[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[24]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[27]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[30]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[32:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[33]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[36]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[38:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[39]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[41:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[42]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[45]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[47:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[48]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[50:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[51]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[53:52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[54]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[56:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[57]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[59:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[60]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[63]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[66]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[69]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[72]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[74:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[77:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[78]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[80:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[81]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[83:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[84]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[87]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[90]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[92:91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[93]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[95:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[96]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[98:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[99]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[102]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[105]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>mprj_io_dm[108]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[110:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_io_dm[111]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_io_dm[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_io_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
</tr><tr>
<td>mprj_io_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>mprj_io_one[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>user_io_oeb[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr><tr>
<td>user_io_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
</tr><tr>
<td>user_io_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_o_user/simv/test">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i_pu_user/simv/test">T35</span>,<span title = "RTL-gpio_all_o_user/simv/test">T17</span></td>
</tr><tr>
<td>user_analog_io[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
</tr><tr>
<td>gpio_serial_link_1[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_serial_link_2[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-gpio_all_i_pu_user/simv/test">T35</span>,<span title = "RTL-serial_shifting_01/simv/test">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr>
<td>mprj_io_loader_resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_io_loader_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_io_loader_strobe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_io_loader_data_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_io_loader_data_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mgmt_io_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
</tr><tr>
<td>mgmt_io_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>mgmt_io_oeb[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_o/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr>
<td>pwr_ctrl_nc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr>
<td>pwr_ctrl_nc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmt_io_in_hk[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
</tr><tr>
<td>mgmt_io_out_hk[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>mgmt_io_oeb_hk[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_o/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr>
<td>clock_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>porb_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>porb_l</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>por_l</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>rstb_h</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>rstb_l</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_clk_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_csb_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_clk_oeb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_csb_oeb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_oeb_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_oeb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io2_oeb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io3_oeb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_ieb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io1_ieb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io2_ieb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io3_ieb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_do_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_do_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io2_do_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io3_do_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_di_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io1_di_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io2_di_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr><tr>
<td>flash_io3_di_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
</tr><tr>
<td>flash_clk_frame</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_csb_frame</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_clk_oeb</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_csb_oeb</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_clk_ieb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_csb_ieb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_ieb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_ieb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_clk_frame_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_csb_frame_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_clk_ieb_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_csb_ieb_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_oeb_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_oeb_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_ieb_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_ieb_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_do_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>flash_io1_do_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io0_di_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_io1_di_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>caravel_clk_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>caravel_rstn_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>clock_core_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_io_loader_clock_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_io_loader_strobe_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_io_loader_resetn_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_io_loader_data_2_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>rstb_l_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>por_l_buf</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>porb_h_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>caravel_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>caravel_clk2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>caravel_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vccd_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vssd_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_clk_oeb_buf</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>flash_csb_oeb_buf</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vddio_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vssio_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vdda_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vssa_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vdda1_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vdda2_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vssa1_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vssa2_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vccd1_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vccd2_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>vssd1_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vssd2_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>la_data_in_user[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_in_mprj[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>la_data_out_mprj[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[63:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span>,<span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span></td>
</tr><tr>
<td>la_data_out_mprj[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[67]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[78]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[83]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_mprj[127:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[39]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[43]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[95:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[97]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[113]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[114]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[115]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[119]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[121]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[122]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[123]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[125]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">*T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_data_out_user[127]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_oenb_user[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_oenb_user[63:32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>la_oenb_user[95:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_oenb_user[127:96]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>la_oenb_mprj[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_oenb_mprj[63:32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>la_oenb_mprj[95:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>la_oenb_mprj[127:96]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>la_iena_mprj[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-la/simv/test">T36</span></td>
</tr><tr>
<td>user_irq[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>user_irq_core[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>user_irq_ena[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>irq_spi[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-IRQ_external/simv/test">*T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-IRQ_external/simv/test">T1</span></td>
</tr><tr>
<td>irq_spi[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_iena_wb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_cyc_o_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_stb_o_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_we_o_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_sel_o_core[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_adr_o_core[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_adr_o_core[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_dat_o_core[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_ack_i_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_dat_i_core[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr><tr>
<td>hk_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>hk_ack_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>hk_stb_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>hk_cyc_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mprj_cyc_o_user</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_stb_o_user</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_we_o_user</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_sel_o_user[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_adr_o_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_adr_o_user[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_dat_o_user[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_dat_i_user[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr><tr>
<td>mprj_ack_i_user</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mask_rev[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_clock2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>mprj_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
</tr><tr>
<td>mprj_vcc_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj2_vcc_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj_vdd_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mprj2_vdd_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>clk_passthru</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>resetn_passthru</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>porb_h_in_nc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>porb_h_out_nc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>qspi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>uart_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span></td>
</tr><tr>
<td>spi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr>
<td>debug_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span></td>
</tr><tr>
<td>ser_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
</tr><tr>
<td>ser_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
</tr><tr>
<td>spi_sdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr>
<td>spi_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>spi_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr>
<td>spi_sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr>
<td>spi_sdoenb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr>
<td>debug_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span></td>
</tr><tr>
<td>debug_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>debug_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>trap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpio_serial_link_1_shifted[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_serial_link_2_shifted[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_clock_1[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_clock_2[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_resetn_1[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>gpio_resetn_2[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>gpio_load_1[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_load_2[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_clock_1_shifted[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_clock_2_shifted[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_resetn_1_shifted[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>gpio_resetn_2_shifted[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>gpio_load_1_shifted[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_load_2_shifted[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>spi_pll_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>spi_pll_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_pll_sel[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>spi_pll90_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>spi_pll90_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_pll90_sel[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>spi_pll_div[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>spi_pll_div[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_pll_div[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr>
<td>spi_pll_trim[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_pll_trim[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>spi_pll_trim[25:13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ext_clk_sel</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pll_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>pll_clk90</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>ext_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
</tr><tr>
<td>spi_pll_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>spi_pll_dco_ena</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>gpio_defaults[493:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xz_nc[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xi_nc[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xib_nc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xna_nc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xno_nc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xmx_nc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xfq_nc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spare_xfqn_nc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1617">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_caravel">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
