

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sun Jun 13 18:02:12 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        prj1-fir
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   56|   56|   56|   56|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   55|   55|         5|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind"   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [fir.c:61]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]"   --->   Operation 13 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i5 [ 10, %0 ], [ %i_1, %5 ]"   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = sext i5 %i to i32" [fir.c:61]   --->   Operation 15 'sext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)" [fir.c:61]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [fir.c:61]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [fir.c:61]   --->   Operation 19 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%tmp_1 = icmp eq i5 %i, 0" [fir.c:62]   --->   Operation 20 'icmp' 'tmp_1' <Predicate = (!tmp)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %4" [fir.c:62]   --->   Operation 21 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%tmp_2 = add i5 %i, -1" [fir.c:66]   --->   Operation 22 'add' 'tmp_2' <Predicate = (!tmp & !tmp_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = zext i5 %tmp_2 to i64" [fir.c:66]   --->   Operation 23 'zext' 'tmp_3' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3" [fir.c:66]   --->   Operation 24 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%data = load i32* %shift_reg_addr, align 4" [fir.c:66]   --->   Operation 25 'load' 'data' <Predicate = (!tmp & !tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 26 [1/1] (2.32ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir.c:63]   --->   Operation 26 'store' <Predicate = (!tmp & tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %5" [fir.c:65]   --->   Operation 27 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind" [fir.c:71]   --->   Operation 28 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [fir.c:72]   --->   Operation 29 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%data = load i32* %shift_reg_addr, align 4" [fir.c:66]   --->   Operation 30 'load' 'data' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = zext i32 %i_cast to i64" [fir.c:66]   --->   Operation 31 'zext' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4" [fir.c:66]   --->   Operation 32 'getelementptr' 'shift_reg_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.32ns)   --->   "store i32 %data, i32* %shift_reg_addr_1, align 4" [fir.c:66]   --->   Operation 33 'store' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %5"   --->   Operation 34 'br' <Predicate = (!tmp_1)> <Delay = 1.76>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = zext i32 %i_cast to i64" [fir.c:69]   --->   Operation 35 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5" [fir.c:69]   --->   Operation 36 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:69]   --->   Operation 37 'load' 'c_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i, -1" [fir.c:61]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%data1 = phi i32 [ %x_read, %3 ], [ %data, %4 ]"   --->   Operation 39 'phi' 'data1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (2.32ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:69]   --->   Operation 40 'load' 'c_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 41 [1/1] (8.51ns)   --->   "%tmp_6 = mul nsw i32 %c_load, %data1" [fir.c:69]   --->   Operation 41 'mul' 'tmp_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 42 [1/1] (2.55ns)   --->   "%acc_1 = add nsw i32 %tmp_6, %acc" [fir.c:69]   --->   Operation 42 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [fir.c:61]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7       (specbitsmap      ) [ 0000000]
StgValue_8       (specbitsmap      ) [ 0000000]
StgValue_9       (specbitsmap      ) [ 0000000]
StgValue_10      (spectopmodule    ) [ 0000000]
x_read           (read             ) [ 0011111]
StgValue_12      (br               ) [ 0111111]
acc              (phi              ) [ 0011111]
i                (phi              ) [ 0011000]
i_cast           (sext             ) [ 0001000]
tmp              (bitselect        ) [ 0011111]
empty            (speclooptripcount) [ 0000000]
StgValue_18      (br               ) [ 0000000]
StgValue_19      (specloopname     ) [ 0000000]
tmp_1            (icmp             ) [ 0011111]
StgValue_21      (br               ) [ 0000000]
tmp_2            (add              ) [ 0000000]
tmp_3            (zext             ) [ 0000000]
shift_reg_addr   (getelementptr    ) [ 0001000]
StgValue_26      (store            ) [ 0000000]
StgValue_27      (br               ) [ 0011111]
StgValue_28      (write            ) [ 0000000]
StgValue_29      (ret              ) [ 0000000]
data             (load             ) [ 0011111]
tmp_4            (zext             ) [ 0000000]
shift_reg_addr_1 (getelementptr    ) [ 0000000]
StgValue_33      (store            ) [ 0000000]
StgValue_34      (br               ) [ 0011111]
tmp_5            (zext             ) [ 0000000]
c_addr           (getelementptr    ) [ 0000100]
i_1              (add              ) [ 0110111]
data1            (phi              ) [ 0000110]
c_load           (load             ) [ 0000010]
tmp_6            (mul              ) [ 0000001]
acc_1            (add              ) [ 0111111]
StgValue_43      (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="StgValue_28_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="shift_reg_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data/2 StgValue_26/2 StgValue_33/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="shift_reg_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="c_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="acc_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="acc_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="5" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="data1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="data1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="3"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data1/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 i_1/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="acc_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="4"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="x_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_cast_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="shift_reg_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="data_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="203" class="1005" name="c_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="c_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_6_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="acc_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="36" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="62" pin="3"/><net_sink comp="62" pin=1"/></net>

<net id="77"><net_src comp="69" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="48" pin=2"/></net>

<net id="103"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="125"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="108" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="104" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="108" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="108" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="108" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="126" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="168"><net_src comp="116" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="91" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="42" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="183"><net_src comp="133" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="192"><net_src comp="145" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="55" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="201"><net_src comp="62" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="206"><net_src comp="78" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="211"><net_src comp="126" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="216"><net_src comp="85" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="221"><net_src comp="164" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="226"><net_src comp="169" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
	Port: shift_reg | {2 3 }
 - Input state : 
	Port: fir : c | {3 4 }
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		StgValue_18 : 2
		tmp_1 : 1
		StgValue_21 : 2
		tmp_2 : 1
		tmp_3 : 2
		shift_reg_addr : 3
		data : 4
		StgValue_28 : 1
	State 3
		shift_reg_addr_1 : 1
		StgValue_33 : 2
		c_addr : 1
		c_load : 2
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        grp_fu_126       |    0    |    0    |    15   |
|          |       acc_1_fu_169      |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       tmp_6_fu_164      |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       tmp_1_fu_145      |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_42    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_28_write_fu_48 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |      i_cast_fu_133      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_137       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_151      |    0    |    0    |    0    |
|   zext   |       tmp_4_fu_156      |    0    |    0    |    0    |
|          |       tmp_5_fu_160      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |    85   |
|----------|-------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|shift_reg|    0   |   64   |    6   |
+---------+--------+--------+--------+
|  Total  |    0   |   64   |    6   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_1_reg_223    |   32   |
|      acc_reg_91      |   32   |
|    c_addr_reg_203    |    4   |
|    c_load_reg_213    |   32   |
|     data1_reg_116    |   32   |
|     data_reg_198     |   32   |
|      i_1_reg_208     |    5   |
|    i_cast_reg_180    |   32   |
|       i_reg_104      |    5   |
|shift_reg_addr_reg_193|    4   |
|     tmp_1_reg_189    |    1   |
|     tmp_6_reg_218    |   32   |
|    x_read_reg_174    |   32   |
+----------------------+--------+
|         Total        |   275  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_62 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_85 |  p0  |   2  |   4  |    8   ||    9    |
|    acc_reg_91    |  p0  |   2  |  32  |   64   ||    9    |
|     i_reg_104    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_126    |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   172  || 10.7055 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   85   |
|   Memory  |    0   |    -   |    -   |   64   |    6   |
|Multiplexer|    -   |    -   |   10   |    -   |   66   |
|  Register |    -   |    -   |    -   |   275  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   10   |   339  |   157  |
+-----------+--------+--------+--------+--------+--------+
