// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_mat_rows_dout,
        p_src_mat_rows_num_data_valid,
        p_src_mat_rows_fifo_cap,
        p_src_mat_rows_empty_n,
        p_src_mat_rows_read,
        p_src_mat_cols_dout,
        p_src_mat_cols_num_data_valid,
        p_src_mat_cols_fifo_cap,
        p_src_mat_cols_empty_n,
        p_src_mat_cols_read,
        imgInput_data_dout,
        imgInput_data_num_data_valid,
        imgInput_data_fifo_cap,
        imgInput_data_empty_n,
        imgInput_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        filter,
        p_shift
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_mat_rows_dout;
input  [2:0] p_src_mat_rows_num_data_valid;
input  [2:0] p_src_mat_rows_fifo_cap;
input   p_src_mat_rows_empty_n;
output   p_src_mat_rows_read;
input  [31:0] p_src_mat_cols_dout;
input  [2:0] p_src_mat_cols_num_data_valid;
input  [2:0] p_src_mat_cols_fifo_cap;
input   p_src_mat_cols_empty_n;
output   p_src_mat_cols_read;
input  [7:0] imgInput_data_dout;
input  [2:0] imgInput_data_num_data_valid;
input  [2:0] imgInput_data_fifo_cap;
input   imgInput_data_empty_n;
output   imgInput_data_read;
output  [7:0] imgOutput_data_din;
input  [2:0] imgOutput_data_num_data_valid;
input  [2:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [15:0] m_axi_gmem1_WDATA;
output  [1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [15:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [9:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] filter;
input  [7:0] p_shift;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_mat_rows_read;
reg p_src_mat_cols_read;
reg imgInput_data_read;
reg imgOutput_data_write;
reg m_axi_gmem1_ARVALID;
reg[63:0] m_axi_gmem1_ARADDR;
reg[0:0] m_axi_gmem1_ARID;
reg[31:0] m_axi_gmem1_ARLEN;
reg[2:0] m_axi_gmem1_ARSIZE;
reg[1:0] m_axi_gmem1_ARBURST;
reg[1:0] m_axi_gmem1_ARLOCK;
reg[3:0] m_axi_gmem1_ARCACHE;
reg[2:0] m_axi_gmem1_ARPROT;
reg[3:0] m_axi_gmem1_ARQOS;
reg[3:0] m_axi_gmem1_ARREGION;
reg[0:0] m_axi_gmem1_ARUSER;
reg m_axi_gmem1_RREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_mat_rows_blk_n;
wire    ap_CS_fsm_state10;
reg    p_src_mat_cols_blk_n;
reg    gmem1_blk_n_AR;
wire  signed [62:0] trunc_ln_fu_166_p4;
reg   [62:0] trunc_ln_reg_285;
reg    ap_block_state1;
wire   [15:0] img_width_fu_187_p1;
reg   [15:0] img_width_reg_295;
reg    ap_block_state10;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_done;
wire   [15:0] img_height_fu_191_p1;
reg   [15:0] img_height_reg_300;
wire    ap_CS_fsm_state11;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_idle;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_ready;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWVALID;
wire   [63:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWADDR;
wire   [0:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWID;
wire   [31:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWLEN;
wire   [2:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWBURST;
wire   [1:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWPROT;
wire   [3:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWQOS;
wire   [3:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWREGION;
wire   [0:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWUSER;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WVALID;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WDATA;
wire   [1:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WSTRB;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WLAST;
wire   [0:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WID;
wire   [0:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WUSER;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARVALID;
wire   [63:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARADDR;
wire   [0:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARID;
wire   [31:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARLEN;
wire   [2:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARBURST;
wire   [1:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARPROT;
wire   [3:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARQOS;
wire   [3:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARREGION;
wire   [0:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARUSER;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_RREADY;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_BREADY;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out1;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out1_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out2;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out2_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out3;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out3_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out4;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out4_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out5;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out5_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out6;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out6_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out7;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out7_ap_vld;
wire   [15:0] grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out8;
wire    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out8_ap_vld;
wire    grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start;
wire    grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_done;
wire    grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_idle;
wire    grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_ready;
wire    grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgInput_data_read;
wire   [7:0] grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgOutput_data_din;
wire    grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgOutput_data_write;
reg    grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start_reg;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln834_fu_176_p1;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start_reg = 1'b0;
#0 grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start_reg = 1'b0;
end

Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start),
    .ap_done(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_done),
    .ap_idle(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_idle),
    .ap_ready(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_ready),
    .m_axi_gmem1_AWVALID(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .sext_ln834(trunc_ln_reg_285),
    .p_out(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out),
    .p_out_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out_ap_vld),
    .p_out1(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out1),
    .p_out1_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out1_ap_vld),
    .p_out2(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out2),
    .p_out2_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out2_ap_vld),
    .p_out3(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out3),
    .p_out3_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out3_ap_vld),
    .p_out4(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out4),
    .p_out4_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out4_ap_vld),
    .p_out5(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out5),
    .p_out5_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out5_ap_vld),
    .p_out6(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out6),
    .p_out6_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out6_ap_vld),
    .p_out7(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out7),
    .p_out7_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out7_ap_vld),
    .p_out8(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out8),
    .p_out8_ap_vld(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out8_ap_vld)
);

Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start),
    .ap_done(grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_done),
    .ap_idle(grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_idle),
    .ap_ready(grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(3'd0),
    .imgInput_data_fifo_cap(3'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgInput_data_read),
    .imgOutput_data_din(grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgOutput_data_din),
    .imgOutput_data_num_data_valid(3'd0),
    .imgOutput_data_fifo_cap(3'd0),
    .imgOutput_data_full_n(imgOutput_data_full_n),
    .imgOutput_data_write(grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgOutput_data_write),
    .p_filter_kernel_0_0_val1(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out4),
    .p_filter_kernel_0_1_val2(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out5),
    .p_filter_kernel_0_2_val3(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out3),
    .p_filter_kernel_1_0_val4(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out7),
    .p_filter_kernel_1_1_val5(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out8),
    .p_filter_kernel_1_2_val6(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out6),
    .p_filter_kernel_2_0_val7(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out1),
    .p_filter_kernel_2_1_val8(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out2),
    .p_filter_kernel_2_2_val9(grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_p_out),
    .shift(p_shift),
    .rows(img_height_reg_300),
    .cols(img_width_reg_295)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start_reg <= 1'b1;
        end else if ((grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_ready == 1'b1)) begin
            grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_ready == 1'b1)) begin
            grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state10) | (grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        img_height_reg_300 <= img_height_fu_191_p1;
        img_width_reg_295 <= img_width_fu_187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_gmem1_ARREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln_reg_285 <= {{filter[63:1]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state10) | (grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_done == 1'b0))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem1_ARREADY == 1'b0) | (1'b1 == ap_block_state1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        imgInput_data_read = grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgInput_data_read;
    end else begin
        imgInput_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        imgOutput_data_write = grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgOutput_data_write;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_ARREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem1_ARADDR = sext_ln834_fu_176_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARADDR = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARADDR;
    end else begin
        m_axi_gmem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARBURST = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARBURST;
    end else begin
        m_axi_gmem1_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARCACHE = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARCACHE;
    end else begin
        m_axi_gmem1_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARID = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARID;
    end else begin
        m_axi_gmem1_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_ARREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem1_ARLEN = 32'd9;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARLEN = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARLEN;
    end else begin
        m_axi_gmem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARLOCK = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARLOCK;
    end else begin
        m_axi_gmem1_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARPROT = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARPROT;
    end else begin
        m_axi_gmem1_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARQOS = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARQOS;
    end else begin
        m_axi_gmem1_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARREGION = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARREGION;
    end else begin
        m_axi_gmem1_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARSIZE = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARSIZE;
    end else begin
        m_axi_gmem1_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARUSER = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARUSER;
    end else begin
        m_axi_gmem1_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_ARREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_ARVALID = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_ARVALID;
    end else begin
        m_axi_gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem1_RREADY = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_m_axi_gmem1_RREADY;
    end else begin
        m_axi_gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_src_mat_cols_blk_n = p_src_mat_cols_empty_n;
    end else begin
        p_src_mat_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state10) | (grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        p_src_mat_cols_read = 1'b1;
    end else begin
        p_src_mat_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_src_mat_rows_blk_n = p_src_mat_rows_empty_n;
    end else begin
        p_src_mat_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state10) | (grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        p_src_mat_rows_read = 1'b1;
    end else begin
        p_src_mat_rows_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem1_ARREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if ((~((1'b1 == ap_block_state10) | (grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10 = ((p_src_mat_cols_empty_n == 1'b0) | (p_src_mat_rows_empty_n == 1'b0));
end

assign grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start = grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129_ap_start_reg;

assign grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start = grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_ap_start_reg;

assign imgOutput_data_din = grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145_imgOutput_data_din;

assign img_height_fu_191_p1 = p_src_mat_rows_dout[15:0];

assign img_width_fu_187_p1 = p_src_mat_cols_dout[15:0];

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_WDATA = 16'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 2'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign sext_ln834_fu_176_p1 = trunc_ln_fu_166_p4;

assign trunc_ln_fu_166_p4 = {{filter[63:1]}};

endmodule //Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s
