****** production report begin ******
  Started at: 20250121 110040
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.

INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf
RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
WARNING: MEAS - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
WARNING: MEAS - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.099654 	V

vcs_pll             	:	0.0499697 	V
vcs_pm_1            	:	0.0499286 	V
vcs_pm_2            	:	0.0500782 	V
vdd_io_clk          	:	0.0500365 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0499002  	V
vcsio_ts            	:	0.0500844  	V
vcsio_vs_1          	:	0.0499223  	V
vcsio_vs_2          	:	0.05008  	V
vddio_io_clk        	:	0.0499632  	V
vddio_pll           	:	0.050041  	V
vddio_rx            	:	0.0500662  	V
vddio_tx            	:	0.0499707  	V
vdd_mux             	:	0.0500795 	V

vss_mux             	:	-0.000118808 	V
vcsio_ef_1          	:	-9.4403e-05 	V
vcsio_ef_2          	:	-1.8219e-05 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 0.64516 	A
Current - vddio_tx 	:	 0.0736026 	mA
Current - vddio_rx 	:	 0.20706 	mA
Current - vdd_mux 	:	 0.0782454 	mA
Current - vss_mux 	:	 0.116126 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0125536  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0216966  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0268781  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.000891426  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.0125257  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : 0.00242986  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.00215676  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.0203683  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0160082  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.00458819  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : 0.00337019  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.0578539  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.0341145  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 475.644	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.75829  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.758307  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.758409  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.758921  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.758347  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.758828  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.286268  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.758852  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.758795  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.287487  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.287249  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.758706  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.758949  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.758671  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.286053  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.758434  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.758892  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.288057  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.7586  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.285851  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.288975  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.286324  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.758311  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.758548  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.281475  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.286348  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.286035  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.287759  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.758184  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.758543  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.285604  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.758528  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.758888  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.758883  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.758669  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.758809  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.758641  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.758435  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.758149  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.286655  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.286578  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.758055  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.758962  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.758726  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.758706  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.75814  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.758491  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.758481  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.758338  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.286034  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.287393  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.286005  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.285999  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.28634  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.759019  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.75849  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.284779  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.285452  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.286442  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.285691  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.285885  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.758552  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.758758  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.758499  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.757983  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.758264  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.287031  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.285778  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.753243  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.758316  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.758268  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.281181  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.758075  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.288416  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.758518  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.758335  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.758449  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.286026  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.288195  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.28602  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.286762  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.28542  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.75883  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.758548  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.758793  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.758543  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.758697  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.758204  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.758355  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.759133  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.758073  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.287651  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.758962  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.758679  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.75758  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.28703  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.286028  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.285718  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.758595  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.758345  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.758076  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.285921  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.286738  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.75894  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.758271  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.285815  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.286038  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.758207  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.758302  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.286381  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.758322  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.758688  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.75825  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.758421  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.758607  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.28554  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.758664  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.286968  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.758702  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.758474  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.288734  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.758565  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.758612  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.758432  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.758658  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.758093  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.758773  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.75798  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.286169  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.28686  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.286606  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.758996  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.758612  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.286334  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.758763  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.758304  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.28708  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.758325  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.757812  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.285406  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.285932  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.285664  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.286668  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.758335  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.758278  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.75875  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.284604  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.288609  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.758535  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.75834  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.289937  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.286508  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.758575  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.758622  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.75887  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.758984  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.289082  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.285755  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.758412  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.758778  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.759001  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.285477  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.758454  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.286046  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.758254  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.28862  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.286211  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.75864  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.758809  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.285771  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.28686  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.758887  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.758831  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.758165  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.758905  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.758962  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.758622  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.758715  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.758658  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.758173  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.286226  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.287826  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.286695  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.286688  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.758187  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.758204  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.758911  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.758712  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.758755  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.75853  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.758481  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.758377  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.286652  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.285487  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.758909  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.758612  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.758737  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.757926  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.757986  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.758416  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.28629  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.285999  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.758251  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.758154  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.758385  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.758137  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.28568  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.286852  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.286995  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.694575  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.758339  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.289048  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.758212  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.758763  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.749399  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.749307  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.749335  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.749641  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.749534  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.749819  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.285916  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.749434  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.749605  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.287593  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.287527  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.749591  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.749584  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.749499  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.286892  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.749264  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.74957  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.286844  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.749705  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.286803  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.286217  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.286485  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.749344  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.749527  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.273396  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.286795  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.286819  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.288325  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.749342  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.749442  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.286908  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.749031  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.749387  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.74943  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.749344  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.749145  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.749072  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.749173  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.74908  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.286762  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.287249  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.748782  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.749544  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.749608  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.749273  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.748981  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.749059  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.749266  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.749308  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.287178  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.285983  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.286406  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.28726  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.287024  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.749544  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.749215  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.286327  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.286268  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.286421  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.286534  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.28665  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.749294  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.749044  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.749344  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.748874  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.749173  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.286795  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.285561  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.745874  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.74903  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.749124  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.27364  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.749101  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.286989  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.749456  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.749506  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.749278  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.287037  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.284656  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.285778  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.286575  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.28529  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.749627  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.749527  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.749684  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.749648  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.749684  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.748974  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.749477  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.749522  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.748803  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.287975  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.749657  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.749343  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.748987  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.287374  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.286552  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.287177  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.74938  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.749458  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.749173  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.285691  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.286585  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.749679  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.749266  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.286739  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.286327  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.749173  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.749023  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.28733  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.749285  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.749591  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.749157  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.749477  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.749356  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.285981  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.749321  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.287348  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.749719  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.749379  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.286787  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.749762  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.749401  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.748974  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.74888  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.749093  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.749223  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.748867  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.287437  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.286209  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.286762  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.7496  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.749437  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.288447  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.749195  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.74908  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.288122  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.748953  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.748818  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.286043  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.28773  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.286349  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.286966  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.749335  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.749222  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.74947  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.286355  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.287519  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.749385  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.749264  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.287747  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.285981  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.749613  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.749548  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.749527  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.749741  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.287357  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.285461  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.749285  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.74957  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.749627  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.28581  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.749342  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.287746  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.749323  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.287527  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.287055  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.749534  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.749238  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.287983  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.286909  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.749543  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.749295  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.748918  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.749373  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.749487  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.749491  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.749015  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.749165  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.749094  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.286187  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.287496  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.286366  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.285504  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.748896  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.748953  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.749558  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.749316  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.749144  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.749215  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.749323  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.749179  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.286184  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.286812  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.749351  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.749323  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.748973  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.748782  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.748946  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.749044  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.288065  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.285447  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.749159  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.749102  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.749266  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.748988  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.286032  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.288057  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.28717  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.748688  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.748973  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.287151  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.74952  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.749387  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.756988 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.756988 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.756874 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.75676 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.756931 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.75659 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.757045 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.756704 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.757102 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.756533 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.757045 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.757102 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.756704 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.75659 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.756476 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.75659 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.756817 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.756874 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.756476 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.756362 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.756647 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.75659 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.75659 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.757045 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.756647 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.75659 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.756533 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.756988 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.75659 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.756647 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.756704 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200094 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.756686 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.756686 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.756857 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.757085 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.756572 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.757085 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.756971 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.756971 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.756572 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.757085 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.756458 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.756686 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.756971 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.756743 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.756458 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.7568 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.756914 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.756914 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.756686 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.756572 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.756458 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.757142 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.756572 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.757028 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.757028 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.756515 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.756971 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.756572 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.756458 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.756345 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.756743 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.199919 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.756803 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.756917 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.757145 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.75686 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.756917 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.757259 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.756633 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.756746 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.757031 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.757202 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.757088 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.757259 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.757145 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.75686 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.756974 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.757031 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.757031 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.756519 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.757259 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.756917 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.757031 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.756803 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.757031 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.757145 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.757316 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.75686 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.757088 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.757088 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.756746 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.75686 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.756746 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200375 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.757219 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.757276 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.757219 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.756991 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.757219 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.756934 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.200323 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.756952 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.756838 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.756325 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.756952 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.756382 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.756325 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.756724 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.757065 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.756895 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.756724 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.756553 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.756952 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.756895 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.756439 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.756496 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.756667 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.2001 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.756479 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.756479 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.756308 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.756365 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.756422 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.756479 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.756934 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.756365 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.757162 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.756821 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.756479 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.289344 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.756194 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.756137 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.756422 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.756194 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.756422 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.756422 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.756251 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.756422 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.756308 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.756251 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200152 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.756877 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.756422 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.756934 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.756251 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.756308 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.756991 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.756764 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.757048 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.756593 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.756707 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.756536 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.756707 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.756422 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.756308 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.756194 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.75665 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.756593 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.756536 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.200039 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.756269 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.756382 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.756212 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.756325 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.756155 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.756212 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.756439 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.756325 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.756269 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.756269 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.756155 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.756212 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.756325 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.756439 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.756212 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.756098 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.756098 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.757008 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.756155 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.757122 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.756212 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.75661 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.756667 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.756781 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.756838 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.756212 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200328 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.286489 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.285919 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.28609 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.287058 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.287001 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.287571 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.287286 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.287343 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.287628 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.28945 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.288595 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.288595 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.286944 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.287912 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.287684 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.289108 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.286773 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.28609 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.288937 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.286204 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.287229 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.287172 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.286603 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.28962 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.286147 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.285862 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.287457 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.286603 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.285464 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.286204 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.287343 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200171 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.286394 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.288843 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.287476 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.286679 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.287932 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.287419 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.2889 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.288558 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.28759 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.289185 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.288103 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.289697 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.286281 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.288444 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.286907 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.286394 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.285483 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.286565 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.286793 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.289412 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.288217 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.287932 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.287021 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.286508 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.287021 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.286736 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.287818 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.288672 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.287818 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.287419 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.288274 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.199843 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.287748 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.289342 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.287634 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.287179 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.287463 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.286381 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.287691 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.28678 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.288944 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.287349 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.287919 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.28752 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.288944 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.287805 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.289513 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.289684 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.286837 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.287292 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.287577 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.287349 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.287235 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.288147 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.287691 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.287008 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.288033 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.287805 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.288033 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.28957 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.28809 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.288147 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.289001 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.199948 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.286675 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.287699 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.287984 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.286846 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.285878 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.286846 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.286106 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.288382 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.288325 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.287187 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.287813 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.28696 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.286504 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.289634 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.286846 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.287472 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.28935 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.286846 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.286675 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.288041 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.287529 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.285935 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.287813 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.287187 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.28713 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.287529 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200344 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.289641 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.28782 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.286909 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.28782 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.28873 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.286852 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.287308 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.28782 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.286511 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.289243 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.288446 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.289641 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.287535 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.287478 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.286682 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.28873 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.285828 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.200064 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.286397 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.286511 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.288332 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.287763 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.288047 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.288446 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.288673 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.289527 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.287251 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.287308 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.287592 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.286738 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.285942 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.286852 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.286682 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.287023 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.287421 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.287934 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.288104 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.28782 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.287364 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.286625 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.28782 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.286909 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.286682 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.287251 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.286966 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.200234 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.28708 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.287137 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.287251 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.287364 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.286511 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.286226 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.287308 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.287991 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.288332 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.287649 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.286795 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.286397 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.286966 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.286738 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.288218 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.286283 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.287991 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.288844 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.288047 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.288503 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.287763 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.287194 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.287877 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.287023 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.288389 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.286568 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.287251 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.286966 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200234 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.286973 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.287485 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.287485 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.286688 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.287086 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.286404 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.288111 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.287997 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.287826 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.286859 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.287428 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.289477 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.287883 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.286973 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.287883 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.287314 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.287086 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.287314 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.287883 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.287086 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.287428 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.28646 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.287542 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.286176 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.288225 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.287314 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.288054 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.287428 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.286005 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.286404 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.287086 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.20041 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.285935 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.285878 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.28639 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.286732 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.28622 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.287415 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.287529 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.286504 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.287358 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.28861 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.288553 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.287016 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.28639 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.286447 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.287301 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.287244 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.28696 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.286106 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.287301 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.286846 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.288155 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.289407 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.287187 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.287984 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.286049 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.286447 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.287358 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.286561 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.288951 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.289008 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.200287 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.747783 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.747783 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.747783 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.747954 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.747555 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.747783 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.748011 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.747783 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199732 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.747498 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.747555 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.747498 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.747783 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.747726 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.747555 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.747441 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.747897 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.747669 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.747612 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.74784 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.747498 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.747498 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.747328 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.747669 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199504 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.747722 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.747437 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.19942 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.19959 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.747665 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.747437 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199647 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.28958 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.746982 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.747096 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199647 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.747608 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.74721 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.199647 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.746982 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.74721 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.747153 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.747039 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.747494 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.747096 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.747437 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.747551 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.747267 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.747381 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.747324 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.747096 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199875 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.285981 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.287177 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.286721 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.286551 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.28843 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.286551 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.286664 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.287746 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.286949 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.287234 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.289056 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.288942 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.28638 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.288373 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.288828 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.287006 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.286778 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.286778 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.287405 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.287006 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.286721 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.288145 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.288088 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.287689 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.288259 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.288145 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.287177 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.287917 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.286778 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.287291 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.286437 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.200113 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.28747 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.286673 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.286843 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.287641 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.287641 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.287698 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.288267 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.287128 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.287868 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.287925 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.288666 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.288039 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.288438 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.288495 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.287811 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.289406 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.286046 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.286786 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.28616 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.287982 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.28673 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.287356 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.287584 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.287527 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.28821 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.287356 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.287641 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.288267 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.287356 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.289064 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.288324 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199721 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.288356 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.28847 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.287274 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.287274 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.287274 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.288869 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.287673 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.288527 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.289153 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.288015 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.28773 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.287901 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.289267 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.288926 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.287844 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.288072 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.287502 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.287502 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.287673 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.289438 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.289096 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.287274 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.286079 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.286648 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.28773 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.288356 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.288812 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.287673 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.288641 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.287217 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.288242 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.199931 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.28852 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.287609 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.286642 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.285845 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.286301 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.287382 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.286813 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.286642 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.286813 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.285845 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.287723 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.286016 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.289601 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.287723 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.287894 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.287609 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.287382 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.286414 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.287553 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.287325 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.287496 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.285788 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.287666 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.288805 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.286244 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.289089 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199965 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.286357 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.287439 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.288691 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.288634 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.287837 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.287382 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.288236 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.287211 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.288292 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.285504 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.288463 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.288805 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.28704 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.286414 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.288179 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.286699 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.288008 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.286585 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.287723 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.289601 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.28704 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.286927 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.286813 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.28687 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.286699 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.286528 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.286642 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.286756 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199624 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.287032 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.287715 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.287146 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.287544 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.289593 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.285951 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.289195 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.288284 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.287089 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.289024 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.288398 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.286861 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.285211 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.288057 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.286975 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.288227 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.287374 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.286918 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.287772 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.288455 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.288 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.288341 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.288057 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.289593 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.28652 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.287032 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.287943 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.286008 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.287146 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.287658 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.285382 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199277 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.288463 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.288577 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.286073 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.289431 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.289772 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.288406 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.288179 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.285333 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.288122 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.28539 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.28687 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.287837 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.286073 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.287325 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.288463 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.288292 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.287837 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.286699 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.286756 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.286813 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.287496 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.289658 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.288748 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.289772 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.285561 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.287666 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.28704 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.199396 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.286821 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.287675 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.288699 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.288471 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.286309 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.289325 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.288016 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.288927 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.289382 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.287959 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.288699 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.288187 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.28813 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.287788 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.288984 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.28887 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.28813 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.28813 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.287902 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.287105 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.288073 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.286764 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.288585 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.288244 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.287845 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.288358 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.287504 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.286992 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.285626 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.286764 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.289268 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199288 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.288975 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.288862 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.287097 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.287951 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.287439 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.288918 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.287553 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.287837 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.287268 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.28852 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.288292 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.287439 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.288122 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.285618 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.287439 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.287723 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.287154 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.286983 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.287837 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.287666 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.288463 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.286357 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.28852 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.288122 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.286983 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.286927 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.286301 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.288349 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.285561 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.289488 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.287496 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.200933 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


idd_static of dps_core pin
vdd_core 	: 1339.18	mA


IDD_static of dps_0p8 pins
vcs_pll  	: 0.00917201	mA
vcs_pm_1  	: 0.0165443	mA
vcs_pm_2  	: 0.022632	mA
vdd_io_clk  	: 0.0280378	mA
vdd_pll  	: 0.0279619	mA


IDD_static of dps_1p8 pins
vcsio_pll  	: 0.498794	mA
vcsio_ts  	: 0.00462194	mA
vcsio_vs_1  	: 0.0103338	mA
vcsio_vs_2  	: 0.00610976	mA
vddio_io_clk  	: 0.0875892	mA
vddio_pll  	: 0.0862932	mA
vddio_rx  	: 4.99991	mA
vddio_tx  	: 15.395	mA

All DPS connected
All DPS disconnected


IDD_dynamic of dps_core pin :
vdd_core 	:  14613.5	mA


IDD_dynamic of dps_0p8 pins
vcs_pll  	:0.506587	mA
vcs_pm_1  	:0.0312883	mA
vcs_pm_2  	:0.0372249	mA
vdd_io_clk  	:0.0401884	mA
vdd_pll  	:0.0314067	mA


IDD_dynamic of dps_1p8 pins
vcsio_pll  	:1.71589	mA
vcsio_ts  	:0.00462194	mA
vcsio_vs_1  	:0.00242986	mA
vcsio_vs_2  	:0.00610976	mA
vddio_io_clk  	:0.123161	mA
vddio_pll  	:0.102088	mA
vddio_rx  	:6.53937	mA
vddio_tx  	:15.4345	mA
All DPS connected
All DPS disconnected


Leakage_High_Dir Datalog : 

leak_hi_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.032  uA
leak_hi_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.027  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.019  uA
leak_hi_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.009  uA
leak_hi_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.018  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.008  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.008  uA
leak_hi_r_eve_c_eve_io_req_pad_data_20        Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.02  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.015  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_io_clk_pad_i              Meas Value:	-0.005  uA
leak_hi_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.013  uA
leak_hi_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.01  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.004  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	0.021  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	0.004  uA
leak_hi_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.019  uA
leak_hi_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.018  uA
leak_hi_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.008  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.019  uA
leak_hi_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.006  uA
leak_hi_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.026  uA
leak_hi_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.009  uA
leak_hi_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0  uA
leak_hi_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.011  uA


leak_hi_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.033  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.001  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	-0.001  uA
leak_hi_r_eve_c_odd_io_req_pad_data_12        Meas Value:	0  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	-0.004  uA
leak_hi_r_eve_c_odd_io_req_pad_data_11        Meas Value:	-0.002  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.015  uA
leak_hi_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.027  uA
leak_hi_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.007  uA
leak_hi_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.027  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0  uA
leak_hi_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	0.008  uA
leak_hi_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.016  uA
leak_hi_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	0.014  uA
leak_hi_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.003  uA
leak_hi_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.021  uA
leak_hi_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.011  uA
leak_hi_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.006  uA
leak_hi_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.006  uA


leak_hi_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.007  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.027  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.014  uA
leak_hi_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.019  uA
leak_hi_r_odd_c_eve_io_req_pad_data_0         Meas Value:	0.003  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	-0.002  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.027  uA
leak_hi_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.009  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.013  uA
leak_hi_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.006  uA
leak_hi_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.007  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.009  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.008  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.016  uA
leak_hi_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.019  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0.01  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	-0.001  uA
leak_hi_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	0.014  uA
leak_hi_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.009  uA
leak_hi_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.014  uA


leak_hi_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.04  uA
leak_hi_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.045  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.027  uA
leak_hi_r_odd_c_odd_io_req_pad_data_16        Meas Value:	0  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_io_req_pad_data_15        Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.023  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.029  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.011  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.019  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.007  uA
leak_hi_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.021  uA
leak_hi_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.013  uA
leak_hi_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.014  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.012  uA
leak_hi_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.003  uA
leak_hi_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	0.028  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.014  uA
leak_hi_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.017  uA
leak_hi_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.028  uA
leak_hi_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.008  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.02  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.007  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.008  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_pllset_pad_i_0            Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.012  uA
leak_hi_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0.004  uA
leak_hi_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	0.002  uA


All DPS connected
All DPS disconnected


Leakage_Low_Dir Datalog : 

leak_lo_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.033  uA
leak_lo_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.036  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.02  uA
leak_lo_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.012  uA
leak_lo_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.023  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.005  uA
leak_lo_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.009  uA
leak_lo_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.011  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.012  uA
leak_lo_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.024  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.011  uA
leak_lo_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_clk_pad_i              Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.015  uA
leak_lo_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.013  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.003  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	0  uA
leak_lo_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.023  uA
leak_lo_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.019  uA
leak_lo_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.01  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.016  uA
leak_lo_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_pllset_pad_i_3            Meas Value:	-0.001  uA
leak_lo_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.01  uA


leak_lo_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.027  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	-0.001  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	-0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	0  uA
leak_lo_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.014  uA
leak_lo_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.025  uA
leak_lo_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.011  uA
leak_lo_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.015  uA
leak_lo_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.026  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.005  uA
leak_lo_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.019  uA
leak_lo_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.011  uA
leak_lo_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.015  uA
leak_lo_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	0  uA
leak_lo_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.021  uA
leak_lo_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	0  uA
leak_lo_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.008  uA


leak_lo_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.011  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.033  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.03  uA
leak_lo_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.03  uA
leak_lo_r_odd_c_eve_io_req_pad_data_0         Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	-0.001  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.013  uA
leak_lo_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.009  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.016  uA
leak_lo_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.005  uA
leak_lo_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.013  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.012  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.004  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.009  uA
leak_lo_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.017  uA
leak_lo_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	-0.005  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	-0.002  uA
leak_lo_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.026  uA
leak_lo_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.005  uA
leak_lo_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.008  uA


leak_lo_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_io_req_pad_data_9         Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.05  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.01  uA
leak_lo_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.023  uA
leak_lo_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.005  uA
leak_lo_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_15        Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.012  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.021  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.03  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.011  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.023  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.026  uA
leak_lo_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.013  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.014  uA
leak_lo_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.006  uA
leak_lo_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.022  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.011  uA
leak_lo_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.021  uA
leak_lo_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.006  uA
leak_lo_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.005  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.017  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.005  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.01  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.013  uA
leak_lo_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.011  uA
leak_lo_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0.005  uA
leak_lo_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.012  uA
leak_lo_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.006  uA
leak_lo_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.002  uA


All DPS connected
All DPS disconnected


Leakage_High_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_hi_mux_io_req_pad_data_250      Meas Value: 18.017 uA
leak_hi_mux_io_req_pad_data_174      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_200      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_40       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_52       Meas Value: 18.022 uA
leak_hi_mux_io_req_pad_data_56       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_202      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_161      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_42       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_81       Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_47       Meas Value: 17.965 uA
leak_hi_mux_io_req_pad_data_87       Meas Value: 17.942 uA
leak_hi_mux_io_req_pad_data_122      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_131      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_92       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_248      Meas Value: 18.017 uA
leak_hi_mux_io_req_pad_data_184      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_103      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_195      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_119      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_172      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_123      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_168      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_44       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_160      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_89       Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_213      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_249      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_204      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_48       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_163      Meas Value: 17.955 uA


MUX_OUT number :	mux2_out
leak_hi_mux_io_req_pad_data_69       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_121      Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_144      Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_46       Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_155      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_126      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_178      Meas Value: 17.914 uA
leak_hi_mux_io_req_pad_data_162      Meas Value: 18.052 uA
leak_hi_mux_io_req_pad_data_36       Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_208      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_115      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_59       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_88       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_243      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_176      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_203      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_166      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_51       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_127      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_207      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_90       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_84       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_83       Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_244      Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_93       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_110      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_129      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_224      Meas Value: 17.965 uA
leak_hi_mux_io_req_pad_data_132      Meas Value: 18.062 uA
leak_hi_mux_io_req_pad_data_57       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_120      Meas Value: 18.006 uA


MUX_OUT number :	mux3_out
leak_hi_mux_io_req_pad_data_239      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_191      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_220      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_parity_1      Meas Value: 17.997 uA
leak_hi_mux_io_req_pad_data_108      Meas Value: 17.987 uA
leak_hi_mux_io_req_pad_data_254      Meas Value: 17.997 uA
leak_hi_mux_io_req_pad_data_79       Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_parity_0      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_97       Meas Value: 17.987 uA
leak_hi_mux_io_req_pad_data_99       Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_212      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_253      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_216      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_227      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_62       Meas Value: 18.048 uA
leak_hi_mux_io_req_pad_data_148      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_180      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_219      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_165      Meas Value: 17.955 uA
leak_hi_mux_io_req_pad_data_240      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_80       Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_125      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_138      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_53       Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_43       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_167      Meas Value: 17.96 uA
leak_hi_mux_io_req_pad_data_241      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_251      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_199      Meas Value: 18.031 uA
leak_hi_mux_io_req_pad_data_153      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_38       Meas Value: 18.001 uA


MUX_OUT number :	mux4_out
leak_hi_mux_io_req_pad_data_63       Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_135      Meas Value: 18.03 uA
leak_hi_mux_reserved_in_pad_i_11     Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_124      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_171      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_152      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_96       Meas Value: 17.964 uA
leak_hi_mux_io_req_pad_data_211      Meas Value: 17.988 uA
leak_hi_mux_reserved_in_pad_i_13     Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_177      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_214      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_255      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_141      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_107      Meas Value: 18.033 uA
leak_hi_mux_reserved_in_pad_i_12     Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_245      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_77       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_114      Meas Value: 18.055 uA
leak_hi_mux_io_req_pad_data_225      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_67       Meas Value: 17.969 uA
leak_hi_mux_io_req_pad_parity_3      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_238      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_237      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_73       Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_252      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_234      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_137      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_142      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_118      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_232      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_187      Meas Value: 17.996 uA


MUX_OUT number :	mux5_out
leak_hi_mux_io_req_pad_data_101      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_104      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_181      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_102      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_54       Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_170      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_139      Meas Value: 17.962 uA
leak_hi_mux_io_req_pad_data_58       Meas Value: 17.967 uA
leak_hi_mux_io_req_pad_data_182      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_196      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_185      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_130      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_parity_7      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_231      Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_data_60       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_117      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_82       Meas Value: 17.952 uA
leak_hi_mux_io_req_pad_data_41       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_140      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_201      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_85       Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_55       Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_45       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_175      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_218      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_94       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_134      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_209      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_parity_8      Meas Value: 18.064 uA
leak_hi_mux_io_req_pad_data_66       Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_32       Meas Value: 18.023 uA


MUX_OUT number :	mux6_out
leak_hi_mux_io_req_pad_data_33       Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_197      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_154      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_235      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_186      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_109      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_143      Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_145      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_100      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_parity_9      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_158      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_236      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_49       Meas Value: 18.047 uA
leak_hi_mux_reserved_in_pad_i_8      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_223      Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_164      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_246      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_198      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_242      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_68       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_116      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_parity_2      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_233      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_149      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_221      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_78       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_105      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_183      Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_222      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_64       Meas Value: 17.993 uA


MUX_OUT number :	mux7_out
leak_hi_mux_reserved_in_pad_i_5      Meas Value: 18.053 uA
leak_hi_mux_io_req_pad_data_226      Meas Value: 18.036 uA
leak_hi_mux_io_req_pad_data_179      Meas Value: 18.033 uA
leak_hi_mux_reserved_in_pad_i_1      Meas Value: 18.029 uA
leak_hi_mux_reserved_in_pad_i_6      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_95       Meas Value: 18.053 uA
leak_hi_mux_io_req_pad_data_210      Meas Value: 17.995 uA
leak_hi_mux_io_req_pad_data_133      Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_data_159      Meas Value: 18.041 uA
leak_hi_mux_io_req_pad_data_151      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_205      Meas Value: 18.048 uA
leak_hi_mux_reserved_in_pad_i_3      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_173      Meas Value: 18.007 uA
leak_hi_mux_reserved_in_pad_i_9      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_247      Meas Value: 18.055 uA
leak_hi_mux_io_req_pad_data_50       Meas Value: 18.002 uA
leak_hi_mux_io_req_pad_data_188      Meas Value: 17.992 uA
leak_hi_mux_reserved_in_pad_i_7      Meas Value: 17.995 uA
leak_hi_mux_io_req_pad_data_70       Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_data_215      Meas Value: 17.99 uA
leak_hi_mux_reserved_in_pad_i_4      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_98       Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_61       Meas Value: 18.016 uA
leak_hi_mux_reserved_in_pad_i_2      Meas Value: 18.055 uA
leak_hi_mux_io_req_pad_data_111      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_192      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_156      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_parity_5      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_146      Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_data_71       Meas Value: 18.048 uA
leak_hi_mux_io_req_pad_parity_4      Meas Value: 18.012 uA


MUX_OUT number :	mux8_out
leak_hi_mux_io_req_pad_data_194      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_113      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_75       Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_74       Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_35       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_112      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_228      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_230      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_37       Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_229      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_parity_6      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_34       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_193      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_150      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_106      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_65       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_76       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_39       Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_169      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_91       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_157      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_128      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_72       Meas Value: 18.003 uA
leak_hi_mux_reserved_in_pad_i_10     Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_86       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_190      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_189      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_206      Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_217      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_136      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_147      Meas Value: 18.003 uA


All DPS connected
All DPS disconnected


Leakage_Low_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_lo_mux_io_req_pad_data_250      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_174      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_200      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_40       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_52       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_56       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_202      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_161      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_42       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_81       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_47       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_87       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_122      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_131      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_92       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_248      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_184      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_103      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_195      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_119      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_172      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_123      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_168      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_44       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_160      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_89       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_213      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_249      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_204      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_48       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_163      Meas Value: -0.015 uA


MUX_OUT number :	mux2_out
leak_lo_mux_io_req_pad_data_69       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_121      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_144      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_46       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_155      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_126      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_178      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_162      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_36       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_208      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_115      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_59       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_88       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_243      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_176      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_203      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_166      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_51       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_127      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_207      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_90       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_84       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_83       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_244      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_93       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_110      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_129      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_224      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_132      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_57       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_120      Meas Value: -0.005 uA


MUX_OUT number :	mux3_out
leak_lo_mux_io_req_pad_data_239      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_191      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_220      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_parity_1      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_108      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_254      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_79       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_parity_0      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_97       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_99       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_212      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_253      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_216      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_227      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_62       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_148      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_180      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_219      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_165      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_240      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_80       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_125      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_138      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_53       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_43       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_167      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_241      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_251      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_199      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_153      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_38       Meas Value: -0.001 uA


MUX_OUT number :	mux4_out
leak_lo_mux_io_req_pad_data_63       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_135      Meas Value: 0.009 uA
leak_lo_mux_reserved_in_pad_i_11     Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_124      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_171      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_152      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_96       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_211      Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_13     Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_177      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_214      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_255      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_141      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_107      Meas Value: 0.004 uA
leak_lo_mux_reserved_in_pad_i_12     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_245      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_77       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_114      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_225      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_67       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_parity_3      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_238      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_237      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_73       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_252      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_234      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_137      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_142      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_118      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_232      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_187      Meas Value: 0.009 uA


MUX_OUT number :	mux5_out
leak_lo_mux_io_req_pad_data_101      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_104      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_181      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_102      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_54       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_170      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_139      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_58       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_182      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_196      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_185      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_130      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_parity_7      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_231      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_60       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_117      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_82       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_41       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_140      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_201      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_85       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_55       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_45       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_175      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_218      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_94       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_134      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_209      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_parity_8      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_66       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_32       Meas Value: 0.011 uA


MUX_OUT number :	mux6_out
leak_lo_mux_io_req_pad_data_33       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_197      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_154      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_235      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_186      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_109      Meas Value: 0.012 uA
leak_lo_mux_io_req_pad_data_143      Meas Value: 0.012 uA
leak_lo_mux_io_req_pad_data_145      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_100      Meas Value: 0.012 uA
leak_lo_mux_io_req_pad_parity_9      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_158      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_236      Meas Value: 0.012 uA
leak_lo_mux_io_req_pad_data_49       Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_8      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_223      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_164      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_246      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_198      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_242      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_68       Meas Value: 0.012 uA
leak_lo_mux_io_req_pad_data_116      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_parity_2      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_233      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_149      Meas Value: 0.012 uA
leak_lo_mux_io_req_pad_data_221      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_78       Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_105      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_183      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_222      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_64       Meas Value: 0.004 uA


MUX_OUT number :	mux7_out
leak_lo_mux_reserved_in_pad_i_5      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_226      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_179      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_1      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_6      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_95       Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_210      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_133      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_159      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_151      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_205      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_3      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_173      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_9      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_247      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_50       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_188      Meas Value: 0.011 uA
leak_lo_mux_reserved_in_pad_i_7      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_70       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_215      Meas Value: 0.014 uA
leak_lo_mux_reserved_in_pad_i_4      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_98       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_61       Meas Value: 0.014 uA
leak_lo_mux_reserved_in_pad_i_2      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_111      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_192      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_156      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_parity_5      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_146      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_71       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_parity_4      Meas Value: 0.011 uA


MUX_OUT number :	mux8_out
leak_lo_mux_io_req_pad_data_194      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_113      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_75       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_74       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_35       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_112      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_228      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_230      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_37       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_229      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_parity_6      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_34       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_193      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_150      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_106      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_65       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_76       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_39       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_169      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_91       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_157      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_128      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_72       Meas Value: 0.001 uA
leak_lo_mux_reserved_in_pad_i_10     Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_86       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_190      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_189      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_206      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_217      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_136      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_147      Meas Value: 0.004 uA


Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

All DPS connected
efuse_addr (hex): 0x0 | Decimal: 0

*********************read_efuse*********************
Efuse Address : 0
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1 | Decimal: 1

*********************read_efuse*********************
Efuse Address : 1
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2 | Decimal: 2

*********************read_efuse*********************
Efuse Address : 2
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3 | Decimal: 3

*********************read_efuse*********************
Efuse Address : 3
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x4 | Decimal: 4

*********************read_efuse*********************
Efuse Address : 4
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x5 | Decimal: 5

*********************read_efuse*********************
Efuse Address : 5
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x6 | Decimal: 6

*********************read_efuse*********************
Efuse Address : 6
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000110
DR_data Sending : 011000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x7 | Decimal: 7

*********************read_efuse*********************
Efuse Address : 7
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000111
DR_data Sending : 111000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x8 | Decimal: 8

*********************read_efuse*********************
Efuse Address : 8
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x9 | Decimal: 9

*********************read_efuse*********************
Efuse Address : 9
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001001
DR_data Sending : 100100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xA | Decimal: 10

*********************read_efuse*********************
Efuse Address : A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001010
DR_data Sending : 010100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xB | Decimal: 11

*********************read_efuse*********************
Efuse Address : B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001011
DR_data Sending : 110100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xC | Decimal: 12

*********************read_efuse*********************
Efuse Address : C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001100
DR_data Sending : 001100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xD | Decimal: 13

*********************read_efuse*********************
Efuse Address : D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001101
DR_data Sending : 101100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xE | Decimal: 14

*********************read_efuse*********************
Efuse Address : E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001110
DR_data Sending : 011100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xF | Decimal: 15

*********************read_efuse*********************
Efuse Address : F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001111
DR_data Sending : 111100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x10 | Decimal: 16

*********************read_efuse*********************
Efuse Address : 10
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x11 | Decimal: 17

*********************read_efuse*********************
Efuse Address : 11
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010001
DR_data Sending : 100010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x12 | Decimal: 18

*********************read_efuse*********************
Efuse Address : 12
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x13 | Decimal: 19

*********************read_efuse*********************
Efuse Address : 13
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x14 | Decimal: 20

*********************read_efuse*********************
Efuse Address : 14
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x15 | Decimal: 21

*********************read_efuse*********************
Efuse Address : 15
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010101
DR_data Sending : 101010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x16 | Decimal: 22

*********************read_efuse*********************
Efuse Address : 16
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010110
DR_data Sending : 011010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x17 | Decimal: 23

*********************read_efuse*********************
Efuse Address : 17
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010111
DR_data Sending : 111010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x18 | Decimal: 24

*********************read_efuse*********************
Efuse Address : 18
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011000
DR_data Sending : 000110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x19 | Decimal: 25

*********************read_efuse*********************
Efuse Address : 19
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011001
DR_data Sending : 100110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1A | Decimal: 26

*********************read_efuse*********************
Efuse Address : 1A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011010
DR_data Sending : 010110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1B | Decimal: 27

*********************read_efuse*********************
Efuse Address : 1B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011011
DR_data Sending : 110110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1C | Decimal: 28

*********************read_efuse*********************
Efuse Address : 1C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011100
DR_data Sending : 001110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1D | Decimal: 29

*********************read_efuse*********************
Efuse Address : 1D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011101
DR_data Sending : 101110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1E | Decimal: 30

*********************read_efuse*********************
Efuse Address : 1E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011110
DR_data Sending : 011110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1F | Decimal: 31

*********************read_efuse*********************
Efuse Address : 1F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011111
DR_data Sending : 111110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x20 | Decimal: 32

*********************read_efuse*********************
Efuse Address : 20
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x21 | Decimal: 33

*********************read_efuse*********************
Efuse Address : 21
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100001
DR_data Sending : 100001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x22 | Decimal: 34

*********************read_efuse*********************
Efuse Address : 22
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100010
DR_data Sending : 010001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x23 | Decimal: 35

*********************read_efuse*********************
Efuse Address : 23
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100011
DR_data Sending : 110001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x24 | Decimal: 36

*********************read_efuse*********************
Efuse Address : 24
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100100
DR_data Sending : 001001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x25 | Decimal: 37

*********************read_efuse*********************
Efuse Address : 25
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100101
DR_data Sending : 101001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x26 | Decimal: 38

*********************read_efuse*********************
Efuse Address : 26
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100110
DR_data Sending : 011001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x27 | Decimal: 39

*********************read_efuse*********************
Efuse Address : 27
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100111
DR_data Sending : 111001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x28 | Decimal: 40

*********************read_efuse*********************
Efuse Address : 28
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101000
DR_data Sending : 000101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x29 | Decimal: 41

*********************read_efuse*********************
Efuse Address : 29
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101001
DR_data Sending : 100101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2A | Decimal: 42

*********************read_efuse*********************
Efuse Address : 2A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101010
DR_data Sending : 010101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2B | Decimal: 43

*********************read_efuse*********************
Efuse Address : 2B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101011
DR_data Sending : 110101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2C | Decimal: 44

*********************read_efuse*********************
Efuse Address : 2C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101100
DR_data Sending : 001101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2D | Decimal: 45

*********************read_efuse*********************
Efuse Address : 2D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101101
DR_data Sending : 101101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2E | Decimal: 46

*********************read_efuse*********************
Efuse Address : 2E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101110
DR_data Sending : 011101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2F | Decimal: 47

*********************read_efuse*********************
Efuse Address : 2F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101111
DR_data Sending : 111101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x30 | Decimal: 48

*********************read_efuse*********************
Efuse Address : 30
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110000
DR_data Sending : 000011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x31 | Decimal: 49

*********************read_efuse*********************
Efuse Address : 31
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110001
DR_data Sending : 100011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x32 | Decimal: 50

*********************read_efuse*********************
Efuse Address : 32
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110010
DR_data Sending : 010011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x33 | Decimal: 51

*********************read_efuse*********************
Efuse Address : 33
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110011
DR_data Sending : 110011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x34 | Decimal: 52

*********************read_efuse*********************
Efuse Address : 34
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110100
DR_data Sending : 001011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x35 | Decimal: 53

*********************read_efuse*********************
Efuse Address : 35
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110101
DR_data Sending : 101011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x36 | Decimal: 54

*********************read_efuse*********************
Efuse Address : 36
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110110
DR_data Sending : 011011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x37 | Decimal: 55

*********************read_efuse*********************
Efuse Address : 37
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110111
DR_data Sending : 111011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x38 | Decimal: 56

*********************read_efuse*********************
Efuse Address : 38
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111000
DR_data Sending : 000111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x39 | Decimal: 57

*********************read_efuse*********************
Efuse Address : 39
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111001
DR_data Sending : 100111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3A | Decimal: 58

*********************read_efuse*********************
Efuse Address : 3A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111010
DR_data Sending : 010111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3B | Decimal: 59

*********************read_efuse*********************
Efuse Address : 3B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111011
DR_data Sending : 110111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3C | Decimal: 60

*********************read_efuse*********************
Efuse Address : 3C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111100
DR_data Sending : 001111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3D | Decimal: 61

*********************read_efuse*********************
Efuse Address : 3D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111101
DR_data Sending : 101111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3E | Decimal: 62

*********************read_efuse*********************
Efuse Address : 3E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111110
DR_data Sending : 011111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3F | Decimal: 63

*********************read_efuse*********************
Efuse Address : 3F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111111
DR_data Sending : 111111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

ERROR: PSST - Can't activate set 1101001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: DPS_POWER_PIN_STATUS::on()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Down". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Down": exception happened during testmethod execution.
WARNING: PSST - DCS pin "vdd_core" has been in constant current mode.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
Device test FAILED!
******************************************
******  @@@@@    @      @    @      ******
******  @       @ @     @    @      ******
******  @@@@@  @@@@@    @    @      ******
******  @      @   @    @    @      ******
******  @      @   @    @    @@@@@  ******
******************************************
BIN :  db ()
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Jan_21_11h00m42s_STDF
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
  Ended at: 20250121 110056
******** end testflow report data  *******
