Timing Analyzer report for uart_fifo
Wed Aug 19 19:56:50 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uart_fifo                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.2%      ;
;     Processor 3            ;   0.6%      ;
;     Processors 4-6         ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 225.99 MHz ; 225.99 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -3.425 ; -244.685           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.346 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -199.003                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.425 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[2]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.975      ;
; -3.394 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[1]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.944      ;
; -3.271 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[5]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.821      ;
; -3.269 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[3]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.819      ;
; -3.246 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[6]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.796      ;
; -3.245 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[4]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.795      ;
; -3.245 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[7]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.795      ;
; -3.244 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[0]                         ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.794      ;
; -2.852 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.767      ;
; -2.850 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.765      ;
; -2.843 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.758      ;
; -2.841 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.756      ;
; -2.840 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.755      ;
; -2.839 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.754      ;
; -2.838 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.753      ;
; -2.837 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.752      ;
; -2.836 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.751      ;
; -2.834 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.749      ;
; -2.829 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.744      ;
; -2.827 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.742      ;
; -2.786 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.700      ;
; -2.784 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.698      ;
; -2.784 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.698      ;
; -2.782 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.696      ;
; -2.782 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.696      ;
; -2.780 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.694      ;
; -2.682 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.598      ;
; -2.680 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.596      ;
; -2.662 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[2]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.577      ;
; -2.660 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[2]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.575      ;
; -2.654 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.569      ;
; -2.645 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.560      ;
; -2.642 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.557      ;
; -2.641 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.556      ;
; -2.638 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.553      ;
; -2.631 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.546      ;
; -2.629 ; uart_tx:transmitter|r_clk_count[11]                                                                      ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.562      ;
; -2.620 ; uart_tx:transmitter|r_clk_count[11]                                                                      ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.553      ;
; -2.600 ; uart_tx:transmitter|r_clk_count[6]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.533      ;
; -2.597 ; uart_tx:transmitter|r_clk_count[4]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.530      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.593 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.511      ;
; -2.591 ; uart_tx:transmitter|r_clk_count[6]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.524      ;
; -2.588 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.502      ;
; -2.588 ; uart_tx:transmitter|r_clk_count[4]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.521      ;
; -2.586 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.500      ;
; -2.584 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.498      ;
; -2.564 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.479      ;
; -2.555 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.470      ;
; -2.552 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.467      ;
; -2.551 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.466      ;
; -2.549 ; uart_tx:transmitter|r_tx_data[4]                                                                         ; uart_tx:transmitter|o_tx_serial              ; i_clk        ; i_clk       ; 1.000        ; -0.397     ; 3.150      ;
; -2.548 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.463      ;
; -2.541 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.456      ;
; -2.537 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.452      ;
; -2.528 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.443      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.527 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.445      ;
; -2.525 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.440      ;
; -2.524 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.439      ;
; -2.521 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.436      ;
; -2.514 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.429      ;
; -2.498 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.412      ;
; -2.496 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.410      ;
; -2.494 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 3.408      ;
; -2.484 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.400      ;
; -2.482 ; uart_tx:transmitter|r_clk_count[8]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 3.415      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
; -2.476 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 3.394      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                   ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.346 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.019      ;
; 0.350 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.448      ; 1.020      ;
; 0.354 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.027      ;
; 0.365 ; r_fifo_rx_wr_data[4]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.028      ;
; 0.374 ; r_fifo_rx_wr_data[7]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.037      ;
; 0.378 ; r_fifo_rx_wr_data[6]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.041      ;
; 0.381 ; r_fifo_rx_wr_data[3]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.044      ;
; 0.382 ; fifo:fifo_tx|r_wr_index[3]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.448      ; 1.052      ;
; 0.384 ; r_fifo_rx_wr_data[2]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.047      ;
; 0.387 ; r_fifo_rx_wr_data[1]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.050      ;
; 0.390 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.448      ; 1.060      ;
; 0.397 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.070      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; r_tx_dv                                      ; r_tx_dv                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fifo:fifo_tx|r_fifo_count[0]                 ; fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fifo:fifo_rx|r_rd_index[0]                   ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fifo:fifo_rx|r_fifo_count[0]                 ; fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; r_fifo_rx_wr_data[0]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.074      ;
; 0.414 ; r_fifo_rx_wr_data[5]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.077      ;
; 0.417 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.090      ;
; 0.434 ; fifo:fifo_tx|r_fifo_count[3]                 ; fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.700      ;
; 0.452 ; r_fifo_rx_wr_data[2]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; r_fifo_rx_wr_data[5]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; r_fifo_rx_wr_data[7]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; r_fifo_rx_wr_data[0]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; r_fifo_rx_wr_data[4]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; r_fifo_rx_wr_data[6]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; r_fifo_rx_wr_data[3]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.721      ;
; 0.456 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.721      ;
; 0.460 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_tx_done                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.726      ;
; 0.465 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.732      ;
; 0.466 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.733      ;
; 0.470 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.735      ;
; 0.470 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.735      ;
; 0.473 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.738      ;
; 0.583 ; r_fifo_rx_wr_en                              ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.848      ;
; 0.617 ; r_fifo_tx_wr_data[0]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.458      ; 1.297      ;
; 0.623 ; r_fifo_rx_wr_data[1]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.889      ;
; 0.626 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.894      ;
; 0.634 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.902      ;
; 0.634 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.902      ;
; 0.636 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.902      ;
; 0.640 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.908      ;
; 0.642 ; r_fifo_tx_wr_data[2]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.458      ; 1.322      ;
; 0.642 ; r_fifo_tx_wr_data[7]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.458      ; 1.322      ;
; 0.643 ; r_fifo_tx_wr_data[5]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.458      ; 1.323      ;
; 0.643 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.914      ;
; 0.653 ; fifo:fifo_tx|r_fifo_count[2]                 ; fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.919      ;
; 0.653 ; fifo:fifo_tx|r_fifo_count[1]                 ; fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.919      ;
; 0.658 ; r_fifo_tx_wr_data[4]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.458      ; 1.338      ;
; 0.658 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; fifo:fifo_tx|r_wr_index[2]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.448      ; 1.331      ;
; 0.661 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; uart_rx:receiver|r_clk_count[5]              ; uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.930      ;
; 0.666 ; uart_rx:receiver|r_clk_count[3]              ; uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; uart_rx:receiver|r_clk_count[4]              ; uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; fifo:fifo_rx|r_fifo_count[2]                 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; fifo:fifo_rx|r_fifo_count[3]                 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.933      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 249.44 MHz ; 249.44 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.009 ; -213.100          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.353 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -198.299                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.009 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[2]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.607      ;
; -2.985 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[1]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.583      ;
; -2.882 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[5]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.480      ;
; -2.879 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[3]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.477      ;
; -2.858 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[6]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.456      ;
; -2.857 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[4]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.455      ;
; -2.856 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[0]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.454      ;
; -2.856 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[7]                         ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.454      ;
; -2.483 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.406      ;
; -2.480 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.403      ;
; -2.480 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.403      ;
; -2.478 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.401      ;
; -2.477 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.400      ;
; -2.475 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.398      ;
; -2.470 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.394      ;
; -2.470 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.394      ;
; -2.461 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.385      ;
; -2.459 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.383      ;
; -2.459 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.383      ;
; -2.459 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.383      ;
; -2.459 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.383      ;
; -2.458 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.382      ;
; -2.454 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.378      ;
; -2.454 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.378      ;
; -2.453 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.377      ;
; -2.450 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.374      ;
; -2.356 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 3.281      ;
; -2.353 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 3.278      ;
; -2.311 ; uart_tx:transmitter|r_clk_count[11]                                                                      ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.254      ;
; -2.307 ; uart_tx:transmitter|r_clk_count[6]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.250      ;
; -2.306 ; uart_tx:transmitter|r_clk_count[4]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.249      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.305 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.232      ;
; -2.300 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.224      ;
; -2.299 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.222      ;
; -2.297 ; uart_tx:transmitter|r_clk_count[11]                                                                      ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.240      ;
; -2.296 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.219      ;
; -2.294 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.217      ;
; -2.293 ; uart_tx:transmitter|r_clk_count[6]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.236      ;
; -2.292 ; uart_tx:transmitter|r_clk_count[4]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.235      ;
; -2.289 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.213      ;
; -2.289 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.213      ;
; -2.287 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[2]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.211      ;
; -2.287 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[2]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.211      ;
; -2.285 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.209      ;
; -2.284 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.208      ;
; -2.273 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.197      ;
; -2.239 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.162      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.159      ;
; -2.234 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 3.157      ;
; -2.218 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.142      ;
; -2.217 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.141      ;
; -2.212 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.136      ;
; -2.210 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.134      ;
; -2.209 ; uart_tx:transmitter|r_tx_data[4]                                                                         ; uart_tx:transmitter|o_tx_serial              ; i_clk        ; i_clk       ; 1.000        ; -0.355     ; 2.853      ;
; -2.209 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.133      ;
; -2.209 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.133      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.134      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.197 ; uart_rx:receiver|r_clk_count[12]                                                                         ; uart_rx:receiver|r_clk_count[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.124      ;
; -2.192 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.116      ;
; -2.189 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.116      ;
; -2.189 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.116      ;
; -2.189 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.116      ;
; -2.189 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.116      ;
; -2.189 ; uart_rx:receiver|r_clk_count[10]                                                                         ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.116      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 0.959      ;
; 0.354 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.402      ; 0.958      ;
; 0.355 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fifo:fifo_rx|r_rd_index[0]                   ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; r_tx_dv                                      ; r_tx_dv                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fifo:fifo_rx|r_fifo_count[0]                 ; fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; fifo:fifo_tx|r_fifo_count[0]                 ; fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.360 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 0.966      ;
; 0.365 ; r_fifo_rx_wr_data[4]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.960      ;
; 0.366 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.370 ; r_fifo_rx_wr_data[7]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.965      ;
; 0.371 ; r_fifo_rx_wr_data[6]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.966      ;
; 0.374 ; r_fifo_rx_wr_data[2]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.969      ;
; 0.376 ; r_fifo_rx_wr_data[3]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.971      ;
; 0.387 ; fifo:fifo_tx|r_wr_index[3]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.402      ; 0.990      ;
; 0.387 ; r_fifo_rx_wr_data[1]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 0.982      ;
; 0.394 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.402      ; 0.997      ;
; 0.394 ; fifo:fifo_tx|r_fifo_count[3]                 ; fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.635      ;
; 0.399 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 1.005      ;
; 0.408 ; r_fifo_rx_wr_data[0]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 1.003      ;
; 0.410 ; r_fifo_rx_wr_data[5]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.394      ; 1.005      ;
; 0.412 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.654      ;
; 0.416 ; r_fifo_rx_wr_data[5]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; r_fifo_rx_wr_data[7]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; r_fifo_rx_wr_data[0]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; r_fifo_rx_wr_data[2]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; r_fifo_rx_wr_data[4]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; r_fifo_rx_wr_data[6]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; r_fifo_rx_wr_data[3]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.662      ;
; 0.421 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 1.027      ;
; 0.424 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_tx_done                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.667      ;
; 0.429 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.672      ;
; 0.430 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.673      ;
; 0.433 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.675      ;
; 0.433 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.675      ;
; 0.435 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.677      ;
; 0.534 ; r_fifo_rx_wr_en                              ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.776      ;
; 0.569 ; r_fifo_rx_wr_data[1]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.812      ;
; 0.581 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.825      ;
; 0.583 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.825      ;
; 0.588 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.830      ;
; 0.590 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.837      ;
; 0.597 ; fifo:fifo_tx|r_fifo_count[2]                 ; fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.838      ;
; 0.598 ; r_fifo_tx_wr_data[0]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.410      ; 1.209      ;
; 0.599 ; fifo:fifo_tx|r_fifo_count[1]                 ; fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.840      ;
; 0.600 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; uart_rx:receiver|r_clk_count[5]              ; uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; fifo:fifo_rx|r_fifo_count[2]                 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; uart_rx:receiver|r_clk_count[4]              ; uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; uart_rx:receiver|r_clk_count[3]              ; uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; uart_rx:receiver|r_clk_count[12]             ; uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; fifo:fifo_rx|r_fifo_count[3]                 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; uart_rx:receiver|r_clk_count[9]              ; uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; uart_rx:receiver|r_clk_count[6]              ; uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.855      ;
; 0.618 ; r_fifo_tx_wr_data[5]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.410      ; 1.229      ;
; 0.619 ; r_fifo_tx_wr_data[2]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.410      ; 1.230      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -0.945 ; -59.133           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.137 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -147.641                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.945 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[2]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.695      ;
; -0.930 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[1]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.680      ;
; -0.892 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.834      ;
; -0.891 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.833      ;
; -0.891 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.833      ;
; -0.890 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.832      ;
; -0.888 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.830      ;
; -0.887 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.829      ;
; -0.887 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.829      ;
; -0.886 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.828      ;
; -0.883 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.825      ;
; -0.882 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.824      ;
; -0.881 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.823      ;
; -0.880 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.822      ;
; -0.874 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.814      ;
; -0.873 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.813      ;
; -0.871 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.811      ;
; -0.871 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.811      ;
; -0.870 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[5]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.620      ;
; -0.870 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.810      ;
; -0.870 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.810      ;
; -0.867 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[3]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.617      ;
; -0.858 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[6]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.608      ;
; -0.857 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[4]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.607      ;
; -0.856 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[7]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.606      ;
; -0.855 ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; r_fifo_tx_wr_data[0]                         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.605      ;
; -0.817 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.760      ;
; -0.816 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.759      ;
; -0.813 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_rx_byte[2]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.755      ;
; -0.812 ; uart_rx:receiver|r_clk_count[4]                                                                          ; uart_rx:receiver|r_rx_byte[2]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.754      ;
; -0.787 ; uart_tx:transmitter|r_tx_data[4]                                                                         ; uart_tx:transmitter|o_tx_serial              ; i_clk        ; i_clk       ; 1.000        ; -0.206     ; 1.568      ;
; -0.781 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.723      ;
; -0.780 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.722      ;
; -0.777 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.719      ;
; -0.776 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.718      ;
; -0.772 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.714      ;
; -0.770 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.712      ;
; -0.767 ; uart_tx:transmitter|r_clk_count[11]                                                                      ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.727      ;
; -0.763 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.703      ;
; -0.762 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.704      ;
; -0.761 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.703      ;
; -0.760 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.700      ;
; -0.760 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.700      ;
; -0.758 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.700      ;
; -0.757 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.699      ;
; -0.756 ; uart_tx:transmitter|r_clk_count[11]                                                                      ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.716      ;
; -0.753 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.695      ;
; -0.751 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.693      ;
; -0.744 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.684      ;
; -0.741 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.681      ;
; -0.741 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.681      ;
; -0.736 ; uart_tx:transmitter|r_clk_count[6]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.696      ;
; -0.734 ; uart_tx:transmitter|r_clk_count[4]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.694      ;
; -0.730 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.672      ;
; -0.729 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.671      ;
; -0.726 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.668      ;
; -0.725 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; uart_tx:transmitter|r_clk_count[6]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.685      ;
; -0.723 ; uart_tx:transmitter|r_clk_count[4]                                                                       ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.683      ;
; -0.721 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.663      ;
; -0.719 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.661      ;
; -0.712 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_rx_byte[7]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.654      ;
; -0.712 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.652      ;
; -0.711 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.653      ;
; -0.709 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.649      ;
; -0.709 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.649      ;
; -0.708 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_rx_byte[0]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.650      ;
; -0.707 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_rx_byte[6]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.649      ;
; -0.706 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.649      ;
; -0.703 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_bit_index[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.645      ;
; -0.702 ; uart_rx:receiver|r_clk_count[3]                                                                          ; uart_rx:receiver|r_rx_byte[2]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.644      ;
; -0.701 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_rx_byte[4]                ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.643      ;
; -0.697 ; uart_tx:transmitter|r_tx_data[5]                                                                         ; uart_tx:transmitter|o_tx_serial              ; i_clk        ; i_clk       ; 1.000        ; -0.206     ; 1.478      ;
; -0.694 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_rx_byte[3]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.634      ;
; -0.691 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_rx_byte[1]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.631      ;
; -0.691 ; uart_rx:receiver|r_clk_count[7]                                                                          ; uart_rx:receiver|r_rx_byte[5]                ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.631      ;
; -0.687 ; uart_rx:receiver|r_clk_count[8]                                                                          ; uart_rx:receiver|r_bit_index[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.630      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; uart_rx:receiver|r_clk_count[5]                                                                          ; uart_rx:receiver|r_clk_count[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.632      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; uart_rx:receiver|r_clk_count[6]                                                                          ; uart_rx:receiver|r_clk_count[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 1.629      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.480      ;
; 0.141 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.484      ;
; 0.142 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.235      ; 0.481      ;
; 0.150 ; r_fifo_rx_wr_data[4]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.479      ;
; 0.154 ; fifo:fifo_tx|r_wr_index[3]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.235      ; 0.493      ;
; 0.156 ; r_fifo_rx_wr_data[7]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.485      ;
; 0.158 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.235      ; 0.497      ;
; 0.158 ; r_fifo_rx_wr_data[6]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; r_fifo_rx_wr_data[1]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.502      ;
; 0.160 ; r_fifo_rx_wr_data[2]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; r_fifo_rx_wr_data[3]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.489      ;
; 0.167 ; r_fifo_rx_wr_data[0]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.511      ;
; 0.169 ; r_fifo_rx_wr_data[5]                         ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.498      ;
; 0.181 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fifo:fifo_tx|r_wr_index[1]                   ; fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; r_tx_dv                                      ; r_tx_dv                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fifo:fifo_tx|r_fifo_count[0]                 ; fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:fifo_rx|r_rd_index[0]                   ; fifo:fifo_rx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:fifo_rx|r_fifo_count[0]                 ; fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; fifo:fifo_tx|r_wr_index[0]                   ; fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.314      ;
; 0.196 ; fifo:fifo_tx|r_fifo_count[3]                 ; fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.321      ;
; 0.200 ; r_fifo_rx_wr_data[5]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; r_fifo_rx_wr_data[7]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; r_fifo_rx_wr_data[2]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; r_fifo_rx_wr_data[0]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; r_fifo_rx_wr_data[4]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; r_fifo_rx_wr_data[3]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; r_fifo_rx_wr_data[6]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_tx_done                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.334      ;
; 0.212 ; fifo:fifo_rx|r_wr_index[3]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.336      ;
; 0.212 ; fifo:fifo_rx|r_wr_index[0]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.336      ;
; 0.213 ; fifo:fifo_rx|r_wr_index[1]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.337      ;
; 0.265 ; r_fifo_rx_wr_en                              ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.389      ;
; 0.271 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.398      ;
; 0.274 ; r_fifo_tx_wr_data[0]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.618      ;
; 0.275 ; r_fifo_rx_wr_data[1]                         ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.403      ;
; 0.276 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.403      ;
; 0.282 ; r_fifo_tx_wr_data[2]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.626      ;
; 0.283 ; r_fifo_tx_wr_data[5]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.627      ;
; 0.284 ; r_fifo_tx_wr_data[7]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.628      ;
; 0.285 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.412      ;
; 0.288 ; fifo:fifo_rx|r_wr_index[2]                   ; fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.412      ;
; 0.289 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; r_fifo_tx_wr_data[4]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.635      ;
; 0.293 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.418      ;
; 0.295 ; fifo:fifo_rx|r_rd_index[0]                   ; fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_9tg1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.638      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; fifo:fifo_tx|r_wr_index[2]                   ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.235      ; 0.635      ;
; 0.297 ; r_fifo_tx_wr_data[3]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.641      ;
; 0.300 ; fifo:fifo_tx|r_fifo_count[2]                 ; fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fifo:fifo_tx|r_fifo_count[1]                 ; fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; r_fifo_tx_wr_data[6]                         ; fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_n9i1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.645      ;
; 0.301 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; uart_rx:receiver|r_clk_count[5]              ; uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.429      ;
; 0.306 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; fifo:fifo_rx|r_fifo_count[2]                 ; fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; fifo:fifo_rx|r_fifo_count[3]                 ; fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; uart_rx:receiver|r_clk_count[3]              ; uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.431      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.425   ; 0.137 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -3.425   ; 0.137 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -244.685 ; 0.0   ; 0.0      ; 0.0     ; -199.003            ;
;  i_clk           ; -244.685 ; 0.000 ; N/A      ; N/A     ; -199.003            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_status[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_rx_full  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_rx_empty ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_tx_full  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_tx_empty ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_serial     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_data         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_sync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx_serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_tx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_tx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; tx_data         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; tx_data         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_tx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; tx_data         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 1948     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 1948     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 29    ; 29   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rst_sync  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; o_fifo_rx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_rx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_serial     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rst_sync  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; o_fifo_rx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_rx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_tx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_serial     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 19 19:56:47 2020
Info: Command: quartus_sta uart_fifo -c uart_fifo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_fifo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.425            -244.685 i_clk 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -199.003 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.009            -213.100 i_clk 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -198.299 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.945
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.945             -59.133 i_clk 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -147.641 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Wed Aug 19 19:56:50 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


