INFO: [VRFC 10-163] Analyzing VHDL file "D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc_smart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc_smart'
