{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1733363591644 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UARTProject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"UARTProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733363591651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733363591716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733363591716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733363591716 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733363591857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733363591857 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363592439 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733363592439 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 578 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 580 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 584 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363592439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 586 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363592439 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733363592439 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733363592439 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[0\] " "Pin MSC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[1\] " "Pin MSC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[2\] " "Pin MSC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[3\] " "Pin MSC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[3] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[0\] " "Pin SSC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[1\] " "Pin SSC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[2\] " "Pin SSC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[3\] " "Pin SSC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[3] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[0\] " "Pin MSTL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSTL[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[1\] " "Pin MSTL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSTL[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[2\] " "Pin MSTL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSTL[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[0\] " "Pin SSTL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSTL[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[1\] " "Pin SSTL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSTL[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[2\] " "Pin SSTL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSTL[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxD " "Pin TxD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TxD } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GReset } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSCS " "Pin SSCS not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSCS } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GClock } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "loopback_switch " "Pin loopback_switch not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { loopback_switch } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { loopback_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BaudRateSel\[2\] " "Pin BaudRateSel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BaudRateSel[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BaudRateSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BaudRateSel\[1\] " "Pin BaudRateSel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BaudRateSel[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BaudRateSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BaudRateSel\[0\] " "Pin BaudRateSel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BaudRateSel[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BaudRateSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RxD " "Pin RxD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RxD } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363594060 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733363594060 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UARTProject.sdc " "Synopsys Design Constraints File file not found: 'UARTProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733363594342 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733363594342 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363594358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~0  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363594358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~1  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363594358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~2  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363594358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~3  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363594358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363594358 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363594358 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733363594358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733363594358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733363594358 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733363594358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockDiv\|clock_1Hz  " "Automatically promoted node clk_div:clockDiv\|clock_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 42 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockDiv\|clock_100hz_int  " "Automatically promoted node clk_div:clockDiv\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clockDiv\|clock_100hz_int~0 " "Destination node clk_div:clockDiv\|clock_100hz_int~0" {  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_100hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockDiv\|clock_100Khz_int  " "Automatically promoted node clk_div:clockDiv\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clockDiv\|clock_100Khz_int~0 " "Destination node clk_div:clockDiv\|clock_100Khz_int~0" {  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_100Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockDiv\|clock_10Hz_int  " "Automatically promoted node clk_div:clockDiv\|clock_10Hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clockDiv\|clock_10Hz_int~0 " "Destination node clk_div:clockDiv\|clock_10Hz_int~0" {  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_10Hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockDiv\|clock_10Khz_int  " "Automatically promoted node clk_div:clockDiv\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clockDiv\|clock_10Khz_int~0 " "Destination node clk_div:clockDiv\|clock_10Khz_int~0" {  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_10Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockDiv\|clock_1Khz_int  " "Automatically promoted node clk_div:clockDiv\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clockDiv\|clock_1Khz_int~0 " "Destination node clk_div:clockDiv\|clock_1Khz_int~0" {  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_1Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 485 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clockDiv\|clock_1Mhz_int  " "Automatically promoted node clk_div:clockDiv\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "clk_div.vhd" "" { Text "C:/UART-Project/clk_div.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clockDiv|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:1:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:1:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 387 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 389 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:2:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 463 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:2:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 385 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:3:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:3:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 383 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 391 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:4:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:4:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 392 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:5:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 460 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:5:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 379 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GReset~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node GReset~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|edge_detect:detect_inc\|edge_detected " "Destination node UART:uart_block\|edge_detect:detect_inc\|edge_detected" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|edge_detect:detect_inc|edge_detected } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|counter_reset " "Destination node UART:uart_block\|counter_reset" {  } { { "UART.vhd" "" { Text "C:/UART-Project/UART.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|counter_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|edge_detect:detect_inc\|signal_prev~0 " "Destination node UART:uart_block\|edge_detect:detect_inc\|signal_prev~0" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|edge_detect:detect_inc|signal_prev~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363594421 ""}  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363594421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733363594829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733363595256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733363595256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733363595256 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 14 7 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 14 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733363595256 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733363595256 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733363595256 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363595256 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733363595256 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733363595256 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363595296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733363597419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363597766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733363597786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733363603758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363603758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733363604122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "C:/UART-Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733363607572 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733363607572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363609530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733363609530 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733363609530 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733363609559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733363609649 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733363610046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733363610134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733363610521 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363610993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UART-Project/output_files/UARTProject.fit.smsg " "Generated suppressed messages file C:/UART-Project/output_files/UARTProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733363612502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6278 " "Peak virtual memory: 6278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733363612936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 20:53:32 2024 " "Processing ended: Wed Dec 04 20:53:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733363612936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733363612936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733363612936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733363612936 ""}
