
stm32f042k6_test3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031a8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08003268  08003268  00013268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003318  08003318  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003318  08003318  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003318  08003318  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003318  08003318  00013318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800331c  0800331c  0001331c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003320  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000000c  0800332c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  0800332c  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004e82  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012ad  00000000  00000000  00024eb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000510  00000000  00000000  00026168  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000468  00000000  00000000  00026678  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016ecc  00000000  00000000  00026ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005621  00000000  00000000  0003d9ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008317b  00000000  00000000  00042fcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c6148  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001134  00000000  00000000  000c61c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003250 	.word	0x08003250

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003250 	.word	0x08003250

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_ddiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	4657      	mov	r7, sl
 8000224:	46de      	mov	lr, fp
 8000226:	464e      	mov	r6, r9
 8000228:	4645      	mov	r5, r8
 800022a:	b5e0      	push	{r5, r6, r7, lr}
 800022c:	4683      	mov	fp, r0
 800022e:	0007      	movs	r7, r0
 8000230:	030e      	lsls	r6, r1, #12
 8000232:	0048      	lsls	r0, r1, #1
 8000234:	b085      	sub	sp, #20
 8000236:	4692      	mov	sl, r2
 8000238:	001c      	movs	r4, r3
 800023a:	0b36      	lsrs	r6, r6, #12
 800023c:	0d40      	lsrs	r0, r0, #21
 800023e:	0fcd      	lsrs	r5, r1, #31
 8000240:	2800      	cmp	r0, #0
 8000242:	d100      	bne.n	8000246 <__aeabi_ddiv+0x26>
 8000244:	e09d      	b.n	8000382 <__aeabi_ddiv+0x162>
 8000246:	4b95      	ldr	r3, [pc, #596]	; (800049c <__aeabi_ddiv+0x27c>)
 8000248:	4298      	cmp	r0, r3
 800024a:	d039      	beq.n	80002c0 <__aeabi_ddiv+0xa0>
 800024c:	2380      	movs	r3, #128	; 0x80
 800024e:	00f6      	lsls	r6, r6, #3
 8000250:	041b      	lsls	r3, r3, #16
 8000252:	431e      	orrs	r6, r3
 8000254:	4a92      	ldr	r2, [pc, #584]	; (80004a0 <__aeabi_ddiv+0x280>)
 8000256:	0f7b      	lsrs	r3, r7, #29
 8000258:	4333      	orrs	r3, r6
 800025a:	4699      	mov	r9, r3
 800025c:	4694      	mov	ip, r2
 800025e:	0003      	movs	r3, r0
 8000260:	4463      	add	r3, ip
 8000262:	9300      	str	r3, [sp, #0]
 8000264:	2300      	movs	r3, #0
 8000266:	2600      	movs	r6, #0
 8000268:	00ff      	lsls	r7, r7, #3
 800026a:	9302      	str	r3, [sp, #8]
 800026c:	0323      	lsls	r3, r4, #12
 800026e:	0b1b      	lsrs	r3, r3, #12
 8000270:	4698      	mov	r8, r3
 8000272:	0063      	lsls	r3, r4, #1
 8000274:	0fe4      	lsrs	r4, r4, #31
 8000276:	4652      	mov	r2, sl
 8000278:	0d5b      	lsrs	r3, r3, #21
 800027a:	9401      	str	r4, [sp, #4]
 800027c:	d100      	bne.n	8000280 <__aeabi_ddiv+0x60>
 800027e:	e0b3      	b.n	80003e8 <__aeabi_ddiv+0x1c8>
 8000280:	4986      	ldr	r1, [pc, #536]	; (800049c <__aeabi_ddiv+0x27c>)
 8000282:	428b      	cmp	r3, r1
 8000284:	d100      	bne.n	8000288 <__aeabi_ddiv+0x68>
 8000286:	e09e      	b.n	80003c6 <__aeabi_ddiv+0x1a6>
 8000288:	4642      	mov	r2, r8
 800028a:	00d1      	lsls	r1, r2, #3
 800028c:	2280      	movs	r2, #128	; 0x80
 800028e:	0412      	lsls	r2, r2, #16
 8000290:	430a      	orrs	r2, r1
 8000292:	4651      	mov	r1, sl
 8000294:	0f49      	lsrs	r1, r1, #29
 8000296:	4311      	orrs	r1, r2
 8000298:	468b      	mov	fp, r1
 800029a:	4981      	ldr	r1, [pc, #516]	; (80004a0 <__aeabi_ddiv+0x280>)
 800029c:	4652      	mov	r2, sl
 800029e:	468c      	mov	ip, r1
 80002a0:	9900      	ldr	r1, [sp, #0]
 80002a2:	4463      	add	r3, ip
 80002a4:	1acb      	subs	r3, r1, r3
 80002a6:	2100      	movs	r1, #0
 80002a8:	00d2      	lsls	r2, r2, #3
 80002aa:	9300      	str	r3, [sp, #0]
 80002ac:	002b      	movs	r3, r5
 80002ae:	4063      	eors	r3, r4
 80002b0:	469a      	mov	sl, r3
 80002b2:	2e0f      	cmp	r6, #15
 80002b4:	d900      	bls.n	80002b8 <__aeabi_ddiv+0x98>
 80002b6:	e105      	b.n	80004c4 <__aeabi_ddiv+0x2a4>
 80002b8:	4b7a      	ldr	r3, [pc, #488]	; (80004a4 <__aeabi_ddiv+0x284>)
 80002ba:	00b6      	lsls	r6, r6, #2
 80002bc:	599b      	ldr	r3, [r3, r6]
 80002be:	469f      	mov	pc, r3
 80002c0:	465b      	mov	r3, fp
 80002c2:	4333      	orrs	r3, r6
 80002c4:	4699      	mov	r9, r3
 80002c6:	d000      	beq.n	80002ca <__aeabi_ddiv+0xaa>
 80002c8:	e0b8      	b.n	800043c <__aeabi_ddiv+0x21c>
 80002ca:	2302      	movs	r3, #2
 80002cc:	2608      	movs	r6, #8
 80002ce:	2700      	movs	r7, #0
 80002d0:	9000      	str	r0, [sp, #0]
 80002d2:	9302      	str	r3, [sp, #8]
 80002d4:	e7ca      	b.n	800026c <__aeabi_ddiv+0x4c>
 80002d6:	46cb      	mov	fp, r9
 80002d8:	003a      	movs	r2, r7
 80002da:	9902      	ldr	r1, [sp, #8]
 80002dc:	9501      	str	r5, [sp, #4]
 80002de:	9b01      	ldr	r3, [sp, #4]
 80002e0:	469a      	mov	sl, r3
 80002e2:	2902      	cmp	r1, #2
 80002e4:	d027      	beq.n	8000336 <__aeabi_ddiv+0x116>
 80002e6:	2903      	cmp	r1, #3
 80002e8:	d100      	bne.n	80002ec <__aeabi_ddiv+0xcc>
 80002ea:	e280      	b.n	80007ee <__aeabi_ddiv+0x5ce>
 80002ec:	2901      	cmp	r1, #1
 80002ee:	d044      	beq.n	800037a <__aeabi_ddiv+0x15a>
 80002f0:	496d      	ldr	r1, [pc, #436]	; (80004a8 <__aeabi_ddiv+0x288>)
 80002f2:	9b00      	ldr	r3, [sp, #0]
 80002f4:	468c      	mov	ip, r1
 80002f6:	4463      	add	r3, ip
 80002f8:	001c      	movs	r4, r3
 80002fa:	2c00      	cmp	r4, #0
 80002fc:	dd38      	ble.n	8000370 <__aeabi_ddiv+0x150>
 80002fe:	0753      	lsls	r3, r2, #29
 8000300:	d000      	beq.n	8000304 <__aeabi_ddiv+0xe4>
 8000302:	e213      	b.n	800072c <__aeabi_ddiv+0x50c>
 8000304:	08d2      	lsrs	r2, r2, #3
 8000306:	465b      	mov	r3, fp
 8000308:	01db      	lsls	r3, r3, #7
 800030a:	d509      	bpl.n	8000320 <__aeabi_ddiv+0x100>
 800030c:	4659      	mov	r1, fp
 800030e:	4b67      	ldr	r3, [pc, #412]	; (80004ac <__aeabi_ddiv+0x28c>)
 8000310:	4019      	ands	r1, r3
 8000312:	468b      	mov	fp, r1
 8000314:	2180      	movs	r1, #128	; 0x80
 8000316:	00c9      	lsls	r1, r1, #3
 8000318:	468c      	mov	ip, r1
 800031a:	9b00      	ldr	r3, [sp, #0]
 800031c:	4463      	add	r3, ip
 800031e:	001c      	movs	r4, r3
 8000320:	4b63      	ldr	r3, [pc, #396]	; (80004b0 <__aeabi_ddiv+0x290>)
 8000322:	429c      	cmp	r4, r3
 8000324:	dc07      	bgt.n	8000336 <__aeabi_ddiv+0x116>
 8000326:	465b      	mov	r3, fp
 8000328:	0564      	lsls	r4, r4, #21
 800032a:	075f      	lsls	r7, r3, #29
 800032c:	025b      	lsls	r3, r3, #9
 800032e:	4317      	orrs	r7, r2
 8000330:	0b1b      	lsrs	r3, r3, #12
 8000332:	0d62      	lsrs	r2, r4, #21
 8000334:	e002      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000336:	2300      	movs	r3, #0
 8000338:	2700      	movs	r7, #0
 800033a:	4a58      	ldr	r2, [pc, #352]	; (800049c <__aeabi_ddiv+0x27c>)
 800033c:	2100      	movs	r1, #0
 800033e:	031b      	lsls	r3, r3, #12
 8000340:	0b1c      	lsrs	r4, r3, #12
 8000342:	0d0b      	lsrs	r3, r1, #20
 8000344:	051b      	lsls	r3, r3, #20
 8000346:	4323      	orrs	r3, r4
 8000348:	0514      	lsls	r4, r2, #20
 800034a:	4a5a      	ldr	r2, [pc, #360]	; (80004b4 <__aeabi_ddiv+0x294>)
 800034c:	0038      	movs	r0, r7
 800034e:	4013      	ands	r3, r2
 8000350:	431c      	orrs	r4, r3
 8000352:	4653      	mov	r3, sl
 8000354:	0064      	lsls	r4, r4, #1
 8000356:	07db      	lsls	r3, r3, #31
 8000358:	0864      	lsrs	r4, r4, #1
 800035a:	431c      	orrs	r4, r3
 800035c:	0021      	movs	r1, r4
 800035e:	b005      	add	sp, #20
 8000360:	bc3c      	pop	{r2, r3, r4, r5}
 8000362:	4690      	mov	r8, r2
 8000364:	4699      	mov	r9, r3
 8000366:	46a2      	mov	sl, r4
 8000368:	46ab      	mov	fp, r5
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	2201      	movs	r2, #1
 800036e:	4252      	negs	r2, r2
 8000370:	2301      	movs	r3, #1
 8000372:	1b1b      	subs	r3, r3, r4
 8000374:	2b38      	cmp	r3, #56	; 0x38
 8000376:	dc00      	bgt.n	800037a <__aeabi_ddiv+0x15a>
 8000378:	e1ad      	b.n	80006d6 <__aeabi_ddiv+0x4b6>
 800037a:	2200      	movs	r2, #0
 800037c:	2300      	movs	r3, #0
 800037e:	2700      	movs	r7, #0
 8000380:	e7dc      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000382:	465b      	mov	r3, fp
 8000384:	4333      	orrs	r3, r6
 8000386:	4699      	mov	r9, r3
 8000388:	d05e      	beq.n	8000448 <__aeabi_ddiv+0x228>
 800038a:	2e00      	cmp	r6, #0
 800038c:	d100      	bne.n	8000390 <__aeabi_ddiv+0x170>
 800038e:	e18a      	b.n	80006a6 <__aeabi_ddiv+0x486>
 8000390:	0030      	movs	r0, r6
 8000392:	f000 fd6f 	bl	8000e74 <__clzsi2>
 8000396:	0003      	movs	r3, r0
 8000398:	3b0b      	subs	r3, #11
 800039a:	2b1c      	cmp	r3, #28
 800039c:	dd00      	ble.n	80003a0 <__aeabi_ddiv+0x180>
 800039e:	e17b      	b.n	8000698 <__aeabi_ddiv+0x478>
 80003a0:	221d      	movs	r2, #29
 80003a2:	1ad3      	subs	r3, r2, r3
 80003a4:	465a      	mov	r2, fp
 80003a6:	0001      	movs	r1, r0
 80003a8:	40da      	lsrs	r2, r3
 80003aa:	3908      	subs	r1, #8
 80003ac:	408e      	lsls	r6, r1
 80003ae:	0013      	movs	r3, r2
 80003b0:	465f      	mov	r7, fp
 80003b2:	4333      	orrs	r3, r6
 80003b4:	4699      	mov	r9, r3
 80003b6:	408f      	lsls	r7, r1
 80003b8:	4b3f      	ldr	r3, [pc, #252]	; (80004b8 <__aeabi_ddiv+0x298>)
 80003ba:	2600      	movs	r6, #0
 80003bc:	1a1b      	subs	r3, r3, r0
 80003be:	9300      	str	r3, [sp, #0]
 80003c0:	2300      	movs	r3, #0
 80003c2:	9302      	str	r3, [sp, #8]
 80003c4:	e752      	b.n	800026c <__aeabi_ddiv+0x4c>
 80003c6:	4641      	mov	r1, r8
 80003c8:	4653      	mov	r3, sl
 80003ca:	430b      	orrs	r3, r1
 80003cc:	493b      	ldr	r1, [pc, #236]	; (80004bc <__aeabi_ddiv+0x29c>)
 80003ce:	469b      	mov	fp, r3
 80003d0:	468c      	mov	ip, r1
 80003d2:	9b00      	ldr	r3, [sp, #0]
 80003d4:	4463      	add	r3, ip
 80003d6:	9300      	str	r3, [sp, #0]
 80003d8:	465b      	mov	r3, fp
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d13b      	bne.n	8000456 <__aeabi_ddiv+0x236>
 80003de:	2302      	movs	r3, #2
 80003e0:	2200      	movs	r2, #0
 80003e2:	431e      	orrs	r6, r3
 80003e4:	2102      	movs	r1, #2
 80003e6:	e761      	b.n	80002ac <__aeabi_ddiv+0x8c>
 80003e8:	4643      	mov	r3, r8
 80003ea:	4313      	orrs	r3, r2
 80003ec:	469b      	mov	fp, r3
 80003ee:	d037      	beq.n	8000460 <__aeabi_ddiv+0x240>
 80003f0:	4643      	mov	r3, r8
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d100      	bne.n	80003f8 <__aeabi_ddiv+0x1d8>
 80003f6:	e162      	b.n	80006be <__aeabi_ddiv+0x49e>
 80003f8:	4640      	mov	r0, r8
 80003fa:	f000 fd3b 	bl	8000e74 <__clzsi2>
 80003fe:	0003      	movs	r3, r0
 8000400:	3b0b      	subs	r3, #11
 8000402:	2b1c      	cmp	r3, #28
 8000404:	dd00      	ble.n	8000408 <__aeabi_ddiv+0x1e8>
 8000406:	e153      	b.n	80006b0 <__aeabi_ddiv+0x490>
 8000408:	0002      	movs	r2, r0
 800040a:	4641      	mov	r1, r8
 800040c:	3a08      	subs	r2, #8
 800040e:	4091      	lsls	r1, r2
 8000410:	4688      	mov	r8, r1
 8000412:	211d      	movs	r1, #29
 8000414:	1acb      	subs	r3, r1, r3
 8000416:	4651      	mov	r1, sl
 8000418:	40d9      	lsrs	r1, r3
 800041a:	000b      	movs	r3, r1
 800041c:	4641      	mov	r1, r8
 800041e:	430b      	orrs	r3, r1
 8000420:	469b      	mov	fp, r3
 8000422:	4653      	mov	r3, sl
 8000424:	4093      	lsls	r3, r2
 8000426:	001a      	movs	r2, r3
 8000428:	9b00      	ldr	r3, [sp, #0]
 800042a:	4925      	ldr	r1, [pc, #148]	; (80004c0 <__aeabi_ddiv+0x2a0>)
 800042c:	469c      	mov	ip, r3
 800042e:	4460      	add	r0, ip
 8000430:	0003      	movs	r3, r0
 8000432:	468c      	mov	ip, r1
 8000434:	4463      	add	r3, ip
 8000436:	9300      	str	r3, [sp, #0]
 8000438:	2100      	movs	r1, #0
 800043a:	e737      	b.n	80002ac <__aeabi_ddiv+0x8c>
 800043c:	2303      	movs	r3, #3
 800043e:	46b1      	mov	r9, r6
 8000440:	9000      	str	r0, [sp, #0]
 8000442:	260c      	movs	r6, #12
 8000444:	9302      	str	r3, [sp, #8]
 8000446:	e711      	b.n	800026c <__aeabi_ddiv+0x4c>
 8000448:	2300      	movs	r3, #0
 800044a:	9300      	str	r3, [sp, #0]
 800044c:	3301      	adds	r3, #1
 800044e:	2604      	movs	r6, #4
 8000450:	2700      	movs	r7, #0
 8000452:	9302      	str	r3, [sp, #8]
 8000454:	e70a      	b.n	800026c <__aeabi_ddiv+0x4c>
 8000456:	2303      	movs	r3, #3
 8000458:	46c3      	mov	fp, r8
 800045a:	431e      	orrs	r6, r3
 800045c:	2103      	movs	r1, #3
 800045e:	e725      	b.n	80002ac <__aeabi_ddiv+0x8c>
 8000460:	3301      	adds	r3, #1
 8000462:	431e      	orrs	r6, r3
 8000464:	2200      	movs	r2, #0
 8000466:	2101      	movs	r1, #1
 8000468:	e720      	b.n	80002ac <__aeabi_ddiv+0x8c>
 800046a:	2300      	movs	r3, #0
 800046c:	469a      	mov	sl, r3
 800046e:	2380      	movs	r3, #128	; 0x80
 8000470:	2700      	movs	r7, #0
 8000472:	031b      	lsls	r3, r3, #12
 8000474:	4a09      	ldr	r2, [pc, #36]	; (800049c <__aeabi_ddiv+0x27c>)
 8000476:	e761      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000478:	2380      	movs	r3, #128	; 0x80
 800047a:	4649      	mov	r1, r9
 800047c:	031b      	lsls	r3, r3, #12
 800047e:	4219      	tst	r1, r3
 8000480:	d100      	bne.n	8000484 <__aeabi_ddiv+0x264>
 8000482:	e0e2      	b.n	800064a <__aeabi_ddiv+0x42a>
 8000484:	4659      	mov	r1, fp
 8000486:	4219      	tst	r1, r3
 8000488:	d000      	beq.n	800048c <__aeabi_ddiv+0x26c>
 800048a:	e0de      	b.n	800064a <__aeabi_ddiv+0x42a>
 800048c:	430b      	orrs	r3, r1
 800048e:	031b      	lsls	r3, r3, #12
 8000490:	0017      	movs	r7, r2
 8000492:	0b1b      	lsrs	r3, r3, #12
 8000494:	46a2      	mov	sl, r4
 8000496:	4a01      	ldr	r2, [pc, #4]	; (800049c <__aeabi_ddiv+0x27c>)
 8000498:	e750      	b.n	800033c <__aeabi_ddiv+0x11c>
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	000007ff 	.word	0x000007ff
 80004a0:	fffffc01 	.word	0xfffffc01
 80004a4:	08003288 	.word	0x08003288
 80004a8:	000003ff 	.word	0x000003ff
 80004ac:	feffffff 	.word	0xfeffffff
 80004b0:	000007fe 	.word	0x000007fe
 80004b4:	800fffff 	.word	0x800fffff
 80004b8:	fffffc0d 	.word	0xfffffc0d
 80004bc:	fffff801 	.word	0xfffff801
 80004c0:	000003f3 	.word	0x000003f3
 80004c4:	45d9      	cmp	r9, fp
 80004c6:	d900      	bls.n	80004ca <__aeabi_ddiv+0x2aa>
 80004c8:	e0cb      	b.n	8000662 <__aeabi_ddiv+0x442>
 80004ca:	d100      	bne.n	80004ce <__aeabi_ddiv+0x2ae>
 80004cc:	e0c6      	b.n	800065c <__aeabi_ddiv+0x43c>
 80004ce:	003c      	movs	r4, r7
 80004d0:	4648      	mov	r0, r9
 80004d2:	2700      	movs	r7, #0
 80004d4:	9b00      	ldr	r3, [sp, #0]
 80004d6:	3b01      	subs	r3, #1
 80004d8:	9300      	str	r3, [sp, #0]
 80004da:	465b      	mov	r3, fp
 80004dc:	0e16      	lsrs	r6, r2, #24
 80004de:	021b      	lsls	r3, r3, #8
 80004e0:	431e      	orrs	r6, r3
 80004e2:	0213      	lsls	r3, r2, #8
 80004e4:	4698      	mov	r8, r3
 80004e6:	0433      	lsls	r3, r6, #16
 80004e8:	0c1b      	lsrs	r3, r3, #16
 80004ea:	4699      	mov	r9, r3
 80004ec:	0c31      	lsrs	r1, r6, #16
 80004ee:	9101      	str	r1, [sp, #4]
 80004f0:	f7ff fe90 	bl	8000214 <__aeabi_uidivmod>
 80004f4:	464a      	mov	r2, r9
 80004f6:	4342      	muls	r2, r0
 80004f8:	040b      	lsls	r3, r1, #16
 80004fa:	0c21      	lsrs	r1, r4, #16
 80004fc:	0005      	movs	r5, r0
 80004fe:	4319      	orrs	r1, r3
 8000500:	428a      	cmp	r2, r1
 8000502:	d907      	bls.n	8000514 <__aeabi_ddiv+0x2f4>
 8000504:	1989      	adds	r1, r1, r6
 8000506:	3d01      	subs	r5, #1
 8000508:	428e      	cmp	r6, r1
 800050a:	d803      	bhi.n	8000514 <__aeabi_ddiv+0x2f4>
 800050c:	428a      	cmp	r2, r1
 800050e:	d901      	bls.n	8000514 <__aeabi_ddiv+0x2f4>
 8000510:	1e85      	subs	r5, r0, #2
 8000512:	1989      	adds	r1, r1, r6
 8000514:	1a88      	subs	r0, r1, r2
 8000516:	9901      	ldr	r1, [sp, #4]
 8000518:	f7ff fe7c 	bl	8000214 <__aeabi_uidivmod>
 800051c:	0409      	lsls	r1, r1, #16
 800051e:	468c      	mov	ip, r1
 8000520:	464a      	mov	r2, r9
 8000522:	0421      	lsls	r1, r4, #16
 8000524:	4664      	mov	r4, ip
 8000526:	4342      	muls	r2, r0
 8000528:	0c09      	lsrs	r1, r1, #16
 800052a:	0003      	movs	r3, r0
 800052c:	4321      	orrs	r1, r4
 800052e:	428a      	cmp	r2, r1
 8000530:	d904      	bls.n	800053c <__aeabi_ddiv+0x31c>
 8000532:	1989      	adds	r1, r1, r6
 8000534:	3b01      	subs	r3, #1
 8000536:	428e      	cmp	r6, r1
 8000538:	d800      	bhi.n	800053c <__aeabi_ddiv+0x31c>
 800053a:	e0f1      	b.n	8000720 <__aeabi_ddiv+0x500>
 800053c:	042d      	lsls	r5, r5, #16
 800053e:	431d      	orrs	r5, r3
 8000540:	46ab      	mov	fp, r5
 8000542:	4643      	mov	r3, r8
 8000544:	1a89      	subs	r1, r1, r2
 8000546:	4642      	mov	r2, r8
 8000548:	0c28      	lsrs	r0, r5, #16
 800054a:	0412      	lsls	r2, r2, #16
 800054c:	0c1d      	lsrs	r5, r3, #16
 800054e:	465b      	mov	r3, fp
 8000550:	0c14      	lsrs	r4, r2, #16
 8000552:	0022      	movs	r2, r4
 8000554:	041b      	lsls	r3, r3, #16
 8000556:	0c1b      	lsrs	r3, r3, #16
 8000558:	435a      	muls	r2, r3
 800055a:	9403      	str	r4, [sp, #12]
 800055c:	436b      	muls	r3, r5
 800055e:	4344      	muls	r4, r0
 8000560:	9502      	str	r5, [sp, #8]
 8000562:	4368      	muls	r0, r5
 8000564:	191b      	adds	r3, r3, r4
 8000566:	0c15      	lsrs	r5, r2, #16
 8000568:	18eb      	adds	r3, r5, r3
 800056a:	429c      	cmp	r4, r3
 800056c:	d903      	bls.n	8000576 <__aeabi_ddiv+0x356>
 800056e:	2480      	movs	r4, #128	; 0x80
 8000570:	0264      	lsls	r4, r4, #9
 8000572:	46a4      	mov	ip, r4
 8000574:	4460      	add	r0, ip
 8000576:	0c1c      	lsrs	r4, r3, #16
 8000578:	0415      	lsls	r5, r2, #16
 800057a:	041b      	lsls	r3, r3, #16
 800057c:	0c2d      	lsrs	r5, r5, #16
 800057e:	1820      	adds	r0, r4, r0
 8000580:	195d      	adds	r5, r3, r5
 8000582:	4281      	cmp	r1, r0
 8000584:	d377      	bcc.n	8000676 <__aeabi_ddiv+0x456>
 8000586:	d073      	beq.n	8000670 <__aeabi_ddiv+0x450>
 8000588:	1a0c      	subs	r4, r1, r0
 800058a:	4aa2      	ldr	r2, [pc, #648]	; (8000814 <__aeabi_ddiv+0x5f4>)
 800058c:	1b7d      	subs	r5, r7, r5
 800058e:	42af      	cmp	r7, r5
 8000590:	41bf      	sbcs	r7, r7
 8000592:	4694      	mov	ip, r2
 8000594:	9b00      	ldr	r3, [sp, #0]
 8000596:	427f      	negs	r7, r7
 8000598:	4463      	add	r3, ip
 800059a:	1be0      	subs	r0, r4, r7
 800059c:	001c      	movs	r4, r3
 800059e:	4286      	cmp	r6, r0
 80005a0:	d100      	bne.n	80005a4 <__aeabi_ddiv+0x384>
 80005a2:	e0db      	b.n	800075c <__aeabi_ddiv+0x53c>
 80005a4:	9901      	ldr	r1, [sp, #4]
 80005a6:	f7ff fe35 	bl	8000214 <__aeabi_uidivmod>
 80005aa:	464a      	mov	r2, r9
 80005ac:	4342      	muls	r2, r0
 80005ae:	040b      	lsls	r3, r1, #16
 80005b0:	0c29      	lsrs	r1, r5, #16
 80005b2:	0007      	movs	r7, r0
 80005b4:	4319      	orrs	r1, r3
 80005b6:	428a      	cmp	r2, r1
 80005b8:	d907      	bls.n	80005ca <__aeabi_ddiv+0x3aa>
 80005ba:	1989      	adds	r1, r1, r6
 80005bc:	3f01      	subs	r7, #1
 80005be:	428e      	cmp	r6, r1
 80005c0:	d803      	bhi.n	80005ca <__aeabi_ddiv+0x3aa>
 80005c2:	428a      	cmp	r2, r1
 80005c4:	d901      	bls.n	80005ca <__aeabi_ddiv+0x3aa>
 80005c6:	1e87      	subs	r7, r0, #2
 80005c8:	1989      	adds	r1, r1, r6
 80005ca:	1a88      	subs	r0, r1, r2
 80005cc:	9901      	ldr	r1, [sp, #4]
 80005ce:	f7ff fe21 	bl	8000214 <__aeabi_uidivmod>
 80005d2:	0409      	lsls	r1, r1, #16
 80005d4:	464a      	mov	r2, r9
 80005d6:	4689      	mov	r9, r1
 80005d8:	0429      	lsls	r1, r5, #16
 80005da:	464d      	mov	r5, r9
 80005dc:	4342      	muls	r2, r0
 80005de:	0c09      	lsrs	r1, r1, #16
 80005e0:	0003      	movs	r3, r0
 80005e2:	4329      	orrs	r1, r5
 80005e4:	428a      	cmp	r2, r1
 80005e6:	d907      	bls.n	80005f8 <__aeabi_ddiv+0x3d8>
 80005e8:	1989      	adds	r1, r1, r6
 80005ea:	3b01      	subs	r3, #1
 80005ec:	428e      	cmp	r6, r1
 80005ee:	d803      	bhi.n	80005f8 <__aeabi_ddiv+0x3d8>
 80005f0:	428a      	cmp	r2, r1
 80005f2:	d901      	bls.n	80005f8 <__aeabi_ddiv+0x3d8>
 80005f4:	1e83      	subs	r3, r0, #2
 80005f6:	1989      	adds	r1, r1, r6
 80005f8:	043f      	lsls	r7, r7, #16
 80005fa:	1a89      	subs	r1, r1, r2
 80005fc:	003a      	movs	r2, r7
 80005fe:	9f03      	ldr	r7, [sp, #12]
 8000600:	431a      	orrs	r2, r3
 8000602:	0038      	movs	r0, r7
 8000604:	0413      	lsls	r3, r2, #16
 8000606:	0c1b      	lsrs	r3, r3, #16
 8000608:	4358      	muls	r0, r3
 800060a:	4681      	mov	r9, r0
 800060c:	9802      	ldr	r0, [sp, #8]
 800060e:	0c15      	lsrs	r5, r2, #16
 8000610:	436f      	muls	r7, r5
 8000612:	4343      	muls	r3, r0
 8000614:	4345      	muls	r5, r0
 8000616:	4648      	mov	r0, r9
 8000618:	0c00      	lsrs	r0, r0, #16
 800061a:	4684      	mov	ip, r0
 800061c:	19db      	adds	r3, r3, r7
 800061e:	4463      	add	r3, ip
 8000620:	429f      	cmp	r7, r3
 8000622:	d903      	bls.n	800062c <__aeabi_ddiv+0x40c>
 8000624:	2080      	movs	r0, #128	; 0x80
 8000626:	0240      	lsls	r0, r0, #9
 8000628:	4684      	mov	ip, r0
 800062a:	4465      	add	r5, ip
 800062c:	4648      	mov	r0, r9
 800062e:	0c1f      	lsrs	r7, r3, #16
 8000630:	0400      	lsls	r0, r0, #16
 8000632:	041b      	lsls	r3, r3, #16
 8000634:	0c00      	lsrs	r0, r0, #16
 8000636:	197d      	adds	r5, r7, r5
 8000638:	1818      	adds	r0, r3, r0
 800063a:	42a9      	cmp	r1, r5
 800063c:	d200      	bcs.n	8000640 <__aeabi_ddiv+0x420>
 800063e:	e084      	b.n	800074a <__aeabi_ddiv+0x52a>
 8000640:	d100      	bne.n	8000644 <__aeabi_ddiv+0x424>
 8000642:	e07f      	b.n	8000744 <__aeabi_ddiv+0x524>
 8000644:	2301      	movs	r3, #1
 8000646:	431a      	orrs	r2, r3
 8000648:	e657      	b.n	80002fa <__aeabi_ddiv+0xda>
 800064a:	2380      	movs	r3, #128	; 0x80
 800064c:	464a      	mov	r2, r9
 800064e:	031b      	lsls	r3, r3, #12
 8000650:	4313      	orrs	r3, r2
 8000652:	031b      	lsls	r3, r3, #12
 8000654:	0b1b      	lsrs	r3, r3, #12
 8000656:	46aa      	mov	sl, r5
 8000658:	4a6f      	ldr	r2, [pc, #444]	; (8000818 <__aeabi_ddiv+0x5f8>)
 800065a:	e66f      	b.n	800033c <__aeabi_ddiv+0x11c>
 800065c:	42ba      	cmp	r2, r7
 800065e:	d900      	bls.n	8000662 <__aeabi_ddiv+0x442>
 8000660:	e735      	b.n	80004ce <__aeabi_ddiv+0x2ae>
 8000662:	464b      	mov	r3, r9
 8000664:	07dc      	lsls	r4, r3, #31
 8000666:	0858      	lsrs	r0, r3, #1
 8000668:	087b      	lsrs	r3, r7, #1
 800066a:	431c      	orrs	r4, r3
 800066c:	07ff      	lsls	r7, r7, #31
 800066e:	e734      	b.n	80004da <__aeabi_ddiv+0x2ba>
 8000670:	2400      	movs	r4, #0
 8000672:	42af      	cmp	r7, r5
 8000674:	d289      	bcs.n	800058a <__aeabi_ddiv+0x36a>
 8000676:	4447      	add	r7, r8
 8000678:	4547      	cmp	r7, r8
 800067a:	41a4      	sbcs	r4, r4
 800067c:	465b      	mov	r3, fp
 800067e:	4264      	negs	r4, r4
 8000680:	19a4      	adds	r4, r4, r6
 8000682:	1864      	adds	r4, r4, r1
 8000684:	3b01      	subs	r3, #1
 8000686:	42a6      	cmp	r6, r4
 8000688:	d21e      	bcs.n	80006c8 <__aeabi_ddiv+0x4a8>
 800068a:	42a0      	cmp	r0, r4
 800068c:	d86d      	bhi.n	800076a <__aeabi_ddiv+0x54a>
 800068e:	d100      	bne.n	8000692 <__aeabi_ddiv+0x472>
 8000690:	e0b6      	b.n	8000800 <__aeabi_ddiv+0x5e0>
 8000692:	1a24      	subs	r4, r4, r0
 8000694:	469b      	mov	fp, r3
 8000696:	e778      	b.n	800058a <__aeabi_ddiv+0x36a>
 8000698:	0003      	movs	r3, r0
 800069a:	465a      	mov	r2, fp
 800069c:	3b28      	subs	r3, #40	; 0x28
 800069e:	409a      	lsls	r2, r3
 80006a0:	2700      	movs	r7, #0
 80006a2:	4691      	mov	r9, r2
 80006a4:	e688      	b.n	80003b8 <__aeabi_ddiv+0x198>
 80006a6:	4658      	mov	r0, fp
 80006a8:	f000 fbe4 	bl	8000e74 <__clzsi2>
 80006ac:	3020      	adds	r0, #32
 80006ae:	e672      	b.n	8000396 <__aeabi_ddiv+0x176>
 80006b0:	0003      	movs	r3, r0
 80006b2:	4652      	mov	r2, sl
 80006b4:	3b28      	subs	r3, #40	; 0x28
 80006b6:	409a      	lsls	r2, r3
 80006b8:	4693      	mov	fp, r2
 80006ba:	2200      	movs	r2, #0
 80006bc:	e6b4      	b.n	8000428 <__aeabi_ddiv+0x208>
 80006be:	4650      	mov	r0, sl
 80006c0:	f000 fbd8 	bl	8000e74 <__clzsi2>
 80006c4:	3020      	adds	r0, #32
 80006c6:	e69a      	b.n	80003fe <__aeabi_ddiv+0x1de>
 80006c8:	42a6      	cmp	r6, r4
 80006ca:	d1e2      	bne.n	8000692 <__aeabi_ddiv+0x472>
 80006cc:	45b8      	cmp	r8, r7
 80006ce:	d9dc      	bls.n	800068a <__aeabi_ddiv+0x46a>
 80006d0:	1a34      	subs	r4, r6, r0
 80006d2:	469b      	mov	fp, r3
 80006d4:	e759      	b.n	800058a <__aeabi_ddiv+0x36a>
 80006d6:	2b1f      	cmp	r3, #31
 80006d8:	dc65      	bgt.n	80007a6 <__aeabi_ddiv+0x586>
 80006da:	4c50      	ldr	r4, [pc, #320]	; (800081c <__aeabi_ddiv+0x5fc>)
 80006dc:	9900      	ldr	r1, [sp, #0]
 80006de:	46a4      	mov	ip, r4
 80006e0:	465c      	mov	r4, fp
 80006e2:	4461      	add	r1, ip
 80006e4:	0008      	movs	r0, r1
 80006e6:	408c      	lsls	r4, r1
 80006e8:	0011      	movs	r1, r2
 80006ea:	4082      	lsls	r2, r0
 80006ec:	40d9      	lsrs	r1, r3
 80006ee:	1e50      	subs	r0, r2, #1
 80006f0:	4182      	sbcs	r2, r0
 80006f2:	430c      	orrs	r4, r1
 80006f4:	4314      	orrs	r4, r2
 80006f6:	465a      	mov	r2, fp
 80006f8:	40da      	lsrs	r2, r3
 80006fa:	0013      	movs	r3, r2
 80006fc:	0762      	lsls	r2, r4, #29
 80006fe:	d009      	beq.n	8000714 <__aeabi_ddiv+0x4f4>
 8000700:	220f      	movs	r2, #15
 8000702:	4022      	ands	r2, r4
 8000704:	2a04      	cmp	r2, #4
 8000706:	d005      	beq.n	8000714 <__aeabi_ddiv+0x4f4>
 8000708:	0022      	movs	r2, r4
 800070a:	1d14      	adds	r4, r2, #4
 800070c:	4294      	cmp	r4, r2
 800070e:	4189      	sbcs	r1, r1
 8000710:	4249      	negs	r1, r1
 8000712:	185b      	adds	r3, r3, r1
 8000714:	021a      	lsls	r2, r3, #8
 8000716:	d562      	bpl.n	80007de <__aeabi_ddiv+0x5be>
 8000718:	2201      	movs	r2, #1
 800071a:	2300      	movs	r3, #0
 800071c:	2700      	movs	r7, #0
 800071e:	e60d      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000720:	428a      	cmp	r2, r1
 8000722:	d800      	bhi.n	8000726 <__aeabi_ddiv+0x506>
 8000724:	e70a      	b.n	800053c <__aeabi_ddiv+0x31c>
 8000726:	1e83      	subs	r3, r0, #2
 8000728:	1989      	adds	r1, r1, r6
 800072a:	e707      	b.n	800053c <__aeabi_ddiv+0x31c>
 800072c:	230f      	movs	r3, #15
 800072e:	4013      	ands	r3, r2
 8000730:	2b04      	cmp	r3, #4
 8000732:	d100      	bne.n	8000736 <__aeabi_ddiv+0x516>
 8000734:	e5e6      	b.n	8000304 <__aeabi_ddiv+0xe4>
 8000736:	1d17      	adds	r7, r2, #4
 8000738:	4297      	cmp	r7, r2
 800073a:	4192      	sbcs	r2, r2
 800073c:	4253      	negs	r3, r2
 800073e:	449b      	add	fp, r3
 8000740:	08fa      	lsrs	r2, r7, #3
 8000742:	e5e0      	b.n	8000306 <__aeabi_ddiv+0xe6>
 8000744:	2800      	cmp	r0, #0
 8000746:	d100      	bne.n	800074a <__aeabi_ddiv+0x52a>
 8000748:	e5d7      	b.n	80002fa <__aeabi_ddiv+0xda>
 800074a:	1871      	adds	r1, r6, r1
 800074c:	1e53      	subs	r3, r2, #1
 800074e:	42b1      	cmp	r1, r6
 8000750:	d327      	bcc.n	80007a2 <__aeabi_ddiv+0x582>
 8000752:	42a9      	cmp	r1, r5
 8000754:	d315      	bcc.n	8000782 <__aeabi_ddiv+0x562>
 8000756:	d058      	beq.n	800080a <__aeabi_ddiv+0x5ea>
 8000758:	001a      	movs	r2, r3
 800075a:	e773      	b.n	8000644 <__aeabi_ddiv+0x424>
 800075c:	2b00      	cmp	r3, #0
 800075e:	dc00      	bgt.n	8000762 <__aeabi_ddiv+0x542>
 8000760:	e604      	b.n	800036c <__aeabi_ddiv+0x14c>
 8000762:	2301      	movs	r3, #1
 8000764:	2200      	movs	r2, #0
 8000766:	449b      	add	fp, r3
 8000768:	e5cd      	b.n	8000306 <__aeabi_ddiv+0xe6>
 800076a:	2302      	movs	r3, #2
 800076c:	4447      	add	r7, r8
 800076e:	4547      	cmp	r7, r8
 8000770:	4189      	sbcs	r1, r1
 8000772:	425b      	negs	r3, r3
 8000774:	469c      	mov	ip, r3
 8000776:	4249      	negs	r1, r1
 8000778:	1989      	adds	r1, r1, r6
 800077a:	190c      	adds	r4, r1, r4
 800077c:	44e3      	add	fp, ip
 800077e:	1a24      	subs	r4, r4, r0
 8000780:	e703      	b.n	800058a <__aeabi_ddiv+0x36a>
 8000782:	4643      	mov	r3, r8
 8000784:	005f      	lsls	r7, r3, #1
 8000786:	4547      	cmp	r7, r8
 8000788:	419b      	sbcs	r3, r3
 800078a:	46b8      	mov	r8, r7
 800078c:	425b      	negs	r3, r3
 800078e:	199e      	adds	r6, r3, r6
 8000790:	3a02      	subs	r2, #2
 8000792:	1989      	adds	r1, r1, r6
 8000794:	42a9      	cmp	r1, r5
 8000796:	d000      	beq.n	800079a <__aeabi_ddiv+0x57a>
 8000798:	e754      	b.n	8000644 <__aeabi_ddiv+0x424>
 800079a:	4540      	cmp	r0, r8
 800079c:	d000      	beq.n	80007a0 <__aeabi_ddiv+0x580>
 800079e:	e751      	b.n	8000644 <__aeabi_ddiv+0x424>
 80007a0:	e5ab      	b.n	80002fa <__aeabi_ddiv+0xda>
 80007a2:	001a      	movs	r2, r3
 80007a4:	e7f6      	b.n	8000794 <__aeabi_ddiv+0x574>
 80007a6:	211f      	movs	r1, #31
 80007a8:	465f      	mov	r7, fp
 80007aa:	4249      	negs	r1, r1
 80007ac:	1b0c      	subs	r4, r1, r4
 80007ae:	40e7      	lsrs	r7, r4
 80007b0:	2b20      	cmp	r3, #32
 80007b2:	d007      	beq.n	80007c4 <__aeabi_ddiv+0x5a4>
 80007b4:	491a      	ldr	r1, [pc, #104]	; (8000820 <__aeabi_ddiv+0x600>)
 80007b6:	9b00      	ldr	r3, [sp, #0]
 80007b8:	468c      	mov	ip, r1
 80007ba:	4463      	add	r3, ip
 80007bc:	0018      	movs	r0, r3
 80007be:	465b      	mov	r3, fp
 80007c0:	4083      	lsls	r3, r0
 80007c2:	431a      	orrs	r2, r3
 80007c4:	1e50      	subs	r0, r2, #1
 80007c6:	4182      	sbcs	r2, r0
 80007c8:	433a      	orrs	r2, r7
 80007ca:	2707      	movs	r7, #7
 80007cc:	2300      	movs	r3, #0
 80007ce:	4017      	ands	r7, r2
 80007d0:	d009      	beq.n	80007e6 <__aeabi_ddiv+0x5c6>
 80007d2:	210f      	movs	r1, #15
 80007d4:	2300      	movs	r3, #0
 80007d6:	4011      	ands	r1, r2
 80007d8:	0014      	movs	r4, r2
 80007da:	2904      	cmp	r1, #4
 80007dc:	d195      	bne.n	800070a <__aeabi_ddiv+0x4ea>
 80007de:	0022      	movs	r2, r4
 80007e0:	075f      	lsls	r7, r3, #29
 80007e2:	025b      	lsls	r3, r3, #9
 80007e4:	0b1b      	lsrs	r3, r3, #12
 80007e6:	08d2      	lsrs	r2, r2, #3
 80007e8:	4317      	orrs	r7, r2
 80007ea:	2200      	movs	r2, #0
 80007ec:	e5a6      	b.n	800033c <__aeabi_ddiv+0x11c>
 80007ee:	2380      	movs	r3, #128	; 0x80
 80007f0:	4659      	mov	r1, fp
 80007f2:	031b      	lsls	r3, r3, #12
 80007f4:	430b      	orrs	r3, r1
 80007f6:	031b      	lsls	r3, r3, #12
 80007f8:	0017      	movs	r7, r2
 80007fa:	0b1b      	lsrs	r3, r3, #12
 80007fc:	4a06      	ldr	r2, [pc, #24]	; (8000818 <__aeabi_ddiv+0x5f8>)
 80007fe:	e59d      	b.n	800033c <__aeabi_ddiv+0x11c>
 8000800:	42bd      	cmp	r5, r7
 8000802:	d8b2      	bhi.n	800076a <__aeabi_ddiv+0x54a>
 8000804:	469b      	mov	fp, r3
 8000806:	2400      	movs	r4, #0
 8000808:	e6bf      	b.n	800058a <__aeabi_ddiv+0x36a>
 800080a:	4580      	cmp	r8, r0
 800080c:	d3b9      	bcc.n	8000782 <__aeabi_ddiv+0x562>
 800080e:	001a      	movs	r2, r3
 8000810:	e7c3      	b.n	800079a <__aeabi_ddiv+0x57a>
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	000003ff 	.word	0x000003ff
 8000818:	000007ff 	.word	0x000007ff
 800081c:	0000041e 	.word	0x0000041e
 8000820:	0000043e 	.word	0x0000043e

08000824 <__aeabi_dmul>:
 8000824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000826:	4657      	mov	r7, sl
 8000828:	46de      	mov	lr, fp
 800082a:	464e      	mov	r6, r9
 800082c:	4645      	mov	r5, r8
 800082e:	b5e0      	push	{r5, r6, r7, lr}
 8000830:	4683      	mov	fp, r0
 8000832:	0006      	movs	r6, r0
 8000834:	030f      	lsls	r7, r1, #12
 8000836:	0048      	lsls	r0, r1, #1
 8000838:	b087      	sub	sp, #28
 800083a:	4692      	mov	sl, r2
 800083c:	001d      	movs	r5, r3
 800083e:	0b3f      	lsrs	r7, r7, #12
 8000840:	0d40      	lsrs	r0, r0, #21
 8000842:	0fcc      	lsrs	r4, r1, #31
 8000844:	2800      	cmp	r0, #0
 8000846:	d100      	bne.n	800084a <__aeabi_dmul+0x26>
 8000848:	e06f      	b.n	800092a <__aeabi_dmul+0x106>
 800084a:	4bde      	ldr	r3, [pc, #888]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 800084c:	4298      	cmp	r0, r3
 800084e:	d038      	beq.n	80008c2 <__aeabi_dmul+0x9e>
 8000850:	2380      	movs	r3, #128	; 0x80
 8000852:	00ff      	lsls	r7, r7, #3
 8000854:	041b      	lsls	r3, r3, #16
 8000856:	431f      	orrs	r7, r3
 8000858:	0f73      	lsrs	r3, r6, #29
 800085a:	433b      	orrs	r3, r7
 800085c:	9301      	str	r3, [sp, #4]
 800085e:	4bda      	ldr	r3, [pc, #872]	; (8000bc8 <__aeabi_dmul+0x3a4>)
 8000860:	2700      	movs	r7, #0
 8000862:	4699      	mov	r9, r3
 8000864:	2300      	movs	r3, #0
 8000866:	469b      	mov	fp, r3
 8000868:	00f6      	lsls	r6, r6, #3
 800086a:	4481      	add	r9, r0
 800086c:	032b      	lsls	r3, r5, #12
 800086e:	0069      	lsls	r1, r5, #1
 8000870:	0b1b      	lsrs	r3, r3, #12
 8000872:	4652      	mov	r2, sl
 8000874:	4698      	mov	r8, r3
 8000876:	0d49      	lsrs	r1, r1, #21
 8000878:	0fed      	lsrs	r5, r5, #31
 800087a:	2900      	cmp	r1, #0
 800087c:	d100      	bne.n	8000880 <__aeabi_dmul+0x5c>
 800087e:	e085      	b.n	800098c <__aeabi_dmul+0x168>
 8000880:	4bd0      	ldr	r3, [pc, #832]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 8000882:	4299      	cmp	r1, r3
 8000884:	d100      	bne.n	8000888 <__aeabi_dmul+0x64>
 8000886:	e073      	b.n	8000970 <__aeabi_dmul+0x14c>
 8000888:	4643      	mov	r3, r8
 800088a:	00da      	lsls	r2, r3, #3
 800088c:	2380      	movs	r3, #128	; 0x80
 800088e:	041b      	lsls	r3, r3, #16
 8000890:	4313      	orrs	r3, r2
 8000892:	4652      	mov	r2, sl
 8000894:	48cc      	ldr	r0, [pc, #816]	; (8000bc8 <__aeabi_dmul+0x3a4>)
 8000896:	0f52      	lsrs	r2, r2, #29
 8000898:	4684      	mov	ip, r0
 800089a:	4313      	orrs	r3, r2
 800089c:	4652      	mov	r2, sl
 800089e:	2000      	movs	r0, #0
 80008a0:	4461      	add	r1, ip
 80008a2:	00d2      	lsls	r2, r2, #3
 80008a4:	4489      	add	r9, r1
 80008a6:	0021      	movs	r1, r4
 80008a8:	4069      	eors	r1, r5
 80008aa:	9100      	str	r1, [sp, #0]
 80008ac:	468c      	mov	ip, r1
 80008ae:	2101      	movs	r1, #1
 80008b0:	4449      	add	r1, r9
 80008b2:	468a      	mov	sl, r1
 80008b4:	2f0f      	cmp	r7, #15
 80008b6:	d900      	bls.n	80008ba <__aeabi_dmul+0x96>
 80008b8:	e090      	b.n	80009dc <__aeabi_dmul+0x1b8>
 80008ba:	49c4      	ldr	r1, [pc, #784]	; (8000bcc <__aeabi_dmul+0x3a8>)
 80008bc:	00bf      	lsls	r7, r7, #2
 80008be:	59cf      	ldr	r7, [r1, r7]
 80008c0:	46bf      	mov	pc, r7
 80008c2:	465b      	mov	r3, fp
 80008c4:	433b      	orrs	r3, r7
 80008c6:	9301      	str	r3, [sp, #4]
 80008c8:	d000      	beq.n	80008cc <__aeabi_dmul+0xa8>
 80008ca:	e16a      	b.n	8000ba2 <__aeabi_dmul+0x37e>
 80008cc:	2302      	movs	r3, #2
 80008ce:	2708      	movs	r7, #8
 80008d0:	2600      	movs	r6, #0
 80008d2:	4681      	mov	r9, r0
 80008d4:	469b      	mov	fp, r3
 80008d6:	e7c9      	b.n	800086c <__aeabi_dmul+0x48>
 80008d8:	0032      	movs	r2, r6
 80008da:	4658      	mov	r0, fp
 80008dc:	9b01      	ldr	r3, [sp, #4]
 80008de:	4661      	mov	r1, ip
 80008e0:	9100      	str	r1, [sp, #0]
 80008e2:	2802      	cmp	r0, #2
 80008e4:	d100      	bne.n	80008e8 <__aeabi_dmul+0xc4>
 80008e6:	e075      	b.n	80009d4 <__aeabi_dmul+0x1b0>
 80008e8:	2803      	cmp	r0, #3
 80008ea:	d100      	bne.n	80008ee <__aeabi_dmul+0xca>
 80008ec:	e1fe      	b.n	8000cec <__aeabi_dmul+0x4c8>
 80008ee:	2801      	cmp	r0, #1
 80008f0:	d000      	beq.n	80008f4 <__aeabi_dmul+0xd0>
 80008f2:	e12c      	b.n	8000b4e <__aeabi_dmul+0x32a>
 80008f4:	2300      	movs	r3, #0
 80008f6:	2700      	movs	r7, #0
 80008f8:	2600      	movs	r6, #0
 80008fa:	2500      	movs	r5, #0
 80008fc:	033f      	lsls	r7, r7, #12
 80008fe:	0d2a      	lsrs	r2, r5, #20
 8000900:	0b3f      	lsrs	r7, r7, #12
 8000902:	48b3      	ldr	r0, [pc, #716]	; (8000bd0 <__aeabi_dmul+0x3ac>)
 8000904:	0512      	lsls	r2, r2, #20
 8000906:	433a      	orrs	r2, r7
 8000908:	4002      	ands	r2, r0
 800090a:	051b      	lsls	r3, r3, #20
 800090c:	4313      	orrs	r3, r2
 800090e:	9a00      	ldr	r2, [sp, #0]
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	07d1      	lsls	r1, r2, #31
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	430b      	orrs	r3, r1
 8000918:	0030      	movs	r0, r6
 800091a:	0019      	movs	r1, r3
 800091c:	b007      	add	sp, #28
 800091e:	bc3c      	pop	{r2, r3, r4, r5}
 8000920:	4690      	mov	r8, r2
 8000922:	4699      	mov	r9, r3
 8000924:	46a2      	mov	sl, r4
 8000926:	46ab      	mov	fp, r5
 8000928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800092a:	465b      	mov	r3, fp
 800092c:	433b      	orrs	r3, r7
 800092e:	9301      	str	r3, [sp, #4]
 8000930:	d100      	bne.n	8000934 <__aeabi_dmul+0x110>
 8000932:	e12f      	b.n	8000b94 <__aeabi_dmul+0x370>
 8000934:	2f00      	cmp	r7, #0
 8000936:	d100      	bne.n	800093a <__aeabi_dmul+0x116>
 8000938:	e1a5      	b.n	8000c86 <__aeabi_dmul+0x462>
 800093a:	0038      	movs	r0, r7
 800093c:	f000 fa9a 	bl	8000e74 <__clzsi2>
 8000940:	0003      	movs	r3, r0
 8000942:	3b0b      	subs	r3, #11
 8000944:	2b1c      	cmp	r3, #28
 8000946:	dd00      	ble.n	800094a <__aeabi_dmul+0x126>
 8000948:	e196      	b.n	8000c78 <__aeabi_dmul+0x454>
 800094a:	221d      	movs	r2, #29
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	465a      	mov	r2, fp
 8000950:	0001      	movs	r1, r0
 8000952:	40da      	lsrs	r2, r3
 8000954:	465e      	mov	r6, fp
 8000956:	3908      	subs	r1, #8
 8000958:	408f      	lsls	r7, r1
 800095a:	0013      	movs	r3, r2
 800095c:	408e      	lsls	r6, r1
 800095e:	433b      	orrs	r3, r7
 8000960:	9301      	str	r3, [sp, #4]
 8000962:	4b9c      	ldr	r3, [pc, #624]	; (8000bd4 <__aeabi_dmul+0x3b0>)
 8000964:	2700      	movs	r7, #0
 8000966:	1a1b      	subs	r3, r3, r0
 8000968:	4699      	mov	r9, r3
 800096a:	2300      	movs	r3, #0
 800096c:	469b      	mov	fp, r3
 800096e:	e77d      	b.n	800086c <__aeabi_dmul+0x48>
 8000970:	4641      	mov	r1, r8
 8000972:	4653      	mov	r3, sl
 8000974:	430b      	orrs	r3, r1
 8000976:	4993      	ldr	r1, [pc, #588]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 8000978:	468c      	mov	ip, r1
 800097a:	44e1      	add	r9, ip
 800097c:	2b00      	cmp	r3, #0
 800097e:	d000      	beq.n	8000982 <__aeabi_dmul+0x15e>
 8000980:	e11a      	b.n	8000bb8 <__aeabi_dmul+0x394>
 8000982:	2202      	movs	r2, #2
 8000984:	2002      	movs	r0, #2
 8000986:	4317      	orrs	r7, r2
 8000988:	2200      	movs	r2, #0
 800098a:	e78c      	b.n	80008a6 <__aeabi_dmul+0x82>
 800098c:	4313      	orrs	r3, r2
 800098e:	d100      	bne.n	8000992 <__aeabi_dmul+0x16e>
 8000990:	e10d      	b.n	8000bae <__aeabi_dmul+0x38a>
 8000992:	4643      	mov	r3, r8
 8000994:	2b00      	cmp	r3, #0
 8000996:	d100      	bne.n	800099a <__aeabi_dmul+0x176>
 8000998:	e181      	b.n	8000c9e <__aeabi_dmul+0x47a>
 800099a:	4640      	mov	r0, r8
 800099c:	f000 fa6a 	bl	8000e74 <__clzsi2>
 80009a0:	0002      	movs	r2, r0
 80009a2:	3a0b      	subs	r2, #11
 80009a4:	2a1c      	cmp	r2, #28
 80009a6:	dd00      	ble.n	80009aa <__aeabi_dmul+0x186>
 80009a8:	e172      	b.n	8000c90 <__aeabi_dmul+0x46c>
 80009aa:	0001      	movs	r1, r0
 80009ac:	4643      	mov	r3, r8
 80009ae:	3908      	subs	r1, #8
 80009b0:	408b      	lsls	r3, r1
 80009b2:	4698      	mov	r8, r3
 80009b4:	231d      	movs	r3, #29
 80009b6:	1a9a      	subs	r2, r3, r2
 80009b8:	4653      	mov	r3, sl
 80009ba:	40d3      	lsrs	r3, r2
 80009bc:	001a      	movs	r2, r3
 80009be:	4643      	mov	r3, r8
 80009c0:	4313      	orrs	r3, r2
 80009c2:	4652      	mov	r2, sl
 80009c4:	408a      	lsls	r2, r1
 80009c6:	4649      	mov	r1, r9
 80009c8:	1a08      	subs	r0, r1, r0
 80009ca:	4982      	ldr	r1, [pc, #520]	; (8000bd4 <__aeabi_dmul+0x3b0>)
 80009cc:	4689      	mov	r9, r1
 80009ce:	4481      	add	r9, r0
 80009d0:	2000      	movs	r0, #0
 80009d2:	e768      	b.n	80008a6 <__aeabi_dmul+0x82>
 80009d4:	4b7b      	ldr	r3, [pc, #492]	; (8000bc4 <__aeabi_dmul+0x3a0>)
 80009d6:	2700      	movs	r7, #0
 80009d8:	2600      	movs	r6, #0
 80009da:	e78e      	b.n	80008fa <__aeabi_dmul+0xd6>
 80009dc:	0c14      	lsrs	r4, r2, #16
 80009de:	0412      	lsls	r2, r2, #16
 80009e0:	0c12      	lsrs	r2, r2, #16
 80009e2:	0011      	movs	r1, r2
 80009e4:	0c37      	lsrs	r7, r6, #16
 80009e6:	0436      	lsls	r6, r6, #16
 80009e8:	0c35      	lsrs	r5, r6, #16
 80009ea:	4379      	muls	r1, r7
 80009ec:	0028      	movs	r0, r5
 80009ee:	468c      	mov	ip, r1
 80009f0:	002e      	movs	r6, r5
 80009f2:	4360      	muls	r0, r4
 80009f4:	4460      	add	r0, ip
 80009f6:	4683      	mov	fp, r0
 80009f8:	4356      	muls	r6, r2
 80009fa:	0021      	movs	r1, r4
 80009fc:	0c30      	lsrs	r0, r6, #16
 80009fe:	4680      	mov	r8, r0
 8000a00:	4658      	mov	r0, fp
 8000a02:	4379      	muls	r1, r7
 8000a04:	4440      	add	r0, r8
 8000a06:	9102      	str	r1, [sp, #8]
 8000a08:	4584      	cmp	ip, r0
 8000a0a:	d906      	bls.n	8000a1a <__aeabi_dmul+0x1f6>
 8000a0c:	4688      	mov	r8, r1
 8000a0e:	2180      	movs	r1, #128	; 0x80
 8000a10:	0249      	lsls	r1, r1, #9
 8000a12:	468c      	mov	ip, r1
 8000a14:	44e0      	add	r8, ip
 8000a16:	4641      	mov	r1, r8
 8000a18:	9102      	str	r1, [sp, #8]
 8000a1a:	0436      	lsls	r6, r6, #16
 8000a1c:	0c01      	lsrs	r1, r0, #16
 8000a1e:	0c36      	lsrs	r6, r6, #16
 8000a20:	0400      	lsls	r0, r0, #16
 8000a22:	468b      	mov	fp, r1
 8000a24:	1981      	adds	r1, r0, r6
 8000a26:	0c1e      	lsrs	r6, r3, #16
 8000a28:	041b      	lsls	r3, r3, #16
 8000a2a:	0c1b      	lsrs	r3, r3, #16
 8000a2c:	9103      	str	r1, [sp, #12]
 8000a2e:	0019      	movs	r1, r3
 8000a30:	4379      	muls	r1, r7
 8000a32:	468c      	mov	ip, r1
 8000a34:	0028      	movs	r0, r5
 8000a36:	4375      	muls	r5, r6
 8000a38:	4465      	add	r5, ip
 8000a3a:	46a8      	mov	r8, r5
 8000a3c:	4358      	muls	r0, r3
 8000a3e:	0c05      	lsrs	r5, r0, #16
 8000a40:	4445      	add	r5, r8
 8000a42:	4377      	muls	r7, r6
 8000a44:	42a9      	cmp	r1, r5
 8000a46:	d903      	bls.n	8000a50 <__aeabi_dmul+0x22c>
 8000a48:	2180      	movs	r1, #128	; 0x80
 8000a4a:	0249      	lsls	r1, r1, #9
 8000a4c:	468c      	mov	ip, r1
 8000a4e:	4467      	add	r7, ip
 8000a50:	0c29      	lsrs	r1, r5, #16
 8000a52:	468c      	mov	ip, r1
 8000a54:	0039      	movs	r1, r7
 8000a56:	0400      	lsls	r0, r0, #16
 8000a58:	0c00      	lsrs	r0, r0, #16
 8000a5a:	042d      	lsls	r5, r5, #16
 8000a5c:	182d      	adds	r5, r5, r0
 8000a5e:	4461      	add	r1, ip
 8000a60:	44ab      	add	fp, r5
 8000a62:	9105      	str	r1, [sp, #20]
 8000a64:	4659      	mov	r1, fp
 8000a66:	9104      	str	r1, [sp, #16]
 8000a68:	9901      	ldr	r1, [sp, #4]
 8000a6a:	040f      	lsls	r7, r1, #16
 8000a6c:	0c3f      	lsrs	r7, r7, #16
 8000a6e:	0c08      	lsrs	r0, r1, #16
 8000a70:	0039      	movs	r1, r7
 8000a72:	4351      	muls	r1, r2
 8000a74:	4342      	muls	r2, r0
 8000a76:	4690      	mov	r8, r2
 8000a78:	0002      	movs	r2, r0
 8000a7a:	468c      	mov	ip, r1
 8000a7c:	0c09      	lsrs	r1, r1, #16
 8000a7e:	468b      	mov	fp, r1
 8000a80:	4362      	muls	r2, r4
 8000a82:	437c      	muls	r4, r7
 8000a84:	4444      	add	r4, r8
 8000a86:	445c      	add	r4, fp
 8000a88:	45a0      	cmp	r8, r4
 8000a8a:	d903      	bls.n	8000a94 <__aeabi_dmul+0x270>
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	0249      	lsls	r1, r1, #9
 8000a90:	4688      	mov	r8, r1
 8000a92:	4442      	add	r2, r8
 8000a94:	0c21      	lsrs	r1, r4, #16
 8000a96:	4688      	mov	r8, r1
 8000a98:	4661      	mov	r1, ip
 8000a9a:	0409      	lsls	r1, r1, #16
 8000a9c:	0c09      	lsrs	r1, r1, #16
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	0039      	movs	r1, r7
 8000aa2:	4359      	muls	r1, r3
 8000aa4:	4343      	muls	r3, r0
 8000aa6:	4370      	muls	r0, r6
 8000aa8:	437e      	muls	r6, r7
 8000aaa:	0c0f      	lsrs	r7, r1, #16
 8000aac:	18f6      	adds	r6, r6, r3
 8000aae:	0424      	lsls	r4, r4, #16
 8000ab0:	19be      	adds	r6, r7, r6
 8000ab2:	4464      	add	r4, ip
 8000ab4:	4442      	add	r2, r8
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	42b3      	cmp	r3, r6
 8000aba:	d903      	bls.n	8000ac4 <__aeabi_dmul+0x2a0>
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	025b      	lsls	r3, r3, #9
 8000ac0:	4698      	mov	r8, r3
 8000ac2:	4440      	add	r0, r8
 8000ac4:	9b02      	ldr	r3, [sp, #8]
 8000ac6:	4661      	mov	r1, ip
 8000ac8:	4698      	mov	r8, r3
 8000aca:	9b04      	ldr	r3, [sp, #16]
 8000acc:	0437      	lsls	r7, r6, #16
 8000ace:	4443      	add	r3, r8
 8000ad0:	469b      	mov	fp, r3
 8000ad2:	45ab      	cmp	fp, r5
 8000ad4:	41ad      	sbcs	r5, r5
 8000ad6:	426b      	negs	r3, r5
 8000ad8:	040d      	lsls	r5, r1, #16
 8000ada:	9905      	ldr	r1, [sp, #20]
 8000adc:	0c2d      	lsrs	r5, r5, #16
 8000ade:	468c      	mov	ip, r1
 8000ae0:	197f      	adds	r7, r7, r5
 8000ae2:	4467      	add	r7, ip
 8000ae4:	18fd      	adds	r5, r7, r3
 8000ae6:	46a8      	mov	r8, r5
 8000ae8:	465d      	mov	r5, fp
 8000aea:	192d      	adds	r5, r5, r4
 8000aec:	42a5      	cmp	r5, r4
 8000aee:	41a4      	sbcs	r4, r4
 8000af0:	4693      	mov	fp, r2
 8000af2:	4264      	negs	r4, r4
 8000af4:	46a4      	mov	ip, r4
 8000af6:	44c3      	add	fp, r8
 8000af8:	44dc      	add	ip, fp
 8000afa:	428f      	cmp	r7, r1
 8000afc:	41bf      	sbcs	r7, r7
 8000afe:	4598      	cmp	r8, r3
 8000b00:	419b      	sbcs	r3, r3
 8000b02:	4593      	cmp	fp, r2
 8000b04:	4192      	sbcs	r2, r2
 8000b06:	45a4      	cmp	ip, r4
 8000b08:	41a4      	sbcs	r4, r4
 8000b0a:	425b      	negs	r3, r3
 8000b0c:	427f      	negs	r7, r7
 8000b0e:	431f      	orrs	r7, r3
 8000b10:	0c36      	lsrs	r6, r6, #16
 8000b12:	4252      	negs	r2, r2
 8000b14:	4264      	negs	r4, r4
 8000b16:	19bf      	adds	r7, r7, r6
 8000b18:	4322      	orrs	r2, r4
 8000b1a:	18bf      	adds	r7, r7, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	1838      	adds	r0, r7, r0
 8000b20:	0243      	lsls	r3, r0, #9
 8000b22:	0dd2      	lsrs	r2, r2, #23
 8000b24:	9903      	ldr	r1, [sp, #12]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	026a      	lsls	r2, r5, #9
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	1e50      	subs	r0, r2, #1
 8000b2e:	4182      	sbcs	r2, r0
 8000b30:	4661      	mov	r1, ip
 8000b32:	0ded      	lsrs	r5, r5, #23
 8000b34:	432a      	orrs	r2, r5
 8000b36:	024e      	lsls	r6, r1, #9
 8000b38:	4332      	orrs	r2, r6
 8000b3a:	01d9      	lsls	r1, r3, #7
 8000b3c:	d400      	bmi.n	8000b40 <__aeabi_dmul+0x31c>
 8000b3e:	e0b3      	b.n	8000ca8 <__aeabi_dmul+0x484>
 8000b40:	2601      	movs	r6, #1
 8000b42:	0850      	lsrs	r0, r2, #1
 8000b44:	4032      	ands	r2, r6
 8000b46:	4302      	orrs	r2, r0
 8000b48:	07de      	lsls	r6, r3, #31
 8000b4a:	4332      	orrs	r2, r6
 8000b4c:	085b      	lsrs	r3, r3, #1
 8000b4e:	4c22      	ldr	r4, [pc, #136]	; (8000bd8 <__aeabi_dmul+0x3b4>)
 8000b50:	4454      	add	r4, sl
 8000b52:	2c00      	cmp	r4, #0
 8000b54:	dd62      	ble.n	8000c1c <__aeabi_dmul+0x3f8>
 8000b56:	0751      	lsls	r1, r2, #29
 8000b58:	d009      	beq.n	8000b6e <__aeabi_dmul+0x34a>
 8000b5a:	200f      	movs	r0, #15
 8000b5c:	4010      	ands	r0, r2
 8000b5e:	2804      	cmp	r0, #4
 8000b60:	d005      	beq.n	8000b6e <__aeabi_dmul+0x34a>
 8000b62:	1d10      	adds	r0, r2, #4
 8000b64:	4290      	cmp	r0, r2
 8000b66:	4192      	sbcs	r2, r2
 8000b68:	4252      	negs	r2, r2
 8000b6a:	189b      	adds	r3, r3, r2
 8000b6c:	0002      	movs	r2, r0
 8000b6e:	01d9      	lsls	r1, r3, #7
 8000b70:	d504      	bpl.n	8000b7c <__aeabi_dmul+0x358>
 8000b72:	2480      	movs	r4, #128	; 0x80
 8000b74:	4819      	ldr	r0, [pc, #100]	; (8000bdc <__aeabi_dmul+0x3b8>)
 8000b76:	00e4      	lsls	r4, r4, #3
 8000b78:	4003      	ands	r3, r0
 8000b7a:	4454      	add	r4, sl
 8000b7c:	4818      	ldr	r0, [pc, #96]	; (8000be0 <__aeabi_dmul+0x3bc>)
 8000b7e:	4284      	cmp	r4, r0
 8000b80:	dd00      	ble.n	8000b84 <__aeabi_dmul+0x360>
 8000b82:	e727      	b.n	80009d4 <__aeabi_dmul+0x1b0>
 8000b84:	075e      	lsls	r6, r3, #29
 8000b86:	025b      	lsls	r3, r3, #9
 8000b88:	08d2      	lsrs	r2, r2, #3
 8000b8a:	0b1f      	lsrs	r7, r3, #12
 8000b8c:	0563      	lsls	r3, r4, #21
 8000b8e:	4316      	orrs	r6, r2
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	e6b2      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000b94:	2300      	movs	r3, #0
 8000b96:	4699      	mov	r9, r3
 8000b98:	3301      	adds	r3, #1
 8000b9a:	2704      	movs	r7, #4
 8000b9c:	2600      	movs	r6, #0
 8000b9e:	469b      	mov	fp, r3
 8000ba0:	e664      	b.n	800086c <__aeabi_dmul+0x48>
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	9701      	str	r7, [sp, #4]
 8000ba6:	4681      	mov	r9, r0
 8000ba8:	270c      	movs	r7, #12
 8000baa:	469b      	mov	fp, r3
 8000bac:	e65e      	b.n	800086c <__aeabi_dmul+0x48>
 8000bae:	2201      	movs	r2, #1
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	4317      	orrs	r7, r2
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	e676      	b.n	80008a6 <__aeabi_dmul+0x82>
 8000bb8:	2303      	movs	r3, #3
 8000bba:	2003      	movs	r0, #3
 8000bbc:	431f      	orrs	r7, r3
 8000bbe:	4643      	mov	r3, r8
 8000bc0:	e671      	b.n	80008a6 <__aeabi_dmul+0x82>
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	000007ff 	.word	0x000007ff
 8000bc8:	fffffc01 	.word	0xfffffc01
 8000bcc:	080032c8 	.word	0x080032c8
 8000bd0:	800fffff 	.word	0x800fffff
 8000bd4:	fffffc0d 	.word	0xfffffc0d
 8000bd8:	000003ff 	.word	0x000003ff
 8000bdc:	feffffff 	.word	0xfeffffff
 8000be0:	000007fe 	.word	0x000007fe
 8000be4:	2300      	movs	r3, #0
 8000be6:	2780      	movs	r7, #128	; 0x80
 8000be8:	9300      	str	r3, [sp, #0]
 8000bea:	033f      	lsls	r7, r7, #12
 8000bec:	2600      	movs	r6, #0
 8000bee:	4b43      	ldr	r3, [pc, #268]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000bf0:	e683      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000bf2:	9b01      	ldr	r3, [sp, #4]
 8000bf4:	0032      	movs	r2, r6
 8000bf6:	46a4      	mov	ip, r4
 8000bf8:	4658      	mov	r0, fp
 8000bfa:	e670      	b.n	80008de <__aeabi_dmul+0xba>
 8000bfc:	46ac      	mov	ip, r5
 8000bfe:	e66e      	b.n	80008de <__aeabi_dmul+0xba>
 8000c00:	2780      	movs	r7, #128	; 0x80
 8000c02:	9901      	ldr	r1, [sp, #4]
 8000c04:	033f      	lsls	r7, r7, #12
 8000c06:	4239      	tst	r1, r7
 8000c08:	d02d      	beq.n	8000c66 <__aeabi_dmul+0x442>
 8000c0a:	423b      	tst	r3, r7
 8000c0c:	d12b      	bne.n	8000c66 <__aeabi_dmul+0x442>
 8000c0e:	431f      	orrs	r7, r3
 8000c10:	033f      	lsls	r7, r7, #12
 8000c12:	0b3f      	lsrs	r7, r7, #12
 8000c14:	9500      	str	r5, [sp, #0]
 8000c16:	0016      	movs	r6, r2
 8000c18:	4b38      	ldr	r3, [pc, #224]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000c1a:	e66e      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000c1c:	2501      	movs	r5, #1
 8000c1e:	1b2d      	subs	r5, r5, r4
 8000c20:	2d38      	cmp	r5, #56	; 0x38
 8000c22:	dd00      	ble.n	8000c26 <__aeabi_dmul+0x402>
 8000c24:	e666      	b.n	80008f4 <__aeabi_dmul+0xd0>
 8000c26:	2d1f      	cmp	r5, #31
 8000c28:	dc40      	bgt.n	8000cac <__aeabi_dmul+0x488>
 8000c2a:	4835      	ldr	r0, [pc, #212]	; (8000d00 <__aeabi_dmul+0x4dc>)
 8000c2c:	001c      	movs	r4, r3
 8000c2e:	4450      	add	r0, sl
 8000c30:	0016      	movs	r6, r2
 8000c32:	4082      	lsls	r2, r0
 8000c34:	4084      	lsls	r4, r0
 8000c36:	40ee      	lsrs	r6, r5
 8000c38:	1e50      	subs	r0, r2, #1
 8000c3a:	4182      	sbcs	r2, r0
 8000c3c:	4334      	orrs	r4, r6
 8000c3e:	4314      	orrs	r4, r2
 8000c40:	40eb      	lsrs	r3, r5
 8000c42:	0762      	lsls	r2, r4, #29
 8000c44:	d009      	beq.n	8000c5a <__aeabi_dmul+0x436>
 8000c46:	220f      	movs	r2, #15
 8000c48:	4022      	ands	r2, r4
 8000c4a:	2a04      	cmp	r2, #4
 8000c4c:	d005      	beq.n	8000c5a <__aeabi_dmul+0x436>
 8000c4e:	0022      	movs	r2, r4
 8000c50:	1d14      	adds	r4, r2, #4
 8000c52:	4294      	cmp	r4, r2
 8000c54:	4180      	sbcs	r0, r0
 8000c56:	4240      	negs	r0, r0
 8000c58:	181b      	adds	r3, r3, r0
 8000c5a:	021a      	lsls	r2, r3, #8
 8000c5c:	d53e      	bpl.n	8000cdc <__aeabi_dmul+0x4b8>
 8000c5e:	2301      	movs	r3, #1
 8000c60:	2700      	movs	r7, #0
 8000c62:	2600      	movs	r6, #0
 8000c64:	e649      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000c66:	2780      	movs	r7, #128	; 0x80
 8000c68:	9b01      	ldr	r3, [sp, #4]
 8000c6a:	033f      	lsls	r7, r7, #12
 8000c6c:	431f      	orrs	r7, r3
 8000c6e:	033f      	lsls	r7, r7, #12
 8000c70:	0b3f      	lsrs	r7, r7, #12
 8000c72:	9400      	str	r4, [sp, #0]
 8000c74:	4b21      	ldr	r3, [pc, #132]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000c76:	e640      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000c78:	0003      	movs	r3, r0
 8000c7a:	465a      	mov	r2, fp
 8000c7c:	3b28      	subs	r3, #40	; 0x28
 8000c7e:	409a      	lsls	r2, r3
 8000c80:	2600      	movs	r6, #0
 8000c82:	9201      	str	r2, [sp, #4]
 8000c84:	e66d      	b.n	8000962 <__aeabi_dmul+0x13e>
 8000c86:	4658      	mov	r0, fp
 8000c88:	f000 f8f4 	bl	8000e74 <__clzsi2>
 8000c8c:	3020      	adds	r0, #32
 8000c8e:	e657      	b.n	8000940 <__aeabi_dmul+0x11c>
 8000c90:	0003      	movs	r3, r0
 8000c92:	4652      	mov	r2, sl
 8000c94:	3b28      	subs	r3, #40	; 0x28
 8000c96:	409a      	lsls	r2, r3
 8000c98:	0013      	movs	r3, r2
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	e693      	b.n	80009c6 <__aeabi_dmul+0x1a2>
 8000c9e:	4650      	mov	r0, sl
 8000ca0:	f000 f8e8 	bl	8000e74 <__clzsi2>
 8000ca4:	3020      	adds	r0, #32
 8000ca6:	e67b      	b.n	80009a0 <__aeabi_dmul+0x17c>
 8000ca8:	46ca      	mov	sl, r9
 8000caa:	e750      	b.n	8000b4e <__aeabi_dmul+0x32a>
 8000cac:	201f      	movs	r0, #31
 8000cae:	001e      	movs	r6, r3
 8000cb0:	4240      	negs	r0, r0
 8000cb2:	1b04      	subs	r4, r0, r4
 8000cb4:	40e6      	lsrs	r6, r4
 8000cb6:	2d20      	cmp	r5, #32
 8000cb8:	d003      	beq.n	8000cc2 <__aeabi_dmul+0x49e>
 8000cba:	4c12      	ldr	r4, [pc, #72]	; (8000d04 <__aeabi_dmul+0x4e0>)
 8000cbc:	4454      	add	r4, sl
 8000cbe:	40a3      	lsls	r3, r4
 8000cc0:	431a      	orrs	r2, r3
 8000cc2:	1e50      	subs	r0, r2, #1
 8000cc4:	4182      	sbcs	r2, r0
 8000cc6:	4332      	orrs	r2, r6
 8000cc8:	2607      	movs	r6, #7
 8000cca:	2700      	movs	r7, #0
 8000ccc:	4016      	ands	r6, r2
 8000cce:	d009      	beq.n	8000ce4 <__aeabi_dmul+0x4c0>
 8000cd0:	200f      	movs	r0, #15
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	4010      	ands	r0, r2
 8000cd6:	0014      	movs	r4, r2
 8000cd8:	2804      	cmp	r0, #4
 8000cda:	d1b9      	bne.n	8000c50 <__aeabi_dmul+0x42c>
 8000cdc:	0022      	movs	r2, r4
 8000cde:	075e      	lsls	r6, r3, #29
 8000ce0:	025b      	lsls	r3, r3, #9
 8000ce2:	0b1f      	lsrs	r7, r3, #12
 8000ce4:	08d2      	lsrs	r2, r2, #3
 8000ce6:	4316      	orrs	r6, r2
 8000ce8:	2300      	movs	r3, #0
 8000cea:	e606      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000cec:	2780      	movs	r7, #128	; 0x80
 8000cee:	033f      	lsls	r7, r7, #12
 8000cf0:	431f      	orrs	r7, r3
 8000cf2:	033f      	lsls	r7, r7, #12
 8000cf4:	0b3f      	lsrs	r7, r7, #12
 8000cf6:	0016      	movs	r6, r2
 8000cf8:	4b00      	ldr	r3, [pc, #0]	; (8000cfc <__aeabi_dmul+0x4d8>)
 8000cfa:	e5fe      	b.n	80008fa <__aeabi_dmul+0xd6>
 8000cfc:	000007ff 	.word	0x000007ff
 8000d00:	0000041e 	.word	0x0000041e
 8000d04:	0000043e 	.word	0x0000043e

08000d08 <__aeabi_ui2d>:
 8000d08:	b510      	push	{r4, lr}
 8000d0a:	1e04      	subs	r4, r0, #0
 8000d0c:	d025      	beq.n	8000d5a <__aeabi_ui2d+0x52>
 8000d0e:	f000 f8b1 	bl	8000e74 <__clzsi2>
 8000d12:	4b14      	ldr	r3, [pc, #80]	; (8000d64 <__aeabi_ui2d+0x5c>)
 8000d14:	1a1b      	subs	r3, r3, r0
 8000d16:	055b      	lsls	r3, r3, #21
 8000d18:	0d5b      	lsrs	r3, r3, #21
 8000d1a:	280a      	cmp	r0, #10
 8000d1c:	dd12      	ble.n	8000d44 <__aeabi_ui2d+0x3c>
 8000d1e:	380b      	subs	r0, #11
 8000d20:	4084      	lsls	r4, r0
 8000d22:	2200      	movs	r2, #0
 8000d24:	0324      	lsls	r4, r4, #12
 8000d26:	0b24      	lsrs	r4, r4, #12
 8000d28:	2100      	movs	r1, #0
 8000d2a:	0010      	movs	r0, r2
 8000d2c:	0324      	lsls	r4, r4, #12
 8000d2e:	0d0a      	lsrs	r2, r1, #20
 8000d30:	0b24      	lsrs	r4, r4, #12
 8000d32:	0512      	lsls	r2, r2, #20
 8000d34:	4322      	orrs	r2, r4
 8000d36:	4c0c      	ldr	r4, [pc, #48]	; (8000d68 <__aeabi_ui2d+0x60>)
 8000d38:	051b      	lsls	r3, r3, #20
 8000d3a:	4022      	ands	r2, r4
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	0859      	lsrs	r1, r3, #1
 8000d42:	bd10      	pop	{r4, pc}
 8000d44:	0002      	movs	r2, r0
 8000d46:	0021      	movs	r1, r4
 8000d48:	3215      	adds	r2, #21
 8000d4a:	4091      	lsls	r1, r2
 8000d4c:	000a      	movs	r2, r1
 8000d4e:	210b      	movs	r1, #11
 8000d50:	1a08      	subs	r0, r1, r0
 8000d52:	40c4      	lsrs	r4, r0
 8000d54:	0324      	lsls	r4, r4, #12
 8000d56:	0b24      	lsrs	r4, r4, #12
 8000d58:	e7e6      	b.n	8000d28 <__aeabi_ui2d+0x20>
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	2400      	movs	r4, #0
 8000d5e:	2200      	movs	r2, #0
 8000d60:	e7e2      	b.n	8000d28 <__aeabi_ui2d+0x20>
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	0000041e 	.word	0x0000041e
 8000d68:	800fffff 	.word	0x800fffff

08000d6c <__aeabi_d2f>:
 8000d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d6e:	004c      	lsls	r4, r1, #1
 8000d70:	0d64      	lsrs	r4, r4, #21
 8000d72:	030b      	lsls	r3, r1, #12
 8000d74:	1c62      	adds	r2, r4, #1
 8000d76:	0a5b      	lsrs	r3, r3, #9
 8000d78:	0f46      	lsrs	r6, r0, #29
 8000d7a:	0552      	lsls	r2, r2, #21
 8000d7c:	0fc9      	lsrs	r1, r1, #31
 8000d7e:	431e      	orrs	r6, r3
 8000d80:	00c5      	lsls	r5, r0, #3
 8000d82:	0d52      	lsrs	r2, r2, #21
 8000d84:	2a01      	cmp	r2, #1
 8000d86:	dd29      	ble.n	8000ddc <__aeabi_d2f+0x70>
 8000d88:	4b37      	ldr	r3, [pc, #220]	; (8000e68 <__aeabi_d2f+0xfc>)
 8000d8a:	18e7      	adds	r7, r4, r3
 8000d8c:	2ffe      	cmp	r7, #254	; 0xfe
 8000d8e:	dc1c      	bgt.n	8000dca <__aeabi_d2f+0x5e>
 8000d90:	2f00      	cmp	r7, #0
 8000d92:	dd3b      	ble.n	8000e0c <__aeabi_d2f+0xa0>
 8000d94:	0180      	lsls	r0, r0, #6
 8000d96:	1e43      	subs	r3, r0, #1
 8000d98:	4198      	sbcs	r0, r3
 8000d9a:	2207      	movs	r2, #7
 8000d9c:	00f3      	lsls	r3, r6, #3
 8000d9e:	0f6d      	lsrs	r5, r5, #29
 8000da0:	4303      	orrs	r3, r0
 8000da2:	432b      	orrs	r3, r5
 8000da4:	401a      	ands	r2, r3
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d004      	beq.n	8000db4 <__aeabi_d2f+0x48>
 8000daa:	220f      	movs	r2, #15
 8000dac:	401a      	ands	r2, r3
 8000dae:	2a04      	cmp	r2, #4
 8000db0:	d000      	beq.n	8000db4 <__aeabi_d2f+0x48>
 8000db2:	3304      	adds	r3, #4
 8000db4:	2280      	movs	r2, #128	; 0x80
 8000db6:	04d2      	lsls	r2, r2, #19
 8000db8:	401a      	ands	r2, r3
 8000dba:	d024      	beq.n	8000e06 <__aeabi_d2f+0x9a>
 8000dbc:	3701      	adds	r7, #1
 8000dbe:	b2fa      	uxtb	r2, r7
 8000dc0:	2fff      	cmp	r7, #255	; 0xff
 8000dc2:	d002      	beq.n	8000dca <__aeabi_d2f+0x5e>
 8000dc4:	019b      	lsls	r3, r3, #6
 8000dc6:	0a58      	lsrs	r0, r3, #9
 8000dc8:	e001      	b.n	8000dce <__aeabi_d2f+0x62>
 8000dca:	22ff      	movs	r2, #255	; 0xff
 8000dcc:	2000      	movs	r0, #0
 8000dce:	0240      	lsls	r0, r0, #9
 8000dd0:	05d2      	lsls	r2, r2, #23
 8000dd2:	0a40      	lsrs	r0, r0, #9
 8000dd4:	07c9      	lsls	r1, r1, #31
 8000dd6:	4310      	orrs	r0, r2
 8000dd8:	4308      	orrs	r0, r1
 8000dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ddc:	4335      	orrs	r5, r6
 8000dde:	2c00      	cmp	r4, #0
 8000de0:	d104      	bne.n	8000dec <__aeabi_d2f+0x80>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	d10a      	bne.n	8000dfc <__aeabi_d2f+0x90>
 8000de6:	2200      	movs	r2, #0
 8000de8:	2000      	movs	r0, #0
 8000dea:	e7f0      	b.n	8000dce <__aeabi_d2f+0x62>
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d0ec      	beq.n	8000dca <__aeabi_d2f+0x5e>
 8000df0:	2080      	movs	r0, #128	; 0x80
 8000df2:	03c0      	lsls	r0, r0, #15
 8000df4:	4330      	orrs	r0, r6
 8000df6:	22ff      	movs	r2, #255	; 0xff
 8000df8:	e7e9      	b.n	8000dce <__aeabi_d2f+0x62>
 8000dfa:	2400      	movs	r4, #0
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	025b      	lsls	r3, r3, #9
 8000e00:	0a58      	lsrs	r0, r3, #9
 8000e02:	b2e2      	uxtb	r2, r4
 8000e04:	e7e3      	b.n	8000dce <__aeabi_d2f+0x62>
 8000e06:	08db      	lsrs	r3, r3, #3
 8000e08:	003c      	movs	r4, r7
 8000e0a:	e7f8      	b.n	8000dfe <__aeabi_d2f+0x92>
 8000e0c:	003b      	movs	r3, r7
 8000e0e:	3317      	adds	r3, #23
 8000e10:	dbf3      	blt.n	8000dfa <__aeabi_d2f+0x8e>
 8000e12:	2380      	movs	r3, #128	; 0x80
 8000e14:	041b      	lsls	r3, r3, #16
 8000e16:	4333      	orrs	r3, r6
 8000e18:	261e      	movs	r6, #30
 8000e1a:	1bf6      	subs	r6, r6, r7
 8000e1c:	2e1f      	cmp	r6, #31
 8000e1e:	dd14      	ble.n	8000e4a <__aeabi_d2f+0xde>
 8000e20:	2202      	movs	r2, #2
 8000e22:	4252      	negs	r2, r2
 8000e24:	1bd7      	subs	r7, r2, r7
 8000e26:	001a      	movs	r2, r3
 8000e28:	40fa      	lsrs	r2, r7
 8000e2a:	0017      	movs	r7, r2
 8000e2c:	2e20      	cmp	r6, #32
 8000e2e:	d004      	beq.n	8000e3a <__aeabi_d2f+0xce>
 8000e30:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <__aeabi_d2f+0x100>)
 8000e32:	4694      	mov	ip, r2
 8000e34:	4464      	add	r4, ip
 8000e36:	40a3      	lsls	r3, r4
 8000e38:	431d      	orrs	r5, r3
 8000e3a:	002b      	movs	r3, r5
 8000e3c:	1e5d      	subs	r5, r3, #1
 8000e3e:	41ab      	sbcs	r3, r5
 8000e40:	2207      	movs	r2, #7
 8000e42:	433b      	orrs	r3, r7
 8000e44:	401a      	ands	r2, r3
 8000e46:	2700      	movs	r7, #0
 8000e48:	e7ad      	b.n	8000da6 <__aeabi_d2f+0x3a>
 8000e4a:	4a09      	ldr	r2, [pc, #36]	; (8000e70 <__aeabi_d2f+0x104>)
 8000e4c:	0028      	movs	r0, r5
 8000e4e:	18a2      	adds	r2, r4, r2
 8000e50:	4095      	lsls	r5, r2
 8000e52:	4093      	lsls	r3, r2
 8000e54:	1e6c      	subs	r4, r5, #1
 8000e56:	41a5      	sbcs	r5, r4
 8000e58:	40f0      	lsrs	r0, r6
 8000e5a:	2207      	movs	r2, #7
 8000e5c:	432b      	orrs	r3, r5
 8000e5e:	4303      	orrs	r3, r0
 8000e60:	401a      	ands	r2, r3
 8000e62:	2700      	movs	r7, #0
 8000e64:	e79f      	b.n	8000da6 <__aeabi_d2f+0x3a>
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	fffffc80 	.word	0xfffffc80
 8000e6c:	fffffca2 	.word	0xfffffca2
 8000e70:	fffffc82 	.word	0xfffffc82

08000e74 <__clzsi2>:
 8000e74:	211c      	movs	r1, #28
 8000e76:	2301      	movs	r3, #1
 8000e78:	041b      	lsls	r3, r3, #16
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d301      	bcc.n	8000e82 <__clzsi2+0xe>
 8000e7e:	0c00      	lsrs	r0, r0, #16
 8000e80:	3910      	subs	r1, #16
 8000e82:	0a1b      	lsrs	r3, r3, #8
 8000e84:	4298      	cmp	r0, r3
 8000e86:	d301      	bcc.n	8000e8c <__clzsi2+0x18>
 8000e88:	0a00      	lsrs	r0, r0, #8
 8000e8a:	3908      	subs	r1, #8
 8000e8c:	091b      	lsrs	r3, r3, #4
 8000e8e:	4298      	cmp	r0, r3
 8000e90:	d301      	bcc.n	8000e96 <__clzsi2+0x22>
 8000e92:	0900      	lsrs	r0, r0, #4
 8000e94:	3904      	subs	r1, #4
 8000e96:	a202      	add	r2, pc, #8	; (adr r2, 8000ea0 <__clzsi2+0x2c>)
 8000e98:	5c10      	ldrb	r0, [r2, r0]
 8000e9a:	1840      	adds	r0, r0, r1
 8000e9c:	4770      	bx	lr
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	02020304 	.word	0x02020304
 8000ea4:	01010101 	.word	0x01010101
	...

08000eb0 <HAL_ADC_ConvHalfCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	__NOP();
 8000eb8:	46c0      	nop			; (mov r8, r8)
}
 8000eba:	46c0      	nop			; (mov r8, r8)
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b002      	add	sp, #8
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000ec4:	b590      	push	{r4, r7, lr}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	for (int i =0; i<3; i++) {
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	e020      	b.n	8000f14 <HAL_ADC_ConvCpltCallback+0x50>
	  data[i] = buffer[i] / 4096.0 * 3.3;
 8000ed2:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <HAL_ADC_ConvCpltCallback+0x60>)
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	0092      	lsls	r2, r2, #2
 8000ed8:	58d3      	ldr	r3, [r2, r3]
 8000eda:	0018      	movs	r0, r3
 8000edc:	f7ff ff14 	bl	8000d08 <__aeabi_ui2d>
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <HAL_ADC_ConvCpltCallback+0x64>)
 8000ee4:	f7ff f99c 	bl	8000220 <__aeabi_ddiv>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	000c      	movs	r4, r1
 8000eec:	0018      	movs	r0, r3
 8000eee:	0021      	movs	r1, r4
 8000ef0:	4a0e      	ldr	r2, [pc, #56]	; (8000f2c <HAL_ADC_ConvCpltCallback+0x68>)
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000ef4:	f7ff fc96 	bl	8000824 <__aeabi_dmul>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	000c      	movs	r4, r1
 8000efc:	0018      	movs	r0, r3
 8000efe:	0021      	movs	r1, r4
 8000f00:	f7ff ff34 	bl	8000d6c <__aeabi_d2f>
 8000f04:	1c01      	adds	r1, r0, #0
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x70>)
 8000f08:	68fa      	ldr	r2, [r7, #12]
 8000f0a:	0092      	lsls	r2, r2, #2
 8000f0c:	50d1      	str	r1, [r2, r3]
	for (int i =0; i<3; i++) {
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	3301      	adds	r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	dddb      	ble.n	8000ed2 <HAL_ADC_ConvCpltCallback+0xe>
	}
}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b005      	add	sp, #20
 8000f20:	bd90      	pop	{r4, r7, pc}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	20000028 	.word	0x20000028
 8000f28:	40b00000 	.word	0x40b00000
 8000f2c:	66666666 	.word	0x66666666
 8000f30:	400a6666 	.word	0x400a6666
 8000f34:	20000034 	.word	0x20000034

08000f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3e:	f000 faa3 	bl	8001488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f42:	f000 f837 	bl	8000fb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f46:	f000 f90d 	bl	8001164 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f4a:	f000 f8ed 	bl	8001128 <MX_DMA_Init>
  MX_ADC_Init();
 8000f4e:	f000 f877 	bl	8001040 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc, buffer, 3);
 8000f52:	4915      	ldr	r1, [pc, #84]	; (8000fa8 <main+0x70>)
 8000f54:	4b15      	ldr	r3, [pc, #84]	; (8000fac <main+0x74>)
 8000f56:	2203      	movs	r2, #3
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f000 fcff 	bl	800195c <HAL_ADC_Start_DMA>
  HAL_ADC_Start_IT(&hadc);
 8000f5e:	4b13      	ldr	r3, [pc, #76]	; (8000fac <main+0x74>)
 8000f60:	0018      	movs	r0, r3
 8000f62:	f000 fc89 	bl	8001878 <HAL_ADC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start_IT(&hadc);
 8000f66:	4b11      	ldr	r3, [pc, #68]	; (8000fac <main+0x74>)
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f000 fc85 	bl	8001878 <HAL_ADC_Start_IT>

	  int fusepin = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8000f6e:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <main+0x78>)
 8000f70:	2120      	movs	r1, #32
 8000f72:	0018      	movs	r0, r3
 8000f74:	f001 fc28 	bl	80027c8 <HAL_GPIO_ReadPin>
 8000f78:	0003      	movs	r3, r0
 8000f7a:	607b      	str	r3, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, fusepin);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	480b      	ldr	r0, [pc, #44]	; (8000fb0 <main+0x78>)
 8000f82:	001a      	movs	r2, r3
 8000f84:	2108      	movs	r1, #8
 8000f86:	f001 fc3c 	bl	8002802 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, fusepin);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	0159      	lsls	r1, r3, #5
 8000f92:	2390      	movs	r3, #144	; 0x90
 8000f94:	05db      	lsls	r3, r3, #23
 8000f96:	0018      	movs	r0, r3
 8000f98:	f001 fc33 	bl	8002802 <HAL_GPIO_WritePin>

	  HAL_ADC_Start(&hadc);
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <main+0x74>)
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f000 fc16 	bl	80017d0 <HAL_ADC_Start>
  {
 8000fa4:	e7df      	b.n	8000f66 <main+0x2e>
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	20000028 	.word	0x20000028
 8000fac:	20000084 	.word	0x20000084
 8000fb0:	48000400 	.word	0x48000400

08000fb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b093      	sub	sp, #76	; 0x4c
 8000fb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fba:	2414      	movs	r4, #20
 8000fbc:	193b      	adds	r3, r7, r4
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	2334      	movs	r3, #52	; 0x34
 8000fc2:	001a      	movs	r2, r3
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	f002 f93b 	bl	8003240 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	0018      	movs	r0, r3
 8000fce:	2310      	movs	r3, #16
 8000fd0:	001a      	movs	r2, r3
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	f002 f934 	bl	8003240 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000fd8:	0021      	movs	r1, r4
 8000fda:	187b      	adds	r3, r7, r1
 8000fdc:	2212      	movs	r2, #18
 8000fde:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe0:	187b      	adds	r3, r7, r1
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000fe6:	187b      	adds	r3, r7, r1
 8000fe8:	2201      	movs	r2, #1
 8000fea:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fec:	187b      	adds	r3, r7, r1
 8000fee:	2210      	movs	r2, #16
 8000ff0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000ff2:	187b      	adds	r3, r7, r1
 8000ff4:	2210      	movs	r2, #16
 8000ff6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ff8:	187b      	adds	r3, r7, r1
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffe:	187b      	adds	r3, r7, r1
 8001000:	0018      	movs	r0, r3
 8001002:	f001 fc1b 	bl	800283c <HAL_RCC_OscConfig>
 8001006:	1e03      	subs	r3, r0, #0
 8001008:	d001      	beq.n	800100e <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800100a:	f000 f923 	bl	8001254 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2207      	movs	r2, #7
 8001012:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	2200      	movs	r2, #0
 8001018:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	2100      	movs	r1, #0
 800102a:	0018      	movs	r0, r3
 800102c:	f001 ff8c 	bl	8002f48 <HAL_RCC_ClockConfig>
 8001030:	1e03      	subs	r3, r0, #0
 8001032:	d001      	beq.n	8001038 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001034:	f000 f90e 	bl	8001254 <Error_Handler>
  }
}
 8001038:	46c0      	nop			; (mov r8, r8)
 800103a:	46bd      	mov	sp, r7
 800103c:	b013      	add	sp, #76	; 0x4c
 800103e:	bd90      	pop	{r4, r7, pc}

08001040 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	0018      	movs	r0, r3
 800104a:	230c      	movs	r3, #12
 800104c:	001a      	movs	r2, r3
 800104e:	2100      	movs	r1, #0
 8001050:	f002 f8f6 	bl	8003240 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001054:	4b32      	ldr	r3, [pc, #200]	; (8001120 <MX_ADC_Init+0xe0>)
 8001056:	4a33      	ldr	r2, [pc, #204]	; (8001124 <MX_ADC_Init+0xe4>)
 8001058:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800105a:	4b31      	ldr	r3, [pc, #196]	; (8001120 <MX_ADC_Init+0xe0>)
 800105c:	2200      	movs	r2, #0
 800105e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001060:	4b2f      	ldr	r3, [pc, #188]	; (8001120 <MX_ADC_Init+0xe0>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001066:	4b2e      	ldr	r3, [pc, #184]	; (8001120 <MX_ADC_Init+0xe0>)
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800106c:	4b2c      	ldr	r3, [pc, #176]	; (8001120 <MX_ADC_Init+0xe0>)
 800106e:	2201      	movs	r2, #1
 8001070:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001072:	4b2b      	ldr	r3, [pc, #172]	; (8001120 <MX_ADC_Init+0xe0>)
 8001074:	2208      	movs	r2, #8
 8001076:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001078:	4b29      	ldr	r3, [pc, #164]	; (8001120 <MX_ADC_Init+0xe0>)
 800107a:	2200      	movs	r2, #0
 800107c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800107e:	4b28      	ldr	r3, [pc, #160]	; (8001120 <MX_ADC_Init+0xe0>)
 8001080:	2200      	movs	r2, #0
 8001082:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001084:	4b26      	ldr	r3, [pc, #152]	; (8001120 <MX_ADC_Init+0xe0>)
 8001086:	2200      	movs	r2, #0
 8001088:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800108a:	4b25      	ldr	r3, [pc, #148]	; (8001120 <MX_ADC_Init+0xe0>)
 800108c:	2200      	movs	r2, #0
 800108e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001090:	4b23      	ldr	r3, [pc, #140]	; (8001120 <MX_ADC_Init+0xe0>)
 8001092:	22c2      	movs	r2, #194	; 0xc2
 8001094:	32ff      	adds	r2, #255	; 0xff
 8001096:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001098:	4b21      	ldr	r3, [pc, #132]	; (8001120 <MX_ADC_Init+0xe0>)
 800109a:	2200      	movs	r2, #0
 800109c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800109e:	4b20      	ldr	r3, [pc, #128]	; (8001120 <MX_ADC_Init+0xe0>)
 80010a0:	2224      	movs	r2, #36	; 0x24
 80010a2:	2101      	movs	r1, #1
 80010a4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010a6:	4b1e      	ldr	r3, [pc, #120]	; (8001120 <MX_ADC_Init+0xe0>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80010ac:	4b1c      	ldr	r3, [pc, #112]	; (8001120 <MX_ADC_Init+0xe0>)
 80010ae:	0018      	movs	r0, r3
 80010b0:	f000 fa4e 	bl	8001550 <HAL_ADC_Init>
 80010b4:	1e03      	subs	r3, r0, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80010b8:	f000 f8cc 	bl	8001254 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	2280      	movs	r2, #128	; 0x80
 80010c6:	0152      	lsls	r2, r2, #5
 80010c8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	2203      	movs	r2, #3
 80010ce:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010d0:	1d3a      	adds	r2, r7, #4
 80010d2:	4b13      	ldr	r3, [pc, #76]	; (8001120 <MX_ADC_Init+0xe0>)
 80010d4:	0011      	movs	r1, r2
 80010d6:	0018      	movs	r0, r3
 80010d8:	f000 fd8a 	bl	8001bf0 <HAL_ADC_ConfigChannel>
 80010dc:	1e03      	subs	r3, r0, #0
 80010de:	d001      	beq.n	80010e4 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80010e0:	f000 f8b8 	bl	8001254 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010e4:	1d3b      	adds	r3, r7, #4
 80010e6:	2201      	movs	r2, #1
 80010e8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010ea:	1d3a      	adds	r2, r7, #4
 80010ec:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <MX_ADC_Init+0xe0>)
 80010ee:	0011      	movs	r1, r2
 80010f0:	0018      	movs	r0, r3
 80010f2:	f000 fd7d 	bl	8001bf0 <HAL_ADC_ConfigChannel>
 80010f6:	1e03      	subs	r3, r0, #0
 80010f8:	d001      	beq.n	80010fe <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80010fa:	f000 f8ab 	bl	8001254 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2202      	movs	r2, #2
 8001102:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001104:	1d3a      	adds	r2, r7, #4
 8001106:	4b06      	ldr	r3, [pc, #24]	; (8001120 <MX_ADC_Init+0xe0>)
 8001108:	0011      	movs	r1, r2
 800110a:	0018      	movs	r0, r3
 800110c:	f000 fd70 	bl	8001bf0 <HAL_ADC_ConfigChannel>
 8001110:	1e03      	subs	r3, r0, #0
 8001112:	d001      	beq.n	8001118 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8001114:	f000 f89e 	bl	8001254 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001118:	46c0      	nop			; (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	b004      	add	sp, #16
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000084 	.word	0x20000084
 8001124:	40012400 	.word	0x40012400

08001128 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800112e:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <MX_DMA_Init+0x38>)
 8001130:	695a      	ldr	r2, [r3, #20]
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <MX_DMA_Init+0x38>)
 8001134:	2101      	movs	r1, #1
 8001136:	430a      	orrs	r2, r1
 8001138:	615a      	str	r2, [r3, #20]
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <MX_DMA_Init+0x38>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	2201      	movs	r2, #1
 8001140:	4013      	ands	r3, r2
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2100      	movs	r1, #0
 800114a:	2009      	movs	r0, #9
 800114c:	f001 f80a 	bl	8002164 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001150:	2009      	movs	r0, #9
 8001152:	f001 f81c 	bl	800218e <HAL_NVIC_EnableIRQ>

}
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	46bd      	mov	sp, r7
 800115a:	b002      	add	sp, #8
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	40021000 	.word	0x40021000

08001164 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b089      	sub	sp, #36	; 0x24
 8001168:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116a:	240c      	movs	r4, #12
 800116c:	193b      	adds	r3, r7, r4
 800116e:	0018      	movs	r0, r3
 8001170:	2314      	movs	r3, #20
 8001172:	001a      	movs	r2, r3
 8001174:	2100      	movs	r1, #0
 8001176:	f002 f863 	bl	8003240 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	4b34      	ldr	r3, [pc, #208]	; (800124c <MX_GPIO_Init+0xe8>)
 800117c:	695a      	ldr	r2, [r3, #20]
 800117e:	4b33      	ldr	r3, [pc, #204]	; (800124c <MX_GPIO_Init+0xe8>)
 8001180:	2180      	movs	r1, #128	; 0x80
 8001182:	0289      	lsls	r1, r1, #10
 8001184:	430a      	orrs	r2, r1
 8001186:	615a      	str	r2, [r3, #20]
 8001188:	4b30      	ldr	r3, [pc, #192]	; (800124c <MX_GPIO_Init+0xe8>)
 800118a:	695a      	ldr	r2, [r3, #20]
 800118c:	2380      	movs	r3, #128	; 0x80
 800118e:	029b      	lsls	r3, r3, #10
 8001190:	4013      	ands	r3, r2
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001196:	4b2d      	ldr	r3, [pc, #180]	; (800124c <MX_GPIO_Init+0xe8>)
 8001198:	695a      	ldr	r2, [r3, #20]
 800119a:	4b2c      	ldr	r3, [pc, #176]	; (800124c <MX_GPIO_Init+0xe8>)
 800119c:	2180      	movs	r1, #128	; 0x80
 800119e:	02c9      	lsls	r1, r1, #11
 80011a0:	430a      	orrs	r2, r1
 80011a2:	615a      	str	r2, [r3, #20]
 80011a4:	4b29      	ldr	r3, [pc, #164]	; (800124c <MX_GPIO_Init+0xe8>)
 80011a6:	695a      	ldr	r2, [r3, #20]
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	02db      	lsls	r3, r3, #11
 80011ac:	4013      	ands	r3, r2
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80011b2:	2380      	movs	r3, #128	; 0x80
 80011b4:	0159      	lsls	r1, r3, #5
 80011b6:	2390      	movs	r3, #144	; 0x90
 80011b8:	05db      	lsls	r3, r3, #23
 80011ba:	2200      	movs	r2, #0
 80011bc:	0018      	movs	r0, r3
 80011be:	f001 fb20 	bl	8002802 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80011c2:	4b23      	ldr	r3, [pc, #140]	; (8001250 <MX_GPIO_Init+0xec>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	2108      	movs	r1, #8
 80011c8:	0018      	movs	r0, r3
 80011ca:	f001 fb1a 	bl	8002802 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80011ce:	193b      	adds	r3, r7, r4
 80011d0:	2280      	movs	r2, #128	; 0x80
 80011d2:	0112      	lsls	r2, r2, #4
 80011d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d6:	193b      	adds	r3, r7, r4
 80011d8:	2200      	movs	r2, #0
 80011da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	193b      	adds	r3, r7, r4
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e2:	193a      	adds	r2, r7, r4
 80011e4:	2390      	movs	r3, #144	; 0x90
 80011e6:	05db      	lsls	r3, r3, #23
 80011e8:	0011      	movs	r1, r2
 80011ea:	0018      	movs	r0, r3
 80011ec:	f001 f984 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011f0:	0021      	movs	r1, r4
 80011f2:	187b      	adds	r3, r7, r1
 80011f4:	2280      	movs	r2, #128	; 0x80
 80011f6:	0152      	lsls	r2, r2, #5
 80011f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	187b      	adds	r3, r7, r1
 80011fc:	2201      	movs	r2, #1
 80011fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	187b      	adds	r3, r7, r1
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	187b      	adds	r3, r7, r1
 8001208:	2200      	movs	r2, #0
 800120a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120c:	000c      	movs	r4, r1
 800120e:	187a      	adds	r2, r7, r1
 8001210:	2390      	movs	r3, #144	; 0x90
 8001212:	05db      	lsls	r3, r3, #23
 8001214:	0011      	movs	r1, r2
 8001216:	0018      	movs	r0, r3
 8001218:	f001 f96e 	bl	80024f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800121c:	0021      	movs	r1, r4
 800121e:	187b      	adds	r3, r7, r1
 8001220:	2208      	movs	r2, #8
 8001222:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001224:	187b      	adds	r3, r7, r1
 8001226:	2201      	movs	r2, #1
 8001228:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	187b      	adds	r3, r7, r1
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001236:	187b      	adds	r3, r7, r1
 8001238:	4a05      	ldr	r2, [pc, #20]	; (8001250 <MX_GPIO_Init+0xec>)
 800123a:	0019      	movs	r1, r3
 800123c:	0010      	movs	r0, r2
 800123e:	f001 f95b 	bl	80024f8 <HAL_GPIO_Init>

}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	46bd      	mov	sp, r7
 8001246:	b009      	add	sp, #36	; 0x24
 8001248:	bd90      	pop	{r4, r7, pc}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	40021000 	.word	0x40021000
 8001250:	48000400 	.word	0x48000400

08001254 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001258:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800125a:	e7fe      	b.n	800125a <Error_Handler+0x6>

0800125c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <HAL_MspInit+0x44>)
 8001264:	699a      	ldr	r2, [r3, #24]
 8001266:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <HAL_MspInit+0x44>)
 8001268:	2101      	movs	r1, #1
 800126a:	430a      	orrs	r2, r1
 800126c:	619a      	str	r2, [r3, #24]
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <HAL_MspInit+0x44>)
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	2201      	movs	r2, #1
 8001274:	4013      	ands	r3, r2
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <HAL_MspInit+0x44>)
 800127c:	69da      	ldr	r2, [r3, #28]
 800127e:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <HAL_MspInit+0x44>)
 8001280:	2180      	movs	r1, #128	; 0x80
 8001282:	0549      	lsls	r1, r1, #21
 8001284:	430a      	orrs	r2, r1
 8001286:	61da      	str	r2, [r3, #28]
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <HAL_MspInit+0x44>)
 800128a:	69da      	ldr	r2, [r3, #28]
 800128c:	2380      	movs	r3, #128	; 0x80
 800128e:	055b      	lsls	r3, r3, #21
 8001290:	4013      	ands	r3, r2
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	46bd      	mov	sp, r7
 800129a:	b002      	add	sp, #8
 800129c:	bd80      	pop	{r7, pc}
 800129e:	46c0      	nop			; (mov r8, r8)
 80012a0:	40021000 	.word	0x40021000

080012a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08a      	sub	sp, #40	; 0x28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	2314      	movs	r3, #20
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	0018      	movs	r0, r3
 80012b2:	2314      	movs	r3, #20
 80012b4:	001a      	movs	r2, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	f001 ffc2 	bl	8003240 <memset>
  if(hadc->Instance==ADC1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a31      	ldr	r2, [pc, #196]	; (8001388 <HAL_ADC_MspInit+0xe4>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d15c      	bne.n	8001380 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012c6:	4b31      	ldr	r3, [pc, #196]	; (800138c <HAL_ADC_MspInit+0xe8>)
 80012c8:	699a      	ldr	r2, [r3, #24]
 80012ca:	4b30      	ldr	r3, [pc, #192]	; (800138c <HAL_ADC_MspInit+0xe8>)
 80012cc:	2180      	movs	r1, #128	; 0x80
 80012ce:	0089      	lsls	r1, r1, #2
 80012d0:	430a      	orrs	r2, r1
 80012d2:	619a      	str	r2, [r3, #24]
 80012d4:	4b2d      	ldr	r3, [pc, #180]	; (800138c <HAL_ADC_MspInit+0xe8>)
 80012d6:	699a      	ldr	r2, [r3, #24]
 80012d8:	2380      	movs	r3, #128	; 0x80
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4013      	ands	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	4b2a      	ldr	r3, [pc, #168]	; (800138c <HAL_ADC_MspInit+0xe8>)
 80012e4:	695a      	ldr	r2, [r3, #20]
 80012e6:	4b29      	ldr	r3, [pc, #164]	; (800138c <HAL_ADC_MspInit+0xe8>)
 80012e8:	2180      	movs	r1, #128	; 0x80
 80012ea:	0289      	lsls	r1, r1, #10
 80012ec:	430a      	orrs	r2, r1
 80012ee:	615a      	str	r2, [r3, #20]
 80012f0:	4b26      	ldr	r3, [pc, #152]	; (800138c <HAL_ADC_MspInit+0xe8>)
 80012f2:	695a      	ldr	r2, [r3, #20]
 80012f4:	2380      	movs	r3, #128	; 0x80
 80012f6:	029b      	lsls	r3, r3, #10
 80012f8:	4013      	ands	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80012fe:	2114      	movs	r1, #20
 8001300:	187b      	adds	r3, r7, r1
 8001302:	2207      	movs	r2, #7
 8001304:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001306:	187b      	adds	r3, r7, r1
 8001308:	2203      	movs	r2, #3
 800130a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	187b      	adds	r3, r7, r1
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001312:	187a      	adds	r2, r7, r1
 8001314:	2390      	movs	r3, #144	; 0x90
 8001316:	05db      	lsls	r3, r3, #23
 8001318:	0011      	movs	r1, r2
 800131a:	0018      	movs	r0, r3
 800131c:	f001 f8ec 	bl	80024f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001320:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <HAL_ADC_MspInit+0xec>)
 8001322:	4a1c      	ldr	r2, [pc, #112]	; (8001394 <HAL_ADC_MspInit+0xf0>)
 8001324:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <HAL_ADC_MspInit+0xec>)
 8001328:	2200      	movs	r2, #0
 800132a:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <HAL_ADC_MspInit+0xec>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <HAL_ADC_MspInit+0xec>)
 8001334:	2280      	movs	r2, #128	; 0x80
 8001336:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001338:	4b15      	ldr	r3, [pc, #84]	; (8001390 <HAL_ADC_MspInit+0xec>)
 800133a:	2280      	movs	r2, #128	; 0x80
 800133c:	0092      	lsls	r2, r2, #2
 800133e:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_ADC_MspInit+0xec>)
 8001342:	2280      	movs	r2, #128	; 0x80
 8001344:	0112      	lsls	r2, r2, #4
 8001346:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <HAL_ADC_MspInit+0xec>)
 800134a:	2220      	movs	r2, #32
 800134c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 800134e:	4b10      	ldr	r3, [pc, #64]	; (8001390 <HAL_ADC_MspInit+0xec>)
 8001350:	2200      	movs	r2, #0
 8001352:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001354:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <HAL_ADC_MspInit+0xec>)
 8001356:	0018      	movs	r0, r3
 8001358:	f000 ff36 	bl	80021c8 <HAL_DMA_Init>
 800135c:	1e03      	subs	r3, r0, #0
 800135e:	d001      	beq.n	8001364 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001360:	f7ff ff78 	bl	8001254 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <HAL_ADC_MspInit+0xec>)
 8001368:	631a      	str	r2, [r3, #48]	; 0x30
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <HAL_ADC_MspInit+0xec>)
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	2100      	movs	r1, #0
 8001374:	200c      	movs	r0, #12
 8001376:	f000 fef5 	bl	8002164 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800137a:	200c      	movs	r0, #12
 800137c:	f000 ff07 	bl	800218e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001380:	46c0      	nop			; (mov r8, r8)
 8001382:	46bd      	mov	sp, r7
 8001384:	b00a      	add	sp, #40	; 0x28
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40012400 	.word	0x40012400
 800138c:	40021000 	.word	0x40021000
 8001390:	20000040 	.word	0x20000040
 8001394:	40020008 	.word	0x40020008

08001398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800139c:	e7fe      	b.n	800139c <NMI_Handler+0x4>

0800139e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a2:	e7fe      	b.n	80013a2 <HardFault_Handler+0x4>

080013a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80013a8:	46c0      	nop			; (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013b2:	46c0      	nop			; (mov r8, r8)
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013bc:	f000 f8ac 	bl	8001518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c0:	46c0      	nop			; (mov r8, r8)
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80013cc:	4b03      	ldr	r3, [pc, #12]	; (80013dc <DMA1_Channel1_IRQHandler+0x14>)
 80013ce:	0018      	movs	r0, r3
 80013d0:	f000 ffa8 	bl	8002324 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013d4:	46c0      	nop			; (mov r8, r8)
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	20000040 	.word	0x20000040

080013e0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80013e4:	4b03      	ldr	r3, [pc, #12]	; (80013f4 <ADC1_IRQHandler+0x14>)
 80013e6:	0018      	movs	r0, r3
 80013e8:	f000 fb3a 	bl	8001a60 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80013ec:	46c0      	nop			; (mov r8, r8)
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	20000084 	.word	0x20000084

080013f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80013fc:	46c0      	nop			; (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001404:	4813      	ldr	r0, [pc, #76]	; (8001454 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001406:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001408:	4813      	ldr	r0, [pc, #76]	; (8001458 <LoopForever+0x6>)
    LDR R1, [R0]
 800140a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800140c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800140e:	4a13      	ldr	r2, [pc, #76]	; (800145c <LoopForever+0xa>)
    CMP R1, R2
 8001410:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001412:	d105      	bne.n	8001420 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001414:	4812      	ldr	r0, [pc, #72]	; (8001460 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001416:	4913      	ldr	r1, [pc, #76]	; (8001464 <LoopForever+0x12>)
    STR R1, [R0]
 8001418:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800141a:	4813      	ldr	r0, [pc, #76]	; (8001468 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800141c:	4913      	ldr	r1, [pc, #76]	; (800146c <LoopForever+0x1a>)
    STR R1, [R0]
 800141e:	6001      	str	r1, [r0, #0]

08001420 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001420:	4813      	ldr	r0, [pc, #76]	; (8001470 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001422:	4914      	ldr	r1, [pc, #80]	; (8001474 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001424:	4a14      	ldr	r2, [pc, #80]	; (8001478 <LoopForever+0x26>)
  movs r3, #0
 8001426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001428:	e002      	b.n	8001430 <LoopCopyDataInit>

0800142a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800142a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800142c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800142e:	3304      	adds	r3, #4

08001430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001434:	d3f9      	bcc.n	800142a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001436:	4a11      	ldr	r2, [pc, #68]	; (800147c <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001438:	4c11      	ldr	r4, [pc, #68]	; (8001480 <LoopForever+0x2e>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800143c:	e001      	b.n	8001442 <LoopFillZerobss>

0800143e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800143e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001440:	3204      	adds	r2, #4

08001442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001444:	d3fb      	bcc.n	800143e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001446:	f7ff ffd7 	bl	80013f8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800144a:	f001 fed5 	bl	80031f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800144e:	f7ff fd73 	bl	8000f38 <main>

08001452 <LoopForever>:

LoopForever:
    b LoopForever
 8001452:	e7fe      	b.n	8001452 <LoopForever>
  ldr   r0, =_estack
 8001454:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001458:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800145c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001460:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8001464:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001468:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800146c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001474:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001478:	08003320 	.word	0x08003320
  ldr r2, =_sbss
 800147c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001480:	200000c8 	.word	0x200000c8

08001484 <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001484:	e7fe      	b.n	8001484 <CEC_CAN_IRQHandler>
	...

08001488 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148c:	4b07      	ldr	r3, [pc, #28]	; (80014ac <HAL_Init+0x24>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_Init+0x24>)
 8001492:	2110      	movs	r1, #16
 8001494:	430a      	orrs	r2, r1
 8001496:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001498:	2000      	movs	r0, #0
 800149a:	f000 f809 	bl	80014b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800149e:	f7ff fedd 	bl	800125c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	0018      	movs	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	40022000 	.word	0x40022000

080014b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b0:	b590      	push	{r4, r7, lr}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014b8:	4b14      	ldr	r3, [pc, #80]	; (800150c <HAL_InitTick+0x5c>)
 80014ba:	681c      	ldr	r4, [r3, #0]
 80014bc:	4b14      	ldr	r3, [pc, #80]	; (8001510 <HAL_InitTick+0x60>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	0019      	movs	r1, r3
 80014c2:	23fa      	movs	r3, #250	; 0xfa
 80014c4:	0098      	lsls	r0, r3, #2
 80014c6:	f7fe fe1f 	bl	8000108 <__udivsi3>
 80014ca:	0003      	movs	r3, r0
 80014cc:	0019      	movs	r1, r3
 80014ce:	0020      	movs	r0, r4
 80014d0:	f7fe fe1a 	bl	8000108 <__udivsi3>
 80014d4:	0003      	movs	r3, r0
 80014d6:	0018      	movs	r0, r3
 80014d8:	f000 fe69 	bl	80021ae <HAL_SYSTICK_Config>
 80014dc:	1e03      	subs	r3, r0, #0
 80014de:	d001      	beq.n	80014e4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e00f      	b.n	8001504 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b03      	cmp	r3, #3
 80014e8:	d80b      	bhi.n	8001502 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	2301      	movs	r3, #1
 80014ee:	425b      	negs	r3, r3
 80014f0:	2200      	movs	r2, #0
 80014f2:	0018      	movs	r0, r3
 80014f4:	f000 fe36 	bl	8002164 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <HAL_InitTick+0x64>)
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
 8001500:	e000      	b.n	8001504 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
}
 8001504:	0018      	movs	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	b003      	add	sp, #12
 800150a:	bd90      	pop	{r4, r7, pc}
 800150c:	20000000 	.word	0x20000000
 8001510:	20000008 	.word	0x20000008
 8001514:	20000004 	.word	0x20000004

08001518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <HAL_IncTick+0x1c>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	001a      	movs	r2, r3
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <HAL_IncTick+0x20>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	18d2      	adds	r2, r2, r3
 8001528:	4b03      	ldr	r3, [pc, #12]	; (8001538 <HAL_IncTick+0x20>)
 800152a:	601a      	str	r2, [r3, #0]
}
 800152c:	46c0      	nop			; (mov r8, r8)
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	20000008 	.word	0x20000008
 8001538:	200000c4 	.word	0x200000c4

0800153c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  return uwTick;
 8001540:	4b02      	ldr	r3, [pc, #8]	; (800154c <HAL_GetTick+0x10>)
 8001542:	681b      	ldr	r3, [r3, #0]
}
 8001544:	0018      	movs	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	200000c4 	.word	0x200000c4

08001550 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001558:	230f      	movs	r3, #15
 800155a:	18fb      	adds	r3, r7, r3
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e125      	b.n	80017ba <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10a      	bne.n	800158c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2234      	movs	r2, #52	; 0x34
 8001580:	2100      	movs	r1, #0
 8001582:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	0018      	movs	r0, r3
 8001588:	f7ff fe8c 	bl	80012a4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001590:	2210      	movs	r2, #16
 8001592:	4013      	ands	r3, r2
 8001594:	d000      	beq.n	8001598 <HAL_ADC_Init+0x48>
 8001596:	e103      	b.n	80017a0 <HAL_ADC_Init+0x250>
 8001598:	230f      	movs	r3, #15
 800159a:	18fb      	adds	r3, r7, r3
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d000      	beq.n	80015a4 <HAL_ADC_Init+0x54>
 80015a2:	e0fd      	b.n	80017a0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	2204      	movs	r2, #4
 80015ac:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80015ae:	d000      	beq.n	80015b2 <HAL_ADC_Init+0x62>
 80015b0:	e0f6      	b.n	80017a0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b6:	4a83      	ldr	r2, [pc, #524]	; (80017c4 <HAL_ADC_Init+0x274>)
 80015b8:	4013      	ands	r3, r2
 80015ba:	2202      	movs	r2, #2
 80015bc:	431a      	orrs	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2203      	movs	r2, #3
 80015ca:	4013      	ands	r3, r2
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d112      	bne.n	80015f6 <HAL_ADC_Init+0xa6>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	2201      	movs	r2, #1
 80015d8:	4013      	ands	r3, r2
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d009      	beq.n	80015f2 <HAL_ADC_Init+0xa2>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68da      	ldr	r2, [r3, #12]
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	021b      	lsls	r3, r3, #8
 80015e8:	401a      	ands	r2, r3
 80015ea:	2380      	movs	r3, #128	; 0x80
 80015ec:	021b      	lsls	r3, r3, #8
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d101      	bne.n	80015f6 <HAL_ADC_Init+0xa6>
 80015f2:	2301      	movs	r3, #1
 80015f4:	e000      	b.n	80015f8 <HAL_ADC_Init+0xa8>
 80015f6:	2300      	movs	r3, #0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d116      	bne.n	800162a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	2218      	movs	r2, #24
 8001604:	4393      	bics	r3, r2
 8001606:	0019      	movs	r1, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	0899      	lsrs	r1, r3, #2
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	430a      	orrs	r2, r1
 8001628:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	68da      	ldr	r2, [r3, #12]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4964      	ldr	r1, [pc, #400]	; (80017c8 <HAL_ADC_Init+0x278>)
 8001636:	400a      	ands	r2, r1
 8001638:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	7e1b      	ldrb	r3, [r3, #24]
 800163e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	7e5b      	ldrb	r3, [r3, #25]
 8001644:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001646:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	7e9b      	ldrb	r3, [r3, #26]
 800164c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800164e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001654:	2b01      	cmp	r3, #1
 8001656:	d002      	beq.n	800165e <HAL_ADC_Init+0x10e>
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	015b      	lsls	r3, r3, #5
 800165c:	e000      	b.n	8001660 <HAL_ADC_Init+0x110>
 800165e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001660:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001666:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	2b02      	cmp	r3, #2
 800166e:	d101      	bne.n	8001674 <HAL_ADC_Init+0x124>
 8001670:	2304      	movs	r3, #4
 8001672:	e000      	b.n	8001676 <HAL_ADC_Init+0x126>
 8001674:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001676:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2124      	movs	r1, #36	; 0x24
 800167c:	5c5b      	ldrb	r3, [r3, r1]
 800167e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001680:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	4313      	orrs	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7edb      	ldrb	r3, [r3, #27]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d115      	bne.n	80016bc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	7e9b      	ldrb	r3, [r3, #26]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d105      	bne.n	80016a4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	2280      	movs	r2, #128	; 0x80
 800169c:	0252      	lsls	r2, r2, #9
 800169e:	4313      	orrs	r3, r2
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	e00b      	b.n	80016bc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a8:	2220      	movs	r2, #32
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b4:	2201      	movs	r2, #1
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69da      	ldr	r2, [r3, #28]
 80016c0:	23c2      	movs	r3, #194	; 0xc2
 80016c2:	33ff      	adds	r3, #255	; 0xff
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d007      	beq.n	80016d8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80016d0:	4313      	orrs	r3, r2
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	68d9      	ldr	r1, [r3, #12]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	430a      	orrs	r2, r1
 80016e6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	055b      	lsls	r3, r3, #21
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d01b      	beq.n	800172c <HAL_ADC_Init+0x1dc>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d017      	beq.n	800172c <HAL_ADC_Init+0x1dc>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001700:	2b02      	cmp	r3, #2
 8001702:	d013      	beq.n	800172c <HAL_ADC_Init+0x1dc>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001708:	2b03      	cmp	r3, #3
 800170a:	d00f      	beq.n	800172c <HAL_ADC_Init+0x1dc>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001710:	2b04      	cmp	r3, #4
 8001712:	d00b      	beq.n	800172c <HAL_ADC_Init+0x1dc>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001718:	2b05      	cmp	r3, #5
 800171a:	d007      	beq.n	800172c <HAL_ADC_Init+0x1dc>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001720:	2b06      	cmp	r3, #6
 8001722:	d003      	beq.n	800172c <HAL_ADC_Init+0x1dc>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001728:	2b07      	cmp	r3, #7
 800172a:	d112      	bne.n	8001752 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	695a      	ldr	r2, [r3, #20]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2107      	movs	r1, #7
 8001738:	438a      	bics	r2, r1
 800173a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6959      	ldr	r1, [r3, #20]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001746:	2207      	movs	r2, #7
 8001748:	401a      	ands	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	430a      	orrs	r2, r1
 8001750:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	4a1c      	ldr	r2, [pc, #112]	; (80017cc <HAL_ADC_Init+0x27c>)
 800175a:	4013      	ands	r3, r2
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	429a      	cmp	r2, r3
 8001760:	d10b      	bne.n	800177a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800176c:	2203      	movs	r2, #3
 800176e:	4393      	bics	r3, r2
 8001770:	2201      	movs	r2, #1
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001778:	e01c      	b.n	80017b4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800177e:	2212      	movs	r2, #18
 8001780:	4393      	bics	r3, r2
 8001782:	2210      	movs	r2, #16
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800178e:	2201      	movs	r2, #1
 8001790:	431a      	orrs	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001796:	230f      	movs	r3, #15
 8001798:	18fb      	adds	r3, r7, r3
 800179a:	2201      	movs	r2, #1
 800179c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800179e:	e009      	b.n	80017b4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017a4:	2210      	movs	r2, #16
 80017a6:	431a      	orrs	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80017ac:	230f      	movs	r3, #15
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	2201      	movs	r2, #1
 80017b2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017b4:	230f      	movs	r3, #15
 80017b6:	18fb      	adds	r3, r7, r3
 80017b8:	781b      	ldrb	r3, [r3, #0]
}
 80017ba:	0018      	movs	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	b004      	add	sp, #16
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	46c0      	nop			; (mov r8, r8)
 80017c4:	fffffefd 	.word	0xfffffefd
 80017c8:	fffe0219 	.word	0xfffe0219
 80017cc:	833fffe7 	.word	0x833fffe7

080017d0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80017d0:	b590      	push	{r4, r7, lr}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017d8:	230f      	movs	r3, #15
 80017da:	18fb      	adds	r3, r7, r3
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2204      	movs	r2, #4
 80017e8:	4013      	ands	r3, r2
 80017ea:	d138      	bne.n	800185e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2234      	movs	r2, #52	; 0x34
 80017f0:	5c9b      	ldrb	r3, [r3, r2]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d101      	bne.n	80017fa <HAL_ADC_Start+0x2a>
 80017f6:	2302      	movs	r3, #2
 80017f8:	e038      	b.n	800186c <HAL_ADC_Start+0x9c>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2234      	movs	r2, #52	; 0x34
 80017fe:	2101      	movs	r1, #1
 8001800:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	7e5b      	ldrb	r3, [r3, #25]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d007      	beq.n	800181a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800180a:	230f      	movs	r3, #15
 800180c:	18fc      	adds	r4, r7, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	0018      	movs	r0, r3
 8001812:	f000 fafb 	bl	8001e0c <ADC_Enable>
 8001816:	0003      	movs	r3, r0
 8001818:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800181a:	230f      	movs	r3, #15
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d120      	bne.n	8001866 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001828:	4a12      	ldr	r2, [pc, #72]	; (8001874 <HAL_ADC_Start+0xa4>)
 800182a:	4013      	ands	r3, r2
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	0052      	lsls	r2, r2, #1
 8001830:	431a      	orrs	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2234      	movs	r2, #52	; 0x34
 8001840:	2100      	movs	r1, #0
 8001842:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	221c      	movs	r2, #28
 800184a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2104      	movs	r1, #4
 8001858:	430a      	orrs	r2, r1
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	e003      	b.n	8001866 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800185e:	230f      	movs	r3, #15
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	2202      	movs	r2, #2
 8001864:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001866:	230f      	movs	r3, #15
 8001868:	18fb      	adds	r3, r7, r3
 800186a:	781b      	ldrb	r3, [r3, #0]
}
 800186c:	0018      	movs	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	b005      	add	sp, #20
 8001872:	bd90      	pop	{r4, r7, pc}
 8001874:	fffff0fe 	.word	0xfffff0fe

08001878 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001880:	230f      	movs	r3, #15
 8001882:	18fb      	adds	r3, r7, r3
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2204      	movs	r2, #4
 8001890:	4013      	ands	r3, r2
 8001892:	d156      	bne.n	8001942 <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2234      	movs	r2, #52	; 0x34
 8001898:	5c9b      	ldrb	r3, [r3, r2]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d101      	bne.n	80018a2 <HAL_ADC_Start_IT+0x2a>
 800189e:	2302      	movs	r3, #2
 80018a0:	e056      	b.n	8001950 <HAL_ADC_Start_IT+0xd8>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2234      	movs	r2, #52	; 0x34
 80018a6:	2101      	movs	r1, #1
 80018a8:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	7e5b      	ldrb	r3, [r3, #25]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d007      	beq.n	80018c2 <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80018b2:	230f      	movs	r3, #15
 80018b4:	18fc      	adds	r4, r7, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	0018      	movs	r0, r3
 80018ba:	f000 faa7 	bl	8001e0c <ADC_Enable>
 80018be:	0003      	movs	r3, r0
 80018c0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80018c2:	230f      	movs	r3, #15
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d13e      	bne.n	800194a <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018d0:	4a21      	ldr	r2, [pc, #132]	; (8001958 <HAL_ADC_Start_IT+0xe0>)
 80018d2:	4013      	ands	r3, r2
 80018d4:	2280      	movs	r2, #128	; 0x80
 80018d6:	0052      	lsls	r2, r2, #1
 80018d8:	431a      	orrs	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2234      	movs	r2, #52	; 0x34
 80018e8:	2100      	movs	r1, #0
 80018ea:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	221c      	movs	r2, #28
 80018f2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d110      	bne.n	800191e <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2104      	movs	r1, #4
 8001908:	438a      	bics	r2, r1
 800190a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	685a      	ldr	r2, [r3, #4]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2118      	movs	r1, #24
 8001918:	430a      	orrs	r2, r1
 800191a:	605a      	str	r2, [r3, #4]
          break;
 800191c:	e008      	b.n	8001930 <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	211c      	movs	r1, #28
 800192a:	430a      	orrs	r2, r1
 800192c:	605a      	str	r2, [r3, #4]
          break;
 800192e:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2104      	movs	r1, #4
 800193c:	430a      	orrs	r2, r1
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	e003      	b.n	800194a <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001942:	230f      	movs	r3, #15
 8001944:	18fb      	adds	r3, r7, r3
 8001946:	2202      	movs	r2, #2
 8001948:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 800194a:	230f      	movs	r3, #15
 800194c:	18fb      	adds	r3, r7, r3
 800194e:	781b      	ldrb	r3, [r3, #0]
}
 8001950:	0018      	movs	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	b005      	add	sp, #20
 8001956:	bd90      	pop	{r4, r7, pc}
 8001958:	fffff0fe 	.word	0xfffff0fe

0800195c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b087      	sub	sp, #28
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001968:	2317      	movs	r3, #23
 800196a:	18fb      	adds	r3, r7, r3
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	2204      	movs	r2, #4
 8001978:	4013      	ands	r3, r2
 800197a:	d15e      	bne.n	8001a3a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2234      	movs	r2, #52	; 0x34
 8001980:	5c9b      	ldrb	r3, [r3, r2]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d101      	bne.n	800198a <HAL_ADC_Start_DMA+0x2e>
 8001986:	2302      	movs	r3, #2
 8001988:	e05e      	b.n	8001a48 <HAL_ADC_Start_DMA+0xec>
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2234      	movs	r2, #52	; 0x34
 800198e:	2101      	movs	r1, #1
 8001990:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	7e5b      	ldrb	r3, [r3, #25]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d007      	beq.n	80019aa <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800199a:	2317      	movs	r3, #23
 800199c:	18fc      	adds	r4, r7, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	0018      	movs	r0, r3
 80019a2:	f000 fa33 	bl	8001e0c <ADC_Enable>
 80019a6:	0003      	movs	r3, r0
 80019a8:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80019aa:	2317      	movs	r3, #23
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d146      	bne.n	8001a42 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b8:	4a25      	ldr	r2, [pc, #148]	; (8001a50 <HAL_ADC_Start_DMA+0xf4>)
 80019ba:	4013      	ands	r3, r2
 80019bc:	2280      	movs	r2, #128	; 0x80
 80019be:	0052      	lsls	r2, r2, #1
 80019c0:	431a      	orrs	r2, r3
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2200      	movs	r2, #0
 80019ca:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2234      	movs	r2, #52	; 0x34
 80019d0:	2100      	movs	r1, #0
 80019d2:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	4a1e      	ldr	r2, [pc, #120]	; (8001a54 <HAL_ADC_Start_DMA+0xf8>)
 80019da:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e0:	4a1d      	ldr	r2, [pc, #116]	; (8001a58 <HAL_ADC_Start_DMA+0xfc>)
 80019e2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e8:	4a1c      	ldr	r2, [pc, #112]	; (8001a5c <HAL_ADC_Start_DMA+0x100>)
 80019ea:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	221c      	movs	r2, #28
 80019f2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2110      	movs	r1, #16
 8001a00:	430a      	orrs	r2, r1
 8001a02:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2101      	movs	r1, #1
 8001a10:	430a      	orrs	r2, r1
 8001a12:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	3340      	adds	r3, #64	; 0x40
 8001a1e:	0019      	movs	r1, r3
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f000 fc18 	bl	8002258 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	689a      	ldr	r2, [r3, #8]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2104      	movs	r1, #4
 8001a34:	430a      	orrs	r2, r1
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	e003      	b.n	8001a42 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a3a:	2317      	movs	r3, #23
 8001a3c:	18fb      	adds	r3, r7, r3
 8001a3e:	2202      	movs	r2, #2
 8001a40:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001a42:	2317      	movs	r3, #23
 8001a44:	18fb      	adds	r3, r7, r3
 8001a46:	781b      	ldrb	r3, [r3, #0]
}
 8001a48:	0018      	movs	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b007      	add	sp, #28
 8001a4e:	bd90      	pop	{r4, r7, pc}
 8001a50:	fffff0fe 	.word	0xfffff0fe
 8001a54:	08001f05 	.word	0x08001f05
 8001a58:	08001fb9 	.word	0x08001fb9
 8001a5c:	08001fd7 	.word	0x08001fd7

08001a60 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2204      	movs	r2, #4
 8001a70:	4013      	ands	r3, r2
 8001a72:	2b04      	cmp	r3, #4
 8001a74:	d106      	bne.n	8001a84 <HAL_ADC_IRQHandler+0x24>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2204      	movs	r2, #4
 8001a7e:	4013      	ands	r3, r2
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d00d      	beq.n	8001aa0 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2208      	movs	r2, #8
 8001a8c:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001a8e:	2b08      	cmp	r3, #8
 8001a90:	d14f      	bne.n	8001b32 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2208      	movs	r2, #8
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d148      	bne.n	8001b32 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa4:	2210      	movs	r2, #16
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	d106      	bne.n	8001ab8 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aae:	2280      	movs	r2, #128	; 0x80
 8001ab0:	0092      	lsls	r2, r2, #2
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68da      	ldr	r2, [r3, #12]
 8001abe:	23c0      	movs	r3, #192	; 0xc0
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	d12d      	bne.n	8001b22 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d129      	bne.n	8001b22 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2208      	movs	r2, #8
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b08      	cmp	r3, #8
 8001ada:	d122      	bne.n	8001b22 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	2204      	movs	r2, #4
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d110      	bne.n	8001b0a <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	210c      	movs	r1, #12
 8001af4:	438a      	bics	r2, r1
 8001af6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001afc:	4a33      	ldr	r2, [pc, #204]	; (8001bcc <HAL_ADC_IRQHandler+0x16c>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	2201      	movs	r2, #1
 8001b02:	431a      	orrs	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	639a      	str	r2, [r3, #56]	; 0x38
 8001b08:	e00b      	b.n	8001b22 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b0e:	2220      	movs	r2, #32
 8001b10:	431a      	orrs	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f7ff f9cd 	bl	8000ec4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	220c      	movs	r2, #12
 8001b30:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2280      	movs	r2, #128	; 0x80
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	2b80      	cmp	r3, #128	; 0x80
 8001b3e:	d115      	bne.n	8001b6c <HAL_ADC_IRQHandler+0x10c>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2280      	movs	r2, #128	; 0x80
 8001b48:	4013      	ands	r3, r2
 8001b4a:	2b80      	cmp	r3, #128	; 0x80
 8001b4c:	d10e      	bne.n	8001b6c <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b52:	2280      	movs	r2, #128	; 0x80
 8001b54:	0252      	lsls	r2, r2, #9
 8001b56:	431a      	orrs	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f000 f836 	bl	8001bd0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2280      	movs	r2, #128	; 0x80
 8001b6a:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2210      	movs	r2, #16
 8001b74:	4013      	ands	r3, r2
 8001b76:	2b10      	cmp	r3, #16
 8001b78:	d123      	bne.n	8001bc2 <HAL_ADC_IRQHandler+0x162>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2210      	movs	r2, #16
 8001b82:	4013      	ands	r3, r2
 8001b84:	2b10      	cmp	r3, #16
 8001b86:	d11c      	bne.n	8001bc2 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d006      	beq.n	8001b9e <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	2201      	movs	r2, #1
 8001b98:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d10d      	bne.n	8001bba <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2210      	movs	r2, #16
 8001bb0:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f000 f813 	bl	8001be0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2210      	movs	r2, #16
 8001bc0:	601a      	str	r2, [r3, #0]
  }

}
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	b002      	add	sp, #8
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	46c0      	nop			; (mov r8, r8)
 8001bcc:	fffffefe 	.word	0xfffffefe

08001bd0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001bd8:	46c0      	nop			; (mov r8, r8)
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	b002      	add	sp, #8
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001be8:	46c0      	nop			; (mov r8, r8)
 8001bea:	46bd      	mov	sp, r7
 8001bec:	b002      	add	sp, #8
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bfa:	230f      	movs	r3, #15
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c0a:	2380      	movs	r3, #128	; 0x80
 8001c0c:	055b      	lsls	r3, r3, #21
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d011      	beq.n	8001c36 <HAL_ADC_ConfigChannel+0x46>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d00d      	beq.n	8001c36 <HAL_ADC_ConfigChannel+0x46>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d009      	beq.n	8001c36 <HAL_ADC_ConfigChannel+0x46>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c26:	2b03      	cmp	r3, #3
 8001c28:	d005      	beq.n	8001c36 <HAL_ADC_ConfigChannel+0x46>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d001      	beq.n	8001c36 <HAL_ADC_ConfigChannel+0x46>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2234      	movs	r2, #52	; 0x34
 8001c3a:	5c9b      	ldrb	r3, [r3, r2]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d101      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x54>
 8001c40:	2302      	movs	r3, #2
 8001c42:	e0d0      	b.n	8001de6 <HAL_ADC_ConfigChannel+0x1f6>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2234      	movs	r2, #52	; 0x34
 8001c48:	2101      	movs	r1, #1
 8001c4a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	2204      	movs	r2, #4
 8001c54:	4013      	ands	r3, r2
 8001c56:	d000      	beq.n	8001c5a <HAL_ADC_ConfigChannel+0x6a>
 8001c58:	e0b4      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	4a64      	ldr	r2, [pc, #400]	; (8001df0 <HAL_ADC_ConfigChannel+0x200>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d100      	bne.n	8001c66 <HAL_ADC_ConfigChannel+0x76>
 8001c64:	e082      	b.n	8001d6c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2201      	movs	r2, #1
 8001c72:	409a      	lsls	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	055b      	lsls	r3, r3, #21
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d037      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d033      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d02f      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9c:	2b03      	cmp	r3, #3
 8001c9e:	d02b      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca4:	2b04      	cmp	r3, #4
 8001ca6:	d027      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cac:	2b05      	cmp	r3, #5
 8001cae:	d023      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb4:	2b06      	cmp	r3, #6
 8001cb6:	d01f      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cbc:	2b07      	cmp	r3, #7
 8001cbe:	d01b      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	2107      	movs	r1, #7
 8001ccc:	400b      	ands	r3, r1
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d012      	beq.n	8001cf8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	695a      	ldr	r2, [r3, #20]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2107      	movs	r1, #7
 8001cde:	438a      	bics	r2, r1
 8001ce0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6959      	ldr	r1, [r3, #20]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	2207      	movs	r2, #7
 8001cee:	401a      	ands	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b10      	cmp	r3, #16
 8001cfe:	d007      	beq.n	8001d10 <HAL_ADC_ConfigChannel+0x120>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2b11      	cmp	r3, #17
 8001d06:	d003      	beq.n	8001d10 <HAL_ADC_ConfigChannel+0x120>
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b12      	cmp	r3, #18
 8001d0e:	d163      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001d10:	4b38      	ldr	r3, [pc, #224]	; (8001df4 <HAL_ADC_ConfigChannel+0x204>)
 8001d12:	6819      	ldr	r1, [r3, #0]
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b10      	cmp	r3, #16
 8001d1a:	d009      	beq.n	8001d30 <HAL_ADC_ConfigChannel+0x140>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b11      	cmp	r3, #17
 8001d22:	d102      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x13a>
 8001d24:	2380      	movs	r3, #128	; 0x80
 8001d26:	03db      	lsls	r3, r3, #15
 8001d28:	e004      	b.n	8001d34 <HAL_ADC_ConfigChannel+0x144>
 8001d2a:	2380      	movs	r3, #128	; 0x80
 8001d2c:	045b      	lsls	r3, r3, #17
 8001d2e:	e001      	b.n	8001d34 <HAL_ADC_ConfigChannel+0x144>
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	041b      	lsls	r3, r3, #16
 8001d34:	4a2f      	ldr	r2, [pc, #188]	; (8001df4 <HAL_ADC_ConfigChannel+0x204>)
 8001d36:	430b      	orrs	r3, r1
 8001d38:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2b10      	cmp	r3, #16
 8001d40:	d14a      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d42:	4b2d      	ldr	r3, [pc, #180]	; (8001df8 <HAL_ADC_ConfigChannel+0x208>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	492d      	ldr	r1, [pc, #180]	; (8001dfc <HAL_ADC_ConfigChannel+0x20c>)
 8001d48:	0018      	movs	r0, r3
 8001d4a:	f7fe f9dd 	bl	8000108 <__udivsi3>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	001a      	movs	r2, r3
 8001d52:	0013      	movs	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	189b      	adds	r3, r3, r2
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d5c:	e002      	b.n	8001d64 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f9      	bne.n	8001d5e <HAL_ADC_ConfigChannel+0x16e>
 8001d6a:	e035      	b.n	8001dd8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2101      	movs	r1, #1
 8001d78:	4099      	lsls	r1, r3
 8001d7a:	000b      	movs	r3, r1
 8001d7c:	43d9      	mvns	r1, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	400a      	ands	r2, r1
 8001d84:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2b10      	cmp	r3, #16
 8001d8c:	d007      	beq.n	8001d9e <HAL_ADC_ConfigChannel+0x1ae>
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2b11      	cmp	r3, #17
 8001d94:	d003      	beq.n	8001d9e <HAL_ADC_ConfigChannel+0x1ae>
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2b12      	cmp	r3, #18
 8001d9c:	d11c      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_ADC_ConfigChannel+0x204>)
 8001da0:	6819      	ldr	r1, [r3, #0]
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2b10      	cmp	r3, #16
 8001da8:	d007      	beq.n	8001dba <HAL_ADC_ConfigChannel+0x1ca>
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b11      	cmp	r3, #17
 8001db0:	d101      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x1c6>
 8001db2:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <HAL_ADC_ConfigChannel+0x210>)
 8001db4:	e002      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x1cc>
 8001db6:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <HAL_ADC_ConfigChannel+0x214>)
 8001db8:	e000      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x1cc>
 8001dba:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <HAL_ADC_ConfigChannel+0x218>)
 8001dbc:	4a0d      	ldr	r2, [pc, #52]	; (8001df4 <HAL_ADC_ConfigChannel+0x204>)
 8001dbe:	400b      	ands	r3, r1
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	e009      	b.n	8001dd8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc8:	2220      	movs	r2, #32
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001dd0:	230f      	movs	r3, #15
 8001dd2:	18fb      	adds	r3, r7, r3
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2234      	movs	r2, #52	; 0x34
 8001ddc:	2100      	movs	r1, #0
 8001dde:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001de0:	230f      	movs	r3, #15
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	781b      	ldrb	r3, [r3, #0]
}
 8001de6:	0018      	movs	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b004      	add	sp, #16
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	46c0      	nop			; (mov r8, r8)
 8001df0:	00001001 	.word	0x00001001
 8001df4:	40012708 	.word	0x40012708
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	000f4240 	.word	0x000f4240
 8001e00:	ffbfffff 	.word	0xffbfffff
 8001e04:	feffffff 	.word	0xfeffffff
 8001e08:	ff7fffff 	.word	0xff7fffff

08001e0c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	2203      	movs	r2, #3
 8001e24:	4013      	ands	r3, r2
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d112      	bne.n	8001e50 <ADC_Enable+0x44>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2201      	movs	r2, #1
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d009      	beq.n	8001e4c <ADC_Enable+0x40>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	2380      	movs	r3, #128	; 0x80
 8001e40:	021b      	lsls	r3, r3, #8
 8001e42:	401a      	ands	r2, r3
 8001e44:	2380      	movs	r3, #128	; 0x80
 8001e46:	021b      	lsls	r3, r3, #8
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d101      	bne.n	8001e50 <ADC_Enable+0x44>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e000      	b.n	8001e52 <ADC_Enable+0x46>
 8001e50:	2300      	movs	r3, #0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d14b      	bne.n	8001eee <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	4a26      	ldr	r2, [pc, #152]	; (8001ef8 <ADC_Enable+0xec>)
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d00d      	beq.n	8001e7e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e66:	2210      	movs	r2, #16
 8001e68:	431a      	orrs	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e72:	2201      	movs	r2, #1
 8001e74:	431a      	orrs	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e038      	b.n	8001ef0 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2101      	movs	r1, #1
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e8e:	4b1b      	ldr	r3, [pc, #108]	; (8001efc <ADC_Enable+0xf0>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	491b      	ldr	r1, [pc, #108]	; (8001f00 <ADC_Enable+0xf4>)
 8001e94:	0018      	movs	r0, r3
 8001e96:	f7fe f937 	bl	8000108 <__udivsi3>
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e9e:	e002      	b.n	8001ea6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1f9      	bne.n	8001ea0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001eac:	f7ff fb46 	bl	800153c <HAL_GetTick>
 8001eb0:	0003      	movs	r3, r0
 8001eb2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001eb4:	e014      	b.n	8001ee0 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001eb6:	f7ff fb41 	bl	800153c <HAL_GetTick>
 8001eba:	0002      	movs	r2, r0
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d90d      	bls.n	8001ee0 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec8:	2210      	movs	r2, #16
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e007      	b.n	8001ef0 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	4013      	ands	r3, r2
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d1e3      	bne.n	8001eb6 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	b004      	add	sp, #16
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	80000017 	.word	0x80000017
 8001efc:	20000000 	.word	0x20000000
 8001f00:	000f4240 	.word	0x000f4240

08001f04 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f16:	2250      	movs	r2, #80	; 0x50
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d140      	bne.n	8001f9e <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	0092      	lsls	r2, r2, #2
 8001f24:	431a      	orrs	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68da      	ldr	r2, [r3, #12]
 8001f30:	23c0      	movs	r3, #192	; 0xc0
 8001f32:	011b      	lsls	r3, r3, #4
 8001f34:	4013      	ands	r3, r2
 8001f36:	d12d      	bne.n	8001f94 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d129      	bne.n	8001f94 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2208      	movs	r2, #8
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b08      	cmp	r3, #8
 8001f4c:	d122      	bne.n	8001f94 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	2204      	movs	r2, #4
 8001f56:	4013      	ands	r3, r2
 8001f58:	d110      	bne.n	8001f7c <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	210c      	movs	r1, #12
 8001f66:	438a      	bics	r2, r1
 8001f68:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6e:	4a11      	ldr	r2, [pc, #68]	; (8001fb4 <ADC_DMAConvCplt+0xb0>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	2201      	movs	r2, #1
 8001f74:	431a      	orrs	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	639a      	str	r2, [r3, #56]	; 0x38
 8001f7a:	e00b      	b.n	8001f94 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f80:	2220      	movs	r2, #32
 8001f82:	431a      	orrs	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	0018      	movs	r0, r3
 8001f98:	f7fe ff94 	bl	8000ec4 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001f9c:	e005      	b.n	8001faa <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	0010      	movs	r0, r2
 8001fa8:	4798      	blx	r3
}
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	46bd      	mov	sp, r7
 8001fae:	b004      	add	sp, #16
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	46c0      	nop			; (mov r8, r8)
 8001fb4:	fffffefe 	.word	0xfffffefe

08001fb8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	0018      	movs	r0, r3
 8001fca:	f7fe ff71 	bl	8000eb0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b004      	add	sp, #16
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b084      	sub	sp, #16
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fe8:	2240      	movs	r2, #64	; 0x40
 8001fea:	431a      	orrs	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ff4:	2204      	movs	r2, #4
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	0018      	movs	r0, r3
 8002000:	f7ff fdee 	bl	8001be0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b004      	add	sp, #16
 800200a:	bd80      	pop	{r7, pc}

0800200c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	0002      	movs	r2, r0
 8002014:	1dfb      	adds	r3, r7, #7
 8002016:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002018:	1dfb      	adds	r3, r7, #7
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b7f      	cmp	r3, #127	; 0x7f
 800201e:	d809      	bhi.n	8002034 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002020:	1dfb      	adds	r3, r7, #7
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	001a      	movs	r2, r3
 8002026:	231f      	movs	r3, #31
 8002028:	401a      	ands	r2, r3
 800202a:	4b04      	ldr	r3, [pc, #16]	; (800203c <__NVIC_EnableIRQ+0x30>)
 800202c:	2101      	movs	r1, #1
 800202e:	4091      	lsls	r1, r2
 8002030:	000a      	movs	r2, r1
 8002032:	601a      	str	r2, [r3, #0]
  }
}
 8002034:	46c0      	nop			; (mov r8, r8)
 8002036:	46bd      	mov	sp, r7
 8002038:	b002      	add	sp, #8
 800203a:	bd80      	pop	{r7, pc}
 800203c:	e000e100 	.word	0xe000e100

08002040 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002040:	b590      	push	{r4, r7, lr}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	0002      	movs	r2, r0
 8002048:	6039      	str	r1, [r7, #0]
 800204a:	1dfb      	adds	r3, r7, #7
 800204c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800204e:	1dfb      	adds	r3, r7, #7
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b7f      	cmp	r3, #127	; 0x7f
 8002054:	d828      	bhi.n	80020a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002056:	4a2f      	ldr	r2, [pc, #188]	; (8002114 <__NVIC_SetPriority+0xd4>)
 8002058:	1dfb      	adds	r3, r7, #7
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	b25b      	sxtb	r3, r3
 800205e:	089b      	lsrs	r3, r3, #2
 8002060:	33c0      	adds	r3, #192	; 0xc0
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	589b      	ldr	r3, [r3, r2]
 8002066:	1dfa      	adds	r2, r7, #7
 8002068:	7812      	ldrb	r2, [r2, #0]
 800206a:	0011      	movs	r1, r2
 800206c:	2203      	movs	r2, #3
 800206e:	400a      	ands	r2, r1
 8002070:	00d2      	lsls	r2, r2, #3
 8002072:	21ff      	movs	r1, #255	; 0xff
 8002074:	4091      	lsls	r1, r2
 8002076:	000a      	movs	r2, r1
 8002078:	43d2      	mvns	r2, r2
 800207a:	401a      	ands	r2, r3
 800207c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	019b      	lsls	r3, r3, #6
 8002082:	22ff      	movs	r2, #255	; 0xff
 8002084:	401a      	ands	r2, r3
 8002086:	1dfb      	adds	r3, r7, #7
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	0018      	movs	r0, r3
 800208c:	2303      	movs	r3, #3
 800208e:	4003      	ands	r3, r0
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002094:	481f      	ldr	r0, [pc, #124]	; (8002114 <__NVIC_SetPriority+0xd4>)
 8002096:	1dfb      	adds	r3, r7, #7
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	b25b      	sxtb	r3, r3
 800209c:	089b      	lsrs	r3, r3, #2
 800209e:	430a      	orrs	r2, r1
 80020a0:	33c0      	adds	r3, #192	; 0xc0
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80020a6:	e031      	b.n	800210c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020a8:	4a1b      	ldr	r2, [pc, #108]	; (8002118 <__NVIC_SetPriority+0xd8>)
 80020aa:	1dfb      	adds	r3, r7, #7
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	0019      	movs	r1, r3
 80020b0:	230f      	movs	r3, #15
 80020b2:	400b      	ands	r3, r1
 80020b4:	3b08      	subs	r3, #8
 80020b6:	089b      	lsrs	r3, r3, #2
 80020b8:	3306      	adds	r3, #6
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	18d3      	adds	r3, r2, r3
 80020be:	3304      	adds	r3, #4
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	1dfa      	adds	r2, r7, #7
 80020c4:	7812      	ldrb	r2, [r2, #0]
 80020c6:	0011      	movs	r1, r2
 80020c8:	2203      	movs	r2, #3
 80020ca:	400a      	ands	r2, r1
 80020cc:	00d2      	lsls	r2, r2, #3
 80020ce:	21ff      	movs	r1, #255	; 0xff
 80020d0:	4091      	lsls	r1, r2
 80020d2:	000a      	movs	r2, r1
 80020d4:	43d2      	mvns	r2, r2
 80020d6:	401a      	ands	r2, r3
 80020d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	019b      	lsls	r3, r3, #6
 80020de:	22ff      	movs	r2, #255	; 0xff
 80020e0:	401a      	ands	r2, r3
 80020e2:	1dfb      	adds	r3, r7, #7
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	0018      	movs	r0, r3
 80020e8:	2303      	movs	r3, #3
 80020ea:	4003      	ands	r3, r0
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020f0:	4809      	ldr	r0, [pc, #36]	; (8002118 <__NVIC_SetPriority+0xd8>)
 80020f2:	1dfb      	adds	r3, r7, #7
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	001c      	movs	r4, r3
 80020f8:	230f      	movs	r3, #15
 80020fa:	4023      	ands	r3, r4
 80020fc:	3b08      	subs	r3, #8
 80020fe:	089b      	lsrs	r3, r3, #2
 8002100:	430a      	orrs	r2, r1
 8002102:	3306      	adds	r3, #6
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	18c3      	adds	r3, r0, r3
 8002108:	3304      	adds	r3, #4
 800210a:	601a      	str	r2, [r3, #0]
}
 800210c:	46c0      	nop			; (mov r8, r8)
 800210e:	46bd      	mov	sp, r7
 8002110:	b003      	add	sp, #12
 8002112:	bd90      	pop	{r4, r7, pc}
 8002114:	e000e100 	.word	0xe000e100
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3b01      	subs	r3, #1
 8002128:	4a0c      	ldr	r2, [pc, #48]	; (800215c <SysTick_Config+0x40>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d901      	bls.n	8002132 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800212e:	2301      	movs	r3, #1
 8002130:	e010      	b.n	8002154 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <SysTick_Config+0x44>)
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	3a01      	subs	r2, #1
 8002138:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800213a:	2301      	movs	r3, #1
 800213c:	425b      	negs	r3, r3
 800213e:	2103      	movs	r1, #3
 8002140:	0018      	movs	r0, r3
 8002142:	f7ff ff7d 	bl	8002040 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002146:	4b06      	ldr	r3, [pc, #24]	; (8002160 <SysTick_Config+0x44>)
 8002148:	2200      	movs	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800214c:	4b04      	ldr	r3, [pc, #16]	; (8002160 <SysTick_Config+0x44>)
 800214e:	2207      	movs	r2, #7
 8002150:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002152:	2300      	movs	r3, #0
}
 8002154:	0018      	movs	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	b002      	add	sp, #8
 800215a:	bd80      	pop	{r7, pc}
 800215c:	00ffffff 	.word	0x00ffffff
 8002160:	e000e010 	.word	0xe000e010

08002164 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	607a      	str	r2, [r7, #4]
 800216e:	210f      	movs	r1, #15
 8002170:	187b      	adds	r3, r7, r1
 8002172:	1c02      	adds	r2, r0, #0
 8002174:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	187b      	adds	r3, r7, r1
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	b25b      	sxtb	r3, r3
 800217e:	0011      	movs	r1, r2
 8002180:	0018      	movs	r0, r3
 8002182:	f7ff ff5d 	bl	8002040 <__NVIC_SetPriority>
}
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b004      	add	sp, #16
 800218c:	bd80      	pop	{r7, pc}

0800218e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	0002      	movs	r2, r0
 8002196:	1dfb      	adds	r3, r7, #7
 8002198:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800219a:	1dfb      	adds	r3, r7, #7
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b25b      	sxtb	r3, r3
 80021a0:	0018      	movs	r0, r3
 80021a2:	f7ff ff33 	bl	800200c <__NVIC_EnableIRQ>
}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b002      	add	sp, #8
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b082      	sub	sp, #8
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	0018      	movs	r0, r3
 80021ba:	f7ff ffaf 	bl	800211c <SysTick_Config>
 80021be:	0003      	movs	r3, r0
}
 80021c0:	0018      	movs	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	b002      	add	sp, #8
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e036      	b.n	800224c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2221      	movs	r2, #33	; 0x21
 80021e2:	2102      	movs	r1, #2
 80021e4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	4a18      	ldr	r2, [pc, #96]	; (8002254 <HAL_DMA_Init+0x8c>)
 80021f2:	4013      	ands	r3, r2
 80021f4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80021fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800220a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	695b      	ldr	r3, [r3, #20]
 8002210:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002216:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	4313      	orrs	r3, r2
 8002222:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68fa      	ldr	r2, [r7, #12]
 800222a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	0018      	movs	r0, r3
 8002230:	f000 f946 	bl	80024c0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2221      	movs	r2, #33	; 0x21
 800223e:	2101      	movs	r1, #1
 8002240:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2220      	movs	r2, #32
 8002246:	2100      	movs	r1, #0
 8002248:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800224a:	2300      	movs	r3, #0
}  
 800224c:	0018      	movs	r0, r3
 800224e:	46bd      	mov	sp, r7
 8002250:	b004      	add	sp, #16
 8002252:	bd80      	pop	{r7, pc}
 8002254:	ffffc00f 	.word	0xffffc00f

08002258 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
 8002264:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002266:	2317      	movs	r3, #23
 8002268:	18fb      	adds	r3, r7, r3
 800226a:	2200      	movs	r2, #0
 800226c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2220      	movs	r2, #32
 8002272:	5c9b      	ldrb	r3, [r3, r2]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_DMA_Start_IT+0x24>
 8002278:	2302      	movs	r3, #2
 800227a:	e04f      	b.n	800231c <HAL_DMA_Start_IT+0xc4>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2220      	movs	r2, #32
 8002280:	2101      	movs	r1, #1
 8002282:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2221      	movs	r2, #33	; 0x21
 8002288:	5c9b      	ldrb	r3, [r3, r2]
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b01      	cmp	r3, #1
 800228e:	d13a      	bne.n	8002306 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2221      	movs	r2, #33	; 0x21
 8002294:	2102      	movs	r1, #2
 8002296:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2101      	movs	r1, #1
 80022aa:	438a      	bics	r2, r1
 80022ac:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	68b9      	ldr	r1, [r7, #8]
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 f8d7 	bl	8002468 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d008      	beq.n	80022d4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	210e      	movs	r1, #14
 80022ce:	430a      	orrs	r2, r1
 80022d0:	601a      	str	r2, [r3, #0]
 80022d2:	e00f      	b.n	80022f4 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	210a      	movs	r1, #10
 80022e0:	430a      	orrs	r2, r1
 80022e2:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2104      	movs	r1, #4
 80022f0:	438a      	bics	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2101      	movs	r1, #1
 8002300:	430a      	orrs	r2, r1
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	e007      	b.n	8002316 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2220      	movs	r2, #32
 800230a:	2100      	movs	r1, #0
 800230c:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800230e:	2317      	movs	r3, #23
 8002310:	18fb      	adds	r3, r7, r3
 8002312:	2202      	movs	r2, #2
 8002314:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002316:	2317      	movs	r3, #23
 8002318:	18fb      	adds	r3, r7, r3
 800231a:	781b      	ldrb	r3, [r3, #0]
} 
 800231c:	0018      	movs	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	b006      	add	sp, #24
 8002322:	bd80      	pop	{r7, pc}

08002324 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002340:	2204      	movs	r2, #4
 8002342:	409a      	lsls	r2, r3
 8002344:	0013      	movs	r3, r2
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	4013      	ands	r3, r2
 800234a:	d024      	beq.n	8002396 <HAL_DMA_IRQHandler+0x72>
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	2204      	movs	r2, #4
 8002350:	4013      	ands	r3, r2
 8002352:	d020      	beq.n	8002396 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2220      	movs	r2, #32
 800235c:	4013      	ands	r3, r2
 800235e:	d107      	bne.n	8002370 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2104      	movs	r1, #4
 800236c:	438a      	bics	r2, r1
 800236e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002378:	2104      	movs	r1, #4
 800237a:	4091      	lsls	r1, r2
 800237c:	000a      	movs	r2, r1
 800237e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002384:	2b00      	cmp	r3, #0
 8002386:	d100      	bne.n	800238a <HAL_DMA_IRQHandler+0x66>
 8002388:	e06a      	b.n	8002460 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	0010      	movs	r0, r2
 8002392:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002394:	e064      	b.n	8002460 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	2202      	movs	r2, #2
 800239c:	409a      	lsls	r2, r3
 800239e:	0013      	movs	r3, r2
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	4013      	ands	r3, r2
 80023a4:	d02b      	beq.n	80023fe <HAL_DMA_IRQHandler+0xda>
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2202      	movs	r2, #2
 80023aa:	4013      	ands	r3, r2
 80023ac:	d027      	beq.n	80023fe <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2220      	movs	r2, #32
 80023b6:	4013      	ands	r3, r2
 80023b8:	d10b      	bne.n	80023d2 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	210a      	movs	r1, #10
 80023c6:	438a      	bics	r2, r1
 80023c8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2221      	movs	r2, #33	; 0x21
 80023ce:	2101      	movs	r1, #1
 80023d0:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023da:	2102      	movs	r1, #2
 80023dc:	4091      	lsls	r1, r2
 80023de:	000a      	movs	r2, r1
 80023e0:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2220      	movs	r2, #32
 80023e6:	2100      	movs	r1, #0
 80023e8:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d036      	beq.n	8002460 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	0010      	movs	r0, r2
 80023fa:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80023fc:	e030      	b.n	8002460 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	2208      	movs	r2, #8
 8002404:	409a      	lsls	r2, r3
 8002406:	0013      	movs	r3, r2
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	4013      	ands	r3, r2
 800240c:	d028      	beq.n	8002460 <HAL_DMA_IRQHandler+0x13c>
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	2208      	movs	r2, #8
 8002412:	4013      	ands	r3, r2
 8002414:	d024      	beq.n	8002460 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	210e      	movs	r1, #14
 8002422:	438a      	bics	r2, r1
 8002424:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800242e:	2101      	movs	r1, #1
 8002430:	4091      	lsls	r1, r2
 8002432:	000a      	movs	r2, r1
 8002434:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2221      	movs	r2, #33	; 0x21
 8002440:	2101      	movs	r1, #1
 8002442:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2220      	movs	r2, #32
 8002448:	2100      	movs	r1, #0
 800244a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	0010      	movs	r0, r2
 800245c:	4798      	blx	r3
    }
   }
}  
 800245e:	e7ff      	b.n	8002460 <HAL_DMA_IRQHandler+0x13c>
 8002460:	46c0      	nop			; (mov r8, r8)
 8002462:	46bd      	mov	sp, r7
 8002464:	b004      	add	sp, #16
 8002466:	bd80      	pop	{r7, pc}

08002468 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]
 8002474:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800247e:	2101      	movs	r1, #1
 8002480:	4091      	lsls	r1, r2
 8002482:	000a      	movs	r2, r1
 8002484:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	683a      	ldr	r2, [r7, #0]
 800248c:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	2b10      	cmp	r3, #16
 8002494:	d108      	bne.n	80024a8 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80024a6:	e007      	b.n	80024b8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	68ba      	ldr	r2, [r7, #8]
 80024ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	60da      	str	r2, [r3, #12]
}
 80024b8:	46c0      	nop			; (mov r8, r8)
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b004      	add	sp, #16
 80024be:	bd80      	pop	{r7, pc}

080024c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a08      	ldr	r2, [pc, #32]	; (80024f0 <DMA_CalcBaseAndBitshift+0x30>)
 80024ce:	4694      	mov	ip, r2
 80024d0:	4463      	add	r3, ip
 80024d2:	2114      	movs	r1, #20
 80024d4:	0018      	movs	r0, r3
 80024d6:	f7fd fe17 	bl	8000108 <__udivsi3>
 80024da:	0003      	movs	r3, r0
 80024dc:	009a      	lsls	r2, r3, #2
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a03      	ldr	r2, [pc, #12]	; (80024f4 <DMA_CalcBaseAndBitshift+0x34>)
 80024e6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80024e8:	46c0      	nop			; (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b002      	add	sp, #8
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	bffdfff8 	.word	0xbffdfff8
 80024f4:	40020000 	.word	0x40020000

080024f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002502:	2300      	movs	r3, #0
 8002504:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002506:	e149      	b.n	800279c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2101      	movs	r1, #1
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	4091      	lsls	r1, r2
 8002512:	000a      	movs	r2, r1
 8002514:	4013      	ands	r3, r2
 8002516:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d100      	bne.n	8002520 <HAL_GPIO_Init+0x28>
 800251e:	e13a      	b.n	8002796 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d00b      	beq.n	8002540 <HAL_GPIO_Init+0x48>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	2b02      	cmp	r3, #2
 800252e:	d007      	beq.n	8002540 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002534:	2b11      	cmp	r3, #17
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b12      	cmp	r3, #18
 800253e:	d130      	bne.n	80025a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	2203      	movs	r2, #3
 800254c:	409a      	lsls	r2, r3
 800254e:	0013      	movs	r3, r2
 8002550:	43da      	mvns	r2, r3
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	68da      	ldr	r2, [r3, #12]
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	409a      	lsls	r2, r3
 8002562:	0013      	movs	r3, r2
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002576:	2201      	movs	r2, #1
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	409a      	lsls	r2, r3
 800257c:	0013      	movs	r3, r2
 800257e:	43da      	mvns	r2, r3
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	091b      	lsrs	r3, r3, #4
 800258c:	2201      	movs	r2, #1
 800258e:	401a      	ands	r2, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	409a      	lsls	r2, r3
 8002594:	0013      	movs	r3, r2
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2203      	movs	r2, #3
 80025ae:	409a      	lsls	r2, r3
 80025b0:	0013      	movs	r3, r2
 80025b2:	43da      	mvns	r2, r3
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	409a      	lsls	r2, r3
 80025c4:	0013      	movs	r3, r2
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_Init+0xea>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	2b12      	cmp	r3, #18
 80025e0:	d123      	bne.n	800262a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	08da      	lsrs	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3208      	adds	r2, #8
 80025ea:	0092      	lsls	r2, r2, #2
 80025ec:	58d3      	ldr	r3, [r2, r3]
 80025ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	2207      	movs	r2, #7
 80025f4:	4013      	ands	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	220f      	movs	r2, #15
 80025fa:	409a      	lsls	r2, r3
 80025fc:	0013      	movs	r3, r2
 80025fe:	43da      	mvns	r2, r3
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	4013      	ands	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	2107      	movs	r1, #7
 800260e:	400b      	ands	r3, r1
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	409a      	lsls	r2, r3
 8002614:	0013      	movs	r3, r2
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4313      	orrs	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	08da      	lsrs	r2, r3, #3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3208      	adds	r2, #8
 8002624:	0092      	lsls	r2, r2, #2
 8002626:	6939      	ldr	r1, [r7, #16]
 8002628:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	2203      	movs	r2, #3
 8002636:	409a      	lsls	r2, r3
 8002638:	0013      	movs	r3, r2
 800263a:	43da      	mvns	r2, r3
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2203      	movs	r2, #3
 8002648:	401a      	ands	r2, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	409a      	lsls	r2, r3
 8002650:	0013      	movs	r3, r2
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	4313      	orrs	r3, r2
 8002656:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	2380      	movs	r3, #128	; 0x80
 8002664:	055b      	lsls	r3, r3, #21
 8002666:	4013      	ands	r3, r2
 8002668:	d100      	bne.n	800266c <HAL_GPIO_Init+0x174>
 800266a:	e094      	b.n	8002796 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266c:	4b51      	ldr	r3, [pc, #324]	; (80027b4 <HAL_GPIO_Init+0x2bc>)
 800266e:	699a      	ldr	r2, [r3, #24]
 8002670:	4b50      	ldr	r3, [pc, #320]	; (80027b4 <HAL_GPIO_Init+0x2bc>)
 8002672:	2101      	movs	r1, #1
 8002674:	430a      	orrs	r2, r1
 8002676:	619a      	str	r2, [r3, #24]
 8002678:	4b4e      	ldr	r3, [pc, #312]	; (80027b4 <HAL_GPIO_Init+0x2bc>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	60bb      	str	r3, [r7, #8]
 8002682:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002684:	4a4c      	ldr	r2, [pc, #304]	; (80027b8 <HAL_GPIO_Init+0x2c0>)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	089b      	lsrs	r3, r3, #2
 800268a:	3302      	adds	r3, #2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	589b      	ldr	r3, [r3, r2]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	2203      	movs	r2, #3
 8002696:	4013      	ands	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	220f      	movs	r2, #15
 800269c:	409a      	lsls	r2, r3
 800269e:	0013      	movs	r3, r2
 80026a0:	43da      	mvns	r2, r3
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	4013      	ands	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	2390      	movs	r3, #144	; 0x90
 80026ac:	05db      	lsls	r3, r3, #23
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d00d      	beq.n	80026ce <HAL_GPIO_Init+0x1d6>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a41      	ldr	r2, [pc, #260]	; (80027bc <HAL_GPIO_Init+0x2c4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d007      	beq.n	80026ca <HAL_GPIO_Init+0x1d2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a40      	ldr	r2, [pc, #256]	; (80027c0 <HAL_GPIO_Init+0x2c8>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d101      	bne.n	80026c6 <HAL_GPIO_Init+0x1ce>
 80026c2:	2302      	movs	r3, #2
 80026c4:	e004      	b.n	80026d0 <HAL_GPIO_Init+0x1d8>
 80026c6:	2305      	movs	r3, #5
 80026c8:	e002      	b.n	80026d0 <HAL_GPIO_Init+0x1d8>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <HAL_GPIO_Init+0x1d8>
 80026ce:	2300      	movs	r3, #0
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	2103      	movs	r1, #3
 80026d4:	400a      	ands	r2, r1
 80026d6:	0092      	lsls	r2, r2, #2
 80026d8:	4093      	lsls	r3, r2
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026e0:	4935      	ldr	r1, [pc, #212]	; (80027b8 <HAL_GPIO_Init+0x2c0>)
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	089b      	lsrs	r3, r3, #2
 80026e6:	3302      	adds	r3, #2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026ee:	4b35      	ldr	r3, [pc, #212]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	43da      	mvns	r2, r3
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4013      	ands	r3, r2
 80026fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	2380      	movs	r3, #128	; 0x80
 8002704:	025b      	lsls	r3, r3, #9
 8002706:	4013      	ands	r3, r2
 8002708:	d003      	beq.n	8002712 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4313      	orrs	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002712:	4b2c      	ldr	r3, [pc, #176]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002718:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	43da      	mvns	r2, r3
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4013      	ands	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	029b      	lsls	r3, r3, #10
 8002730:	4013      	ands	r3, r2
 8002732:	d003      	beq.n	800273c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800273c:	4b21      	ldr	r3, [pc, #132]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	43da      	mvns	r2, r3
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	4013      	ands	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685a      	ldr	r2, [r3, #4]
 8002756:	2380      	movs	r3, #128	; 0x80
 8002758:	035b      	lsls	r3, r3, #13
 800275a:	4013      	ands	r3, r2
 800275c:	d003      	beq.n	8002766 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4313      	orrs	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002766:	4b17      	ldr	r3, [pc, #92]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800276c:	4b15      	ldr	r3, [pc, #84]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	43da      	mvns	r2, r3
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4013      	ands	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	039b      	lsls	r3, r3, #14
 8002784:	4013      	ands	r3, r2
 8002786:	d003      	beq.n	8002790 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4313      	orrs	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002790:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	3301      	adds	r3, #1
 800279a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	40da      	lsrs	r2, r3
 80027a4:	1e13      	subs	r3, r2, #0
 80027a6:	d000      	beq.n	80027aa <HAL_GPIO_Init+0x2b2>
 80027a8:	e6ae      	b.n	8002508 <HAL_GPIO_Init+0x10>
  } 
}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b006      	add	sp, #24
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	40021000 	.word	0x40021000
 80027b8:	40010000 	.word	0x40010000
 80027bc:	48000400 	.word	0x48000400
 80027c0:	48000800 	.word	0x48000800
 80027c4:	40010400 	.word	0x40010400

080027c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	000a      	movs	r2, r1
 80027d2:	1cbb      	adds	r3, r7, #2
 80027d4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	1cba      	adds	r2, r7, #2
 80027dc:	8812      	ldrh	r2, [r2, #0]
 80027de:	4013      	ands	r3, r2
 80027e0:	d004      	beq.n	80027ec <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80027e2:	230f      	movs	r3, #15
 80027e4:	18fb      	adds	r3, r7, r3
 80027e6:	2201      	movs	r2, #1
 80027e8:	701a      	strb	r2, [r3, #0]
 80027ea:	e003      	b.n	80027f4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027ec:	230f      	movs	r3, #15
 80027ee:	18fb      	adds	r3, r7, r3
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80027f4:	230f      	movs	r3, #15
 80027f6:	18fb      	adds	r3, r7, r3
 80027f8:	781b      	ldrb	r3, [r3, #0]
  }
 80027fa:	0018      	movs	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b004      	add	sp, #16
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b082      	sub	sp, #8
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	0008      	movs	r0, r1
 800280c:	0011      	movs	r1, r2
 800280e:	1cbb      	adds	r3, r7, #2
 8002810:	1c02      	adds	r2, r0, #0
 8002812:	801a      	strh	r2, [r3, #0]
 8002814:	1c7b      	adds	r3, r7, #1
 8002816:	1c0a      	adds	r2, r1, #0
 8002818:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800281a:	1c7b      	adds	r3, r7, #1
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d004      	beq.n	800282c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002822:	1cbb      	adds	r3, r7, #2
 8002824:	881a      	ldrh	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800282a:	e003      	b.n	8002834 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800282c:	1cbb      	adds	r3, r7, #2
 800282e:	881a      	ldrh	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002834:	46c0      	nop			; (mov r8, r8)
 8002836:	46bd      	mov	sp, r7
 8002838:	b002      	add	sp, #8
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d102      	bne.n	8002850 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	f000 fb76 	bl	8002f3c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2201      	movs	r2, #1
 8002856:	4013      	ands	r3, r2
 8002858:	d100      	bne.n	800285c <HAL_RCC_OscConfig+0x20>
 800285a:	e08e      	b.n	800297a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800285c:	4bc5      	ldr	r3, [pc, #788]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	220c      	movs	r2, #12
 8002862:	4013      	ands	r3, r2
 8002864:	2b04      	cmp	r3, #4
 8002866:	d00e      	beq.n	8002886 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002868:	4bc2      	ldr	r3, [pc, #776]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	220c      	movs	r2, #12
 800286e:	4013      	ands	r3, r2
 8002870:	2b08      	cmp	r3, #8
 8002872:	d117      	bne.n	80028a4 <HAL_RCC_OscConfig+0x68>
 8002874:	4bbf      	ldr	r3, [pc, #764]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	23c0      	movs	r3, #192	; 0xc0
 800287a:	025b      	lsls	r3, r3, #9
 800287c:	401a      	ands	r2, r3
 800287e:	2380      	movs	r3, #128	; 0x80
 8002880:	025b      	lsls	r3, r3, #9
 8002882:	429a      	cmp	r2, r3
 8002884:	d10e      	bne.n	80028a4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002886:	4bbb      	ldr	r3, [pc, #748]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	2380      	movs	r3, #128	; 0x80
 800288c:	029b      	lsls	r3, r3, #10
 800288e:	4013      	ands	r3, r2
 8002890:	d100      	bne.n	8002894 <HAL_RCC_OscConfig+0x58>
 8002892:	e071      	b.n	8002978 <HAL_RCC_OscConfig+0x13c>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d000      	beq.n	800289e <HAL_RCC_OscConfig+0x62>
 800289c:	e06c      	b.n	8002978 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	f000 fb4c 	bl	8002f3c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d107      	bne.n	80028bc <HAL_RCC_OscConfig+0x80>
 80028ac:	4bb1      	ldr	r3, [pc, #708]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	4bb0      	ldr	r3, [pc, #704]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028b2:	2180      	movs	r1, #128	; 0x80
 80028b4:	0249      	lsls	r1, r1, #9
 80028b6:	430a      	orrs	r2, r1
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	e02f      	b.n	800291c <HAL_RCC_OscConfig+0xe0>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d10c      	bne.n	80028de <HAL_RCC_OscConfig+0xa2>
 80028c4:	4bab      	ldr	r3, [pc, #684]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	4baa      	ldr	r3, [pc, #680]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028ca:	49ab      	ldr	r1, [pc, #684]	; (8002b78 <HAL_RCC_OscConfig+0x33c>)
 80028cc:	400a      	ands	r2, r1
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	4ba8      	ldr	r3, [pc, #672]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4ba7      	ldr	r3, [pc, #668]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028d6:	49a9      	ldr	r1, [pc, #676]	; (8002b7c <HAL_RCC_OscConfig+0x340>)
 80028d8:	400a      	ands	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	e01e      	b.n	800291c <HAL_RCC_OscConfig+0xe0>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b05      	cmp	r3, #5
 80028e4:	d10e      	bne.n	8002904 <HAL_RCC_OscConfig+0xc8>
 80028e6:	4ba3      	ldr	r3, [pc, #652]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	4ba2      	ldr	r3, [pc, #648]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028ec:	2180      	movs	r1, #128	; 0x80
 80028ee:	02c9      	lsls	r1, r1, #11
 80028f0:	430a      	orrs	r2, r1
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	4b9f      	ldr	r3, [pc, #636]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4b9e      	ldr	r3, [pc, #632]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80028fa:	2180      	movs	r1, #128	; 0x80
 80028fc:	0249      	lsls	r1, r1, #9
 80028fe:	430a      	orrs	r2, r1
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	e00b      	b.n	800291c <HAL_RCC_OscConfig+0xe0>
 8002904:	4b9b      	ldr	r3, [pc, #620]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	4b9a      	ldr	r3, [pc, #616]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 800290a:	499b      	ldr	r1, [pc, #620]	; (8002b78 <HAL_RCC_OscConfig+0x33c>)
 800290c:	400a      	ands	r2, r1
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	4b98      	ldr	r3, [pc, #608]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4b97      	ldr	r3, [pc, #604]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002916:	4999      	ldr	r1, [pc, #612]	; (8002b7c <HAL_RCC_OscConfig+0x340>)
 8002918:	400a      	ands	r2, r1
 800291a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d014      	beq.n	800294e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002924:	f7fe fe0a 	bl	800153c <HAL_GetTick>
 8002928:	0003      	movs	r3, r0
 800292a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800292e:	f7fe fe05 	bl	800153c <HAL_GetTick>
 8002932:	0002      	movs	r2, r0
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b64      	cmp	r3, #100	; 0x64
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e2fd      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002940:	4b8c      	ldr	r3, [pc, #560]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	2380      	movs	r3, #128	; 0x80
 8002946:	029b      	lsls	r3, r3, #10
 8002948:	4013      	ands	r3, r2
 800294a:	d0f0      	beq.n	800292e <HAL_RCC_OscConfig+0xf2>
 800294c:	e015      	b.n	800297a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800294e:	f7fe fdf5 	bl	800153c <HAL_GetTick>
 8002952:	0003      	movs	r3, r0
 8002954:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002958:	f7fe fdf0 	bl	800153c <HAL_GetTick>
 800295c:	0002      	movs	r2, r0
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b64      	cmp	r3, #100	; 0x64
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e2e8      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800296a:	4b82      	ldr	r3, [pc, #520]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	2380      	movs	r3, #128	; 0x80
 8002970:	029b      	lsls	r3, r3, #10
 8002972:	4013      	ands	r3, r2
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x11c>
 8002976:	e000      	b.n	800297a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002978:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2202      	movs	r2, #2
 8002980:	4013      	ands	r3, r2
 8002982:	d100      	bne.n	8002986 <HAL_RCC_OscConfig+0x14a>
 8002984:	e06c      	b.n	8002a60 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002986:	4b7b      	ldr	r3, [pc, #492]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	220c      	movs	r2, #12
 800298c:	4013      	ands	r3, r2
 800298e:	d00e      	beq.n	80029ae <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002990:	4b78      	ldr	r3, [pc, #480]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	220c      	movs	r2, #12
 8002996:	4013      	ands	r3, r2
 8002998:	2b08      	cmp	r3, #8
 800299a:	d11f      	bne.n	80029dc <HAL_RCC_OscConfig+0x1a0>
 800299c:	4b75      	ldr	r3, [pc, #468]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	23c0      	movs	r3, #192	; 0xc0
 80029a2:	025b      	lsls	r3, r3, #9
 80029a4:	401a      	ands	r2, r3
 80029a6:	2380      	movs	r3, #128	; 0x80
 80029a8:	021b      	lsls	r3, r3, #8
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d116      	bne.n	80029dc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ae:	4b71      	ldr	r3, [pc, #452]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2202      	movs	r2, #2
 80029b4:	4013      	ands	r3, r2
 80029b6:	d005      	beq.n	80029c4 <HAL_RCC_OscConfig+0x188>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d001      	beq.n	80029c4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e2bb      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c4:	4b6b      	ldr	r3, [pc, #428]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	22f8      	movs	r2, #248	; 0xf8
 80029ca:	4393      	bics	r3, r2
 80029cc:	0019      	movs	r1, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	00da      	lsls	r2, r3, #3
 80029d4:	4b67      	ldr	r3, [pc, #412]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80029d6:	430a      	orrs	r2, r1
 80029d8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029da:	e041      	b.n	8002a60 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d024      	beq.n	8002a2e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029e4:	4b63      	ldr	r3, [pc, #396]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	4b62      	ldr	r3, [pc, #392]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 80029ea:	2101      	movs	r1, #1
 80029ec:	430a      	orrs	r2, r1
 80029ee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7fe fda4 	bl	800153c <HAL_GetTick>
 80029f4:	0003      	movs	r3, r0
 80029f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f8:	e008      	b.n	8002a0c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029fa:	f7fe fd9f 	bl	800153c <HAL_GetTick>
 80029fe:	0002      	movs	r2, r0
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e297      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a0c:	4b59      	ldr	r3, [pc, #356]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2202      	movs	r2, #2
 8002a12:	4013      	ands	r3, r2
 8002a14:	d0f1      	beq.n	80029fa <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a16:	4b57      	ldr	r3, [pc, #348]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	22f8      	movs	r2, #248	; 0xf8
 8002a1c:	4393      	bics	r3, r2
 8002a1e:	0019      	movs	r1, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	00da      	lsls	r2, r3, #3
 8002a26:	4b53      	ldr	r3, [pc, #332]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	e018      	b.n	8002a60 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a2e:	4b51      	ldr	r3, [pc, #324]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	4b50      	ldr	r3, [pc, #320]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a34:	2101      	movs	r1, #1
 8002a36:	438a      	bics	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3a:	f7fe fd7f 	bl	800153c <HAL_GetTick>
 8002a3e:	0003      	movs	r3, r0
 8002a40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a44:	f7fe fd7a 	bl	800153c <HAL_GetTick>
 8002a48:	0002      	movs	r2, r0
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e272      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a56:	4b47      	ldr	r3, [pc, #284]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2202      	movs	r2, #2
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d1f1      	bne.n	8002a44 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2208      	movs	r2, #8
 8002a66:	4013      	ands	r3, r2
 8002a68:	d036      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d019      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a72:	4b40      	ldr	r3, [pc, #256]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a76:	4b3f      	ldr	r3, [pc, #252]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a78:	2101      	movs	r1, #1
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7e:	f7fe fd5d 	bl	800153c <HAL_GetTick>
 8002a82:	0003      	movs	r3, r0
 8002a84:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a88:	f7fe fd58 	bl	800153c <HAL_GetTick>
 8002a8c:	0002      	movs	r2, r0
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e250      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a9a:	4b36      	ldr	r3, [pc, #216]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d0f1      	beq.n	8002a88 <HAL_RCC_OscConfig+0x24c>
 8002aa4:	e018      	b.n	8002ad8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aa6:	4b33      	ldr	r3, [pc, #204]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002aa8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002aaa:	4b32      	ldr	r3, [pc, #200]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002aac:	2101      	movs	r1, #1
 8002aae:	438a      	bics	r2, r1
 8002ab0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab2:	f7fe fd43 	bl	800153c <HAL_GetTick>
 8002ab6:	0003      	movs	r3, r0
 8002ab8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002abc:	f7fe fd3e 	bl	800153c <HAL_GetTick>
 8002ac0:	0002      	movs	r2, r0
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e236      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ace:	4b29      	ldr	r3, [pc, #164]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d1f1      	bne.n	8002abc <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2204      	movs	r2, #4
 8002ade:	4013      	ands	r3, r2
 8002ae0:	d100      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x2a8>
 8002ae2:	e0b5      	b.n	8002c50 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ae4:	231f      	movs	r3, #31
 8002ae6:	18fb      	adds	r3, r7, r3
 8002ae8:	2200      	movs	r2, #0
 8002aea:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aec:	4b21      	ldr	r3, [pc, #132]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002aee:	69da      	ldr	r2, [r3, #28]
 8002af0:	2380      	movs	r3, #128	; 0x80
 8002af2:	055b      	lsls	r3, r3, #21
 8002af4:	4013      	ands	r3, r2
 8002af6:	d111      	bne.n	8002b1c <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af8:	4b1e      	ldr	r3, [pc, #120]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002afa:	69da      	ldr	r2, [r3, #28]
 8002afc:	4b1d      	ldr	r3, [pc, #116]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002afe:	2180      	movs	r1, #128	; 0x80
 8002b00:	0549      	lsls	r1, r1, #21
 8002b02:	430a      	orrs	r2, r1
 8002b04:	61da      	str	r2, [r3, #28]
 8002b06:	4b1b      	ldr	r3, [pc, #108]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002b08:	69da      	ldr	r2, [r3, #28]
 8002b0a:	2380      	movs	r3, #128	; 0x80
 8002b0c:	055b      	lsls	r3, r3, #21
 8002b0e:	4013      	ands	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b14:	231f      	movs	r3, #31
 8002b16:	18fb      	adds	r3, r7, r3
 8002b18:	2201      	movs	r2, #1
 8002b1a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	4b18      	ldr	r3, [pc, #96]	; (8002b80 <HAL_RCC_OscConfig+0x344>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	2380      	movs	r3, #128	; 0x80
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4013      	ands	r3, r2
 8002b26:	d11a      	bne.n	8002b5e <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b28:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <HAL_RCC_OscConfig+0x344>)
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <HAL_RCC_OscConfig+0x344>)
 8002b2e:	2180      	movs	r1, #128	; 0x80
 8002b30:	0049      	lsls	r1, r1, #1
 8002b32:	430a      	orrs	r2, r1
 8002b34:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b36:	f7fe fd01 	bl	800153c <HAL_GetTick>
 8002b3a:	0003      	movs	r3, r0
 8002b3c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b40:	f7fe fcfc 	bl	800153c <HAL_GetTick>
 8002b44:	0002      	movs	r2, r0
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b64      	cmp	r3, #100	; 0x64
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e1f4      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b52:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <HAL_RCC_OscConfig+0x344>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	2380      	movs	r3, #128	; 0x80
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d0f0      	beq.n	8002b40 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d10e      	bne.n	8002b84 <HAL_RCC_OscConfig+0x348>
 8002b66:	4b03      	ldr	r3, [pc, #12]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002b68:	6a1a      	ldr	r2, [r3, #32]
 8002b6a:	4b02      	ldr	r3, [pc, #8]	; (8002b74 <HAL_RCC_OscConfig+0x338>)
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	621a      	str	r2, [r3, #32]
 8002b72:	e035      	b.n	8002be0 <HAL_RCC_OscConfig+0x3a4>
 8002b74:	40021000 	.word	0x40021000
 8002b78:	fffeffff 	.word	0xfffeffff
 8002b7c:	fffbffff 	.word	0xfffbffff
 8002b80:	40007000 	.word	0x40007000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d10c      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x36a>
 8002b8c:	4bca      	ldr	r3, [pc, #808]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002b8e:	6a1a      	ldr	r2, [r3, #32]
 8002b90:	4bc9      	ldr	r3, [pc, #804]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002b92:	2101      	movs	r1, #1
 8002b94:	438a      	bics	r2, r1
 8002b96:	621a      	str	r2, [r3, #32]
 8002b98:	4bc7      	ldr	r3, [pc, #796]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002b9a:	6a1a      	ldr	r2, [r3, #32]
 8002b9c:	4bc6      	ldr	r3, [pc, #792]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002b9e:	2104      	movs	r1, #4
 8002ba0:	438a      	bics	r2, r1
 8002ba2:	621a      	str	r2, [r3, #32]
 8002ba4:	e01c      	b.n	8002be0 <HAL_RCC_OscConfig+0x3a4>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	2b05      	cmp	r3, #5
 8002bac:	d10c      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x38c>
 8002bae:	4bc2      	ldr	r3, [pc, #776]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bb0:	6a1a      	ldr	r2, [r3, #32]
 8002bb2:	4bc1      	ldr	r3, [pc, #772]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bb4:	2104      	movs	r1, #4
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	621a      	str	r2, [r3, #32]
 8002bba:	4bbf      	ldr	r3, [pc, #764]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bbc:	6a1a      	ldr	r2, [r3, #32]
 8002bbe:	4bbe      	ldr	r3, [pc, #760]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	621a      	str	r2, [r3, #32]
 8002bc6:	e00b      	b.n	8002be0 <HAL_RCC_OscConfig+0x3a4>
 8002bc8:	4bbb      	ldr	r3, [pc, #748]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bca:	6a1a      	ldr	r2, [r3, #32]
 8002bcc:	4bba      	ldr	r3, [pc, #744]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bce:	2101      	movs	r1, #1
 8002bd0:	438a      	bics	r2, r1
 8002bd2:	621a      	str	r2, [r3, #32]
 8002bd4:	4bb8      	ldr	r3, [pc, #736]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bd6:	6a1a      	ldr	r2, [r3, #32]
 8002bd8:	4bb7      	ldr	r3, [pc, #732]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002bda:	2104      	movs	r1, #4
 8002bdc:	438a      	bics	r2, r1
 8002bde:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d014      	beq.n	8002c12 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be8:	f7fe fca8 	bl	800153c <HAL_GetTick>
 8002bec:	0003      	movs	r3, r0
 8002bee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bf0:	e009      	b.n	8002c06 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bf2:	f7fe fca3 	bl	800153c <HAL_GetTick>
 8002bf6:	0002      	movs	r2, r0
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	4aaf      	ldr	r2, [pc, #700]	; (8002ebc <HAL_RCC_OscConfig+0x680>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e19a      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c06:	4bac      	ldr	r3, [pc, #688]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d0f0      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x3b6>
 8002c10:	e013      	b.n	8002c3a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c12:	f7fe fc93 	bl	800153c <HAL_GetTick>
 8002c16:	0003      	movs	r3, r0
 8002c18:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c1a:	e009      	b.n	8002c30 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c1c:	f7fe fc8e 	bl	800153c <HAL_GetTick>
 8002c20:	0002      	movs	r2, r0
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	4aa5      	ldr	r2, [pc, #660]	; (8002ebc <HAL_RCC_OscConfig+0x680>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e185      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c30:	4ba1      	ldr	r3, [pc, #644]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	2202      	movs	r2, #2
 8002c36:	4013      	ands	r3, r2
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c3a:	231f      	movs	r3, #31
 8002c3c:	18fb      	adds	r3, r7, r3
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d105      	bne.n	8002c50 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c44:	4b9c      	ldr	r3, [pc, #624]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c46:	69da      	ldr	r2, [r3, #28]
 8002c48:	4b9b      	ldr	r3, [pc, #620]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c4a:	499d      	ldr	r1, [pc, #628]	; (8002ec0 <HAL_RCC_OscConfig+0x684>)
 8002c4c:	400a      	ands	r2, r1
 8002c4e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2210      	movs	r2, #16
 8002c56:	4013      	ands	r3, r2
 8002c58:	d063      	beq.n	8002d22 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d12a      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c62:	4b95      	ldr	r3, [pc, #596]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c66:	4b94      	ldr	r3, [pc, #592]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c68:	2104      	movs	r1, #4
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002c6e:	4b92      	ldr	r3, [pc, #584]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c72:	4b91      	ldr	r3, [pc, #580]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c74:	2101      	movs	r1, #1
 8002c76:	430a      	orrs	r2, r1
 8002c78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c7a:	f7fe fc5f 	bl	800153c <HAL_GetTick>
 8002c7e:	0003      	movs	r3, r0
 8002c80:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c84:	f7fe fc5a 	bl	800153c <HAL_GetTick>
 8002c88:	0002      	movs	r2, r0
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e152      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002c96:	4b88      	ldr	r3, [pc, #544]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	d0f1      	beq.n	8002c84 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ca0:	4b85      	ldr	r3, [pc, #532]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca4:	22f8      	movs	r2, #248	; 0xf8
 8002ca6:	4393      	bics	r3, r2
 8002ca8:	0019      	movs	r1, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	00da      	lsls	r2, r3, #3
 8002cb0:	4b81      	ldr	r3, [pc, #516]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	635a      	str	r2, [r3, #52]	; 0x34
 8002cb6:	e034      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	695b      	ldr	r3, [r3, #20]
 8002cbc:	3305      	adds	r3, #5
 8002cbe:	d111      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002cc0:	4b7d      	ldr	r3, [pc, #500]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cc4:	4b7c      	ldr	r3, [pc, #496]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cc6:	2104      	movs	r1, #4
 8002cc8:	438a      	bics	r2, r1
 8002cca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ccc:	4b7a      	ldr	r3, [pc, #488]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd0:	22f8      	movs	r2, #248	; 0xf8
 8002cd2:	4393      	bics	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	00da      	lsls	r2, r3, #3
 8002cdc:	4b76      	ldr	r3, [pc, #472]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	635a      	str	r2, [r3, #52]	; 0x34
 8002ce2:	e01e      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002ce4:	4b74      	ldr	r3, [pc, #464]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002ce6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ce8:	4b73      	ldr	r3, [pc, #460]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cea:	2104      	movs	r1, #4
 8002cec:	430a      	orrs	r2, r1
 8002cee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002cf0:	4b71      	ldr	r3, [pc, #452]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cf4:	4b70      	ldr	r3, [pc, #448]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	438a      	bics	r2, r1
 8002cfa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cfc:	f7fe fc1e 	bl	800153c <HAL_GetTick>
 8002d00:	0003      	movs	r3, r0
 8002d02:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002d04:	e008      	b.n	8002d18 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002d06:	f7fe fc19 	bl	800153c <HAL_GetTick>
 8002d0a:	0002      	movs	r2, r0
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e111      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002d18:	4b67      	ldr	r3, [pc, #412]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d1f1      	bne.n	8002d06 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2220      	movs	r2, #32
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d05c      	beq.n	8002de6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002d2c:	4b62      	ldr	r3, [pc, #392]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	220c      	movs	r2, #12
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b0c      	cmp	r3, #12
 8002d36:	d00e      	beq.n	8002d56 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002d38:	4b5f      	ldr	r3, [pc, #380]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	220c      	movs	r2, #12
 8002d3e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d114      	bne.n	8002d6e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002d44:	4b5c      	ldr	r3, [pc, #368]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	23c0      	movs	r3, #192	; 0xc0
 8002d4a:	025b      	lsls	r3, r3, #9
 8002d4c:	401a      	ands	r2, r3
 8002d4e:	23c0      	movs	r3, #192	; 0xc0
 8002d50:	025b      	lsls	r3, r3, #9
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d10b      	bne.n	8002d6e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002d56:	4b58      	ldr	r3, [pc, #352]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002d58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d5a:	2380      	movs	r3, #128	; 0x80
 8002d5c:	025b      	lsls	r3, r3, #9
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d040      	beq.n	8002de4 <HAL_RCC_OscConfig+0x5a8>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d03c      	beq.n	8002de4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e0e6      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d01b      	beq.n	8002dae <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002d76:	4b50      	ldr	r3, [pc, #320]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002d78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d7a:	4b4f      	ldr	r3, [pc, #316]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002d7c:	2180      	movs	r1, #128	; 0x80
 8002d7e:	0249      	lsls	r1, r1, #9
 8002d80:	430a      	orrs	r2, r1
 8002d82:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d84:	f7fe fbda 	bl	800153c <HAL_GetTick>
 8002d88:	0003      	movs	r3, r0
 8002d8a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d8e:	f7fe fbd5 	bl	800153c <HAL_GetTick>
 8002d92:	0002      	movs	r2, r0
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e0cd      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002da0:	4b45      	ldr	r3, [pc, #276]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002da2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002da4:	2380      	movs	r3, #128	; 0x80
 8002da6:	025b      	lsls	r3, r3, #9
 8002da8:	4013      	ands	r3, r2
 8002daa:	d0f0      	beq.n	8002d8e <HAL_RCC_OscConfig+0x552>
 8002dac:	e01b      	b.n	8002de6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002dae:	4b42      	ldr	r3, [pc, #264]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002db0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002db2:	4b41      	ldr	r3, [pc, #260]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002db4:	4943      	ldr	r1, [pc, #268]	; (8002ec4 <HAL_RCC_OscConfig+0x688>)
 8002db6:	400a      	ands	r2, r1
 8002db8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dba:	f7fe fbbf 	bl	800153c <HAL_GetTick>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dc4:	f7fe fbba 	bl	800153c <HAL_GetTick>
 8002dc8:	0002      	movs	r2, r0
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e0b2      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002dd6:	4b38      	ldr	r3, [pc, #224]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002dd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dda:	2380      	movs	r3, #128	; 0x80
 8002ddc:	025b      	lsls	r3, r3, #9
 8002dde:	4013      	ands	r3, r2
 8002de0:	d1f0      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x588>
 8002de2:	e000      	b.n	8002de6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002de4:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d100      	bne.n	8002df0 <HAL_RCC_OscConfig+0x5b4>
 8002dee:	e0a4      	b.n	8002f3a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002df0:	4b31      	ldr	r3, [pc, #196]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	220c      	movs	r2, #12
 8002df6:	4013      	ands	r3, r2
 8002df8:	2b08      	cmp	r3, #8
 8002dfa:	d100      	bne.n	8002dfe <HAL_RCC_OscConfig+0x5c2>
 8002dfc:	e078      	b.n	8002ef0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d14c      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e06:	4b2c      	ldr	r3, [pc, #176]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	4b2b      	ldr	r3, [pc, #172]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e0c:	492e      	ldr	r1, [pc, #184]	; (8002ec8 <HAL_RCC_OscConfig+0x68c>)
 8002e0e:	400a      	ands	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e12:	f7fe fb93 	bl	800153c <HAL_GetTick>
 8002e16:	0003      	movs	r3, r0
 8002e18:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fe fb8e 	bl	800153c <HAL_GetTick>
 8002e20:	0002      	movs	r2, r0
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e086      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e2e:	4b22      	ldr	r3, [pc, #136]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	049b      	lsls	r3, r3, #18
 8002e36:	4013      	ands	r3, r2
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e3a:	4b1f      	ldr	r3, [pc, #124]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3e:	220f      	movs	r2, #15
 8002e40:	4393      	bics	r3, r2
 8002e42:	0019      	movs	r1, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e48:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e4e:	4b1a      	ldr	r3, [pc, #104]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4a1e      	ldr	r2, [pc, #120]	; (8002ecc <HAL_RCC_OscConfig+0x690>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	0019      	movs	r1, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e60:	431a      	orrs	r2, r3
 8002e62:	4b15      	ldr	r3, [pc, #84]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e64:	430a      	orrs	r2, r1
 8002e66:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e68:	4b13      	ldr	r3, [pc, #76]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e6e:	2180      	movs	r1, #128	; 0x80
 8002e70:	0449      	lsls	r1, r1, #17
 8002e72:	430a      	orrs	r2, r1
 8002e74:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e76:	f7fe fb61 	bl	800153c <HAL_GetTick>
 8002e7a:	0003      	movs	r3, r0
 8002e7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e80:	f7fe fb5c 	bl	800153c <HAL_GetTick>
 8002e84:	0002      	movs	r2, r0
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e054      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e92:	4b09      	ldr	r3, [pc, #36]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	2380      	movs	r3, #128	; 0x80
 8002e98:	049b      	lsls	r3, r3, #18
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d0f0      	beq.n	8002e80 <HAL_RCC_OscConfig+0x644>
 8002e9e:	e04c      	b.n	8002f3a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea0:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <HAL_RCC_OscConfig+0x67c>)
 8002ea6:	4908      	ldr	r1, [pc, #32]	; (8002ec8 <HAL_RCC_OscConfig+0x68c>)
 8002ea8:	400a      	ands	r2, r1
 8002eaa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eac:	f7fe fb46 	bl	800153c <HAL_GetTick>
 8002eb0:	0003      	movs	r3, r0
 8002eb2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eb4:	e015      	b.n	8002ee2 <HAL_RCC_OscConfig+0x6a6>
 8002eb6:	46c0      	nop			; (mov r8, r8)
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	00001388 	.word	0x00001388
 8002ec0:	efffffff 	.word	0xefffffff
 8002ec4:	fffeffff 	.word	0xfffeffff
 8002ec8:	feffffff 	.word	0xfeffffff
 8002ecc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed0:	f7fe fb34 	bl	800153c <HAL_GetTick>
 8002ed4:	0002      	movs	r2, r0
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e02c      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ee2:	4b18      	ldr	r3, [pc, #96]	; (8002f44 <HAL_RCC_OscConfig+0x708>)
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	049b      	lsls	r3, r3, #18
 8002eea:	4013      	ands	r3, r2
 8002eec:	d1f0      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x694>
 8002eee:	e024      	b.n	8002f3a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e01f      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002efc:	4b11      	ldr	r3, [pc, #68]	; (8002f44 <HAL_RCC_OscConfig+0x708>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002f02:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <HAL_RCC_OscConfig+0x708>)
 8002f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f06:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	23c0      	movs	r3, #192	; 0xc0
 8002f0c:	025b      	lsls	r3, r3, #9
 8002f0e:	401a      	ands	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d10e      	bne.n	8002f36 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	220f      	movs	r2, #15
 8002f1c:	401a      	ands	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d107      	bne.n	8002f36 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	23f0      	movs	r3, #240	; 0xf0
 8002f2a:	039b      	lsls	r3, r3, #14
 8002f2c:	401a      	ands	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d001      	beq.n	8002f3a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e000      	b.n	8002f3c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b008      	add	sp, #32
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40021000 	.word	0x40021000

08002f48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0bf      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f5c:	4b61      	ldr	r3, [pc, #388]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2201      	movs	r2, #1
 8002f62:	4013      	ands	r3, r2
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d911      	bls.n	8002f8e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6a:	4b5e      	ldr	r3, [pc, #376]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	4393      	bics	r3, r2
 8002f72:	0019      	movs	r1, r3
 8002f74:	4b5b      	ldr	r3, [pc, #364]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f7c:	4b59      	ldr	r3, [pc, #356]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2201      	movs	r2, #1
 8002f82:	4013      	ands	r3, r2
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d001      	beq.n	8002f8e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e0a6      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2202      	movs	r2, #2
 8002f94:	4013      	ands	r3, r2
 8002f96:	d015      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2204      	movs	r2, #4
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	d006      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002fa2:	4b51      	ldr	r3, [pc, #324]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	4b50      	ldr	r3, [pc, #320]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002fa8:	21e0      	movs	r1, #224	; 0xe0
 8002faa:	00c9      	lsls	r1, r1, #3
 8002fac:	430a      	orrs	r2, r1
 8002fae:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb0:	4b4d      	ldr	r3, [pc, #308]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	22f0      	movs	r2, #240	; 0xf0
 8002fb6:	4393      	bics	r3, r2
 8002fb8:	0019      	movs	r1, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	4b4a      	ldr	r3, [pc, #296]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	4013      	ands	r3, r2
 8002fcc:	d04c      	beq.n	8003068 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d107      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd6:	4b44      	ldr	r3, [pc, #272]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	2380      	movs	r3, #128	; 0x80
 8002fdc:	029b      	lsls	r3, r3, #10
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d120      	bne.n	8003024 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e07a      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d107      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fee:	4b3e      	ldr	r3, [pc, #248]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	2380      	movs	r3, #128	; 0x80
 8002ff4:	049b      	lsls	r3, r3, #18
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	d114      	bne.n	8003024 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e06e      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	2b03      	cmp	r3, #3
 8003004:	d107      	bne.n	8003016 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003006:	4b38      	ldr	r3, [pc, #224]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8003008:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800300a:	2380      	movs	r3, #128	; 0x80
 800300c:	025b      	lsls	r3, r3, #9
 800300e:	4013      	ands	r3, r2
 8003010:	d108      	bne.n	8003024 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e062      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003016:	4b34      	ldr	r3, [pc, #208]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2202      	movs	r2, #2
 800301c:	4013      	ands	r3, r2
 800301e:	d101      	bne.n	8003024 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e05b      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003024:	4b30      	ldr	r3, [pc, #192]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	2203      	movs	r2, #3
 800302a:	4393      	bics	r3, r2
 800302c:	0019      	movs	r1, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	4b2d      	ldr	r3, [pc, #180]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8003034:	430a      	orrs	r2, r1
 8003036:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003038:	f7fe fa80 	bl	800153c <HAL_GetTick>
 800303c:	0003      	movs	r3, r0
 800303e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003040:	e009      	b.n	8003056 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003042:	f7fe fa7b 	bl	800153c <HAL_GetTick>
 8003046:	0002      	movs	r2, r0
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	4a27      	ldr	r2, [pc, #156]	; (80030ec <HAL_RCC_ClockConfig+0x1a4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e042      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003056:	4b24      	ldr	r3, [pc, #144]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	220c      	movs	r2, #12
 800305c:	401a      	ands	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	429a      	cmp	r2, r3
 8003066:	d1ec      	bne.n	8003042 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003068:	4b1e      	ldr	r3, [pc, #120]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2201      	movs	r2, #1
 800306e:	4013      	ands	r3, r2
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	d211      	bcs.n	800309a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003076:	4b1b      	ldr	r3, [pc, #108]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2201      	movs	r2, #1
 800307c:	4393      	bics	r3, r2
 800307e:	0019      	movs	r1, r3
 8003080:	4b18      	ldr	r3, [pc, #96]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003088:	4b16      	ldr	r3, [pc, #88]	; (80030e4 <HAL_RCC_ClockConfig+0x19c>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2201      	movs	r2, #1
 800308e:	4013      	ands	r3, r2
 8003090:	683a      	ldr	r2, [r7, #0]
 8003092:	429a      	cmp	r2, r3
 8003094:	d001      	beq.n	800309a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e020      	b.n	80030dc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2204      	movs	r2, #4
 80030a0:	4013      	ands	r3, r2
 80030a2:	d009      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80030a4:	4b10      	ldr	r3, [pc, #64]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	4a11      	ldr	r2, [pc, #68]	; (80030f0 <HAL_RCC_ClockConfig+0x1a8>)
 80030aa:	4013      	ands	r3, r2
 80030ac:	0019      	movs	r1, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	4b0d      	ldr	r3, [pc, #52]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 80030b4:	430a      	orrs	r2, r1
 80030b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80030b8:	f000 f820 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80030bc:	0001      	movs	r1, r0
 80030be:	4b0a      	ldr	r3, [pc, #40]	; (80030e8 <HAL_RCC_ClockConfig+0x1a0>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	091b      	lsrs	r3, r3, #4
 80030c4:	220f      	movs	r2, #15
 80030c6:	4013      	ands	r3, r2
 80030c8:	4a0a      	ldr	r2, [pc, #40]	; (80030f4 <HAL_RCC_ClockConfig+0x1ac>)
 80030ca:	5cd3      	ldrb	r3, [r2, r3]
 80030cc:	000a      	movs	r2, r1
 80030ce:	40da      	lsrs	r2, r3
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <HAL_RCC_ClockConfig+0x1b0>)
 80030d2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80030d4:	2000      	movs	r0, #0
 80030d6:	f7fe f9eb 	bl	80014b0 <HAL_InitTick>
  
  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	0018      	movs	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	b004      	add	sp, #16
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40022000 	.word	0x40022000
 80030e8:	40021000 	.word	0x40021000
 80030ec:	00001388 	.word	0x00001388
 80030f0:	fffff8ff 	.word	0xfffff8ff
 80030f4:	08003308 	.word	0x08003308
 80030f8:	20000000 	.word	0x20000000

080030fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030fc:	b590      	push	{r4, r7, lr}
 80030fe:	b08f      	sub	sp, #60	; 0x3c
 8003100:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003102:	2314      	movs	r3, #20
 8003104:	18fb      	adds	r3, r7, r3
 8003106:	4a37      	ldr	r2, [pc, #220]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xe8>)
 8003108:	ca13      	ldmia	r2!, {r0, r1, r4}
 800310a:	c313      	stmia	r3!, {r0, r1, r4}
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003110:	1d3b      	adds	r3, r7, #4
 8003112:	4a35      	ldr	r2, [pc, #212]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xec>)
 8003114:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003116:	c313      	stmia	r3!, {r0, r1, r4}
 8003118:	6812      	ldr	r2, [r2, #0]
 800311a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003120:	2300      	movs	r3, #0
 8003122:	62bb      	str	r3, [r7, #40]	; 0x28
 8003124:	2300      	movs	r3, #0
 8003126:	637b      	str	r3, [r7, #52]	; 0x34
 8003128:	2300      	movs	r3, #0
 800312a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003130:	4b2e      	ldr	r3, [pc, #184]	; (80031ec <HAL_RCC_GetSysClockFreq+0xf0>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003138:	220c      	movs	r2, #12
 800313a:	4013      	ands	r3, r2
 800313c:	2b08      	cmp	r3, #8
 800313e:	d006      	beq.n	800314e <HAL_RCC_GetSysClockFreq+0x52>
 8003140:	2b0c      	cmp	r3, #12
 8003142:	d043      	beq.n	80031cc <HAL_RCC_GetSysClockFreq+0xd0>
 8003144:	2b04      	cmp	r3, #4
 8003146:	d144      	bne.n	80031d2 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003148:	4b29      	ldr	r3, [pc, #164]	; (80031f0 <HAL_RCC_GetSysClockFreq+0xf4>)
 800314a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800314c:	e044      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800314e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003150:	0c9b      	lsrs	r3, r3, #18
 8003152:	220f      	movs	r2, #15
 8003154:	4013      	ands	r3, r2
 8003156:	2214      	movs	r2, #20
 8003158:	18ba      	adds	r2, r7, r2
 800315a:	5cd3      	ldrb	r3, [r2, r3]
 800315c:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800315e:	4b23      	ldr	r3, [pc, #140]	; (80031ec <HAL_RCC_GetSysClockFreq+0xf0>)
 8003160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003162:	220f      	movs	r2, #15
 8003164:	4013      	ands	r3, r2
 8003166:	1d3a      	adds	r2, r7, #4
 8003168:	5cd3      	ldrb	r3, [r2, r3]
 800316a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800316c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800316e:	23c0      	movs	r3, #192	; 0xc0
 8003170:	025b      	lsls	r3, r3, #9
 8003172:	401a      	ands	r2, r3
 8003174:	2380      	movs	r3, #128	; 0x80
 8003176:	025b      	lsls	r3, r3, #9
 8003178:	429a      	cmp	r2, r3
 800317a:	d109      	bne.n	8003190 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800317c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800317e:	481c      	ldr	r0, [pc, #112]	; (80031f0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003180:	f7fc ffc2 	bl	8000108 <__udivsi3>
 8003184:	0003      	movs	r3, r0
 8003186:	001a      	movs	r2, r3
 8003188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318a:	4353      	muls	r3, r2
 800318c:	637b      	str	r3, [r7, #52]	; 0x34
 800318e:	e01a      	b.n	80031c6 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003190:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003192:	23c0      	movs	r3, #192	; 0xc0
 8003194:	025b      	lsls	r3, r3, #9
 8003196:	401a      	ands	r2, r3
 8003198:	23c0      	movs	r3, #192	; 0xc0
 800319a:	025b      	lsls	r3, r3, #9
 800319c:	429a      	cmp	r2, r3
 800319e:	d109      	bne.n	80031b4 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80031a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031a2:	4814      	ldr	r0, [pc, #80]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031a4:	f7fc ffb0 	bl	8000108 <__udivsi3>
 80031a8:	0003      	movs	r3, r0
 80031aa:	001a      	movs	r2, r3
 80031ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ae:	4353      	muls	r3, r2
 80031b0:	637b      	str	r3, [r7, #52]	; 0x34
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80031b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031b6:	480e      	ldr	r0, [pc, #56]	; (80031f0 <HAL_RCC_GetSysClockFreq+0xf4>)
 80031b8:	f7fc ffa6 	bl	8000108 <__udivsi3>
 80031bc:	0003      	movs	r3, r0
 80031be:	001a      	movs	r2, r3
 80031c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c2:	4353      	muls	r3, r2
 80031c4:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80031c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031c8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80031ca:	e005      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80031cc:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031ce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80031d0:	e002      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031d2:	4b07      	ldr	r3, [pc, #28]	; (80031f0 <HAL_RCC_GetSysClockFreq+0xf4>)
 80031d4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80031d6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80031d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80031da:	0018      	movs	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	b00f      	add	sp, #60	; 0x3c
 80031e0:	bd90      	pop	{r4, r7, pc}
 80031e2:	46c0      	nop			; (mov r8, r8)
 80031e4:	08003268 	.word	0x08003268
 80031e8:	08003278 	.word	0x08003278
 80031ec:	40021000 	.word	0x40021000
 80031f0:	007a1200 	.word	0x007a1200
 80031f4:	02dc6c00 	.word	0x02dc6c00

080031f8 <__libc_init_array>:
 80031f8:	b570      	push	{r4, r5, r6, lr}
 80031fa:	2600      	movs	r6, #0
 80031fc:	4d0c      	ldr	r5, [pc, #48]	; (8003230 <__libc_init_array+0x38>)
 80031fe:	4c0d      	ldr	r4, [pc, #52]	; (8003234 <__libc_init_array+0x3c>)
 8003200:	1b64      	subs	r4, r4, r5
 8003202:	10a4      	asrs	r4, r4, #2
 8003204:	42a6      	cmp	r6, r4
 8003206:	d109      	bne.n	800321c <__libc_init_array+0x24>
 8003208:	2600      	movs	r6, #0
 800320a:	f000 f821 	bl	8003250 <_init>
 800320e:	4d0a      	ldr	r5, [pc, #40]	; (8003238 <__libc_init_array+0x40>)
 8003210:	4c0a      	ldr	r4, [pc, #40]	; (800323c <__libc_init_array+0x44>)
 8003212:	1b64      	subs	r4, r4, r5
 8003214:	10a4      	asrs	r4, r4, #2
 8003216:	42a6      	cmp	r6, r4
 8003218:	d105      	bne.n	8003226 <__libc_init_array+0x2e>
 800321a:	bd70      	pop	{r4, r5, r6, pc}
 800321c:	00b3      	lsls	r3, r6, #2
 800321e:	58eb      	ldr	r3, [r5, r3]
 8003220:	4798      	blx	r3
 8003222:	3601      	adds	r6, #1
 8003224:	e7ee      	b.n	8003204 <__libc_init_array+0xc>
 8003226:	00b3      	lsls	r3, r6, #2
 8003228:	58eb      	ldr	r3, [r5, r3]
 800322a:	4798      	blx	r3
 800322c:	3601      	adds	r6, #1
 800322e:	e7f2      	b.n	8003216 <__libc_init_array+0x1e>
 8003230:	08003318 	.word	0x08003318
 8003234:	08003318 	.word	0x08003318
 8003238:	08003318 	.word	0x08003318
 800323c:	0800331c 	.word	0x0800331c

08003240 <memset>:
 8003240:	0003      	movs	r3, r0
 8003242:	1812      	adds	r2, r2, r0
 8003244:	4293      	cmp	r3, r2
 8003246:	d100      	bne.n	800324a <memset+0xa>
 8003248:	4770      	bx	lr
 800324a:	7019      	strb	r1, [r3, #0]
 800324c:	3301      	adds	r3, #1
 800324e:	e7f9      	b.n	8003244 <memset+0x4>

08003250 <_init>:
 8003250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003256:	bc08      	pop	{r3}
 8003258:	469e      	mov	lr, r3
 800325a:	4770      	bx	lr

0800325c <_fini>:
 800325c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003262:	bc08      	pop	{r3}
 8003264:	469e      	mov	lr, r3
 8003266:	4770      	bx	lr
