<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2021.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>50.000</TargetClockPeriod>
  <AchievedClockPeriod>7.508</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.508</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>7.508</CP_SYNTH>
  <CP_TARGET>50.000</CP_TARGET>
  <SLACK_FINAL>42.492</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>42.492</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>42.492</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>42.492</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>2</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>307</FF>
    <LATCH>0</LATCH>
    <LUT>929</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="float_to_fixed_top" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="2">grp_float_to_fixed_top_Pipeline_1_fu_267 r_v_v_U</SubModules>
    <Resources BRAM="2" FF="307" LUT="929" LogicLUT="929" RAMB36="1"/>
    <LocalResources FF="302" LUT="494" LogicLUT="494"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_float_to_fixed_top_Pipeline_1_fu_267" DEPTH="1" FILE_NAME="float_to_fixed_top.v" ORIG_REF_NAME="float_to_fixed_top_float_to_fixed_top_Pipeline_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="16" LogicLUT="16"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_float_to_fixed_top_Pipeline_1_fu_267/flow_control_loop_pipe_sequential_init_U" BINDMODULE="float_to_fixed_top_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="float_to_fixed_top_float_to_fixed_top_Pipeline_1.v" ORIG_REF_NAME="float_to_fixed_top_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/r_v_v_U" BINDMODULE="float_to_fixed_top_r_v_v_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="float_to_fixed_top.v" ORIG_REF_NAME="float_to_fixed_top_r_v_v_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="419" LogicLUT="419" RAMB36="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.501" DATAPATH_LOGIC_DELAY="3.495" DATAPATH_NET_DELAY="4.006" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[10]/D" LOGIC_LEVELS="6" MAX_FANOUT="5" SLACK="42.492" STARTPOINT_PIN="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="25"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_30" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_20" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="763"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[10]_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[10]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[10]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[10]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.501" DATAPATH_LOGIC_DELAY="3.495" DATAPATH_NET_DELAY="4.006" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[18]/D" LOGIC_LEVELS="6" MAX_FANOUT="5" SLACK="42.492" STARTPOINT_PIN="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="25"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_30" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_20" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="763"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[18]_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="763"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[18]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[18]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[18]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[18]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.501" DATAPATH_LOGIC_DELAY="3.495" DATAPATH_NET_DELAY="4.006" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[8]/D" LOGIC_LEVELS="6" MAX_FANOUT="5" SLACK="42.492" STARTPOINT_PIN="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="25"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_47" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_12" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="763"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[8]_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[8]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[8]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.501" DATAPATH_LOGIC_DELAY="3.495" DATAPATH_NET_DELAY="4.006" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[9]/D" LOGIC_LEVELS="6" MAX_FANOUT="5" SLACK="42.492" STARTPOINT_PIN="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="25"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_29" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_15" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="763"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[9]_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[9]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[9]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[9]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.495" DATAPATH_LOGIC_DELAY="3.495" DATAPATH_NET_DELAY="4.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[11]/D" LOGIC_LEVELS="6" MAX_FANOUT="5" SLACK="42.498" STARTPOINT_PIN="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="25"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_31" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_13" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="763"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[11]_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[11]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[11]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[11]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/float_to_fixed_top_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/float_to_fixed_top_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/float_to_fixed_top_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/float_to_fixed_top_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/float_to_fixed_top_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/float_to_fixed_top_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
