##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for LevelCountClk
		4.3::Critical Path Report for shift2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. shift2:R)
		5.3::Critical Path Report for (shift2:R vs. shift2:R)
		5.4::Critical Path Report for (LevelCountClk:R vs. LevelCountClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK      | Frequency: 56.30 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: LevelCountClk  | Frequency: 62.16 MHz  | Target: 0.00 MHz   | 
Clock: shift2         | Frequency: 92.38 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      41666.7          23906       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      shift2         41666.7          32573       N/A              N/A         N/A              N/A         N/A              N/A         
LevelCountClk  LevelCountClk  1e+009           999983912   N/A              N/A         N/A              N/A         N/A              N/A         
shift2         shift2         2.70208e+008     270197508   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase  
---------------------  ------------  ----------------  
HighF_PWMOut(0)_PAD    26504         CyBUS_CLK:R       
HighF_ShiftOut(0)_PAD  27626         shift2:R          
HighF_XOR_Out(0)_PAD   34027         CyBUS_CLK:R       
HighF_XOR_Out(0)_PAD   33568         shift2:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:runmode_enable\/q
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13531
-------------------------------------   ----- 
End-of-path arrival time (ps)           13531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7151   8401  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13531  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13531  23906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LevelCountClk
*******************************************
Clock: LevelCountClk
Frequency: 62.16 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983912p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3228   6728  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  11858  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  11858  999983912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for shift2
************************************
Clock: shift2
Frequency: 92.38 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 270197508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -6010
------------------------------------------   --------- 
End-of-path required time (ps)               270202323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  270197508  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell3   3605   4815  270197508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:runmode_enable\/q
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13531
-------------------------------------   ----- 
End-of-path arrival time (ps)           13531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7151   8401  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13531  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13531  23906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. shift2:R)
********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_122/q
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 32573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#6485 vs. shift2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_122/clock_0                                             macrocell7          0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_122/q                                           macrocell7      1250   1250  32573  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell6   4373   5623  32573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (shift2:R vs. shift2:R)
*****************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 270197508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -6010
------------------------------------------   --------- 
End-of-path required time (ps)               270202323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  270197508  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell3   3605   4815  270197508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (LevelCountClk:R vs. LevelCountClk:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983912p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3228   6728  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  11858  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  11858  999983912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:runmode_enable\/q
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13531
-------------------------------------   ----- 
End-of-path arrival time (ps)           13531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7151   8401  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13531  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13531  23906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Recon:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Recon:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16910
-------------------------------------   ----- 
End-of-path arrival time (ps)           16910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24256  RISE       1
\PWM_Recon:PWMUDB:status_2\/main_1          macrocell1      7195  10695  24256  RISE       1
\PWM_Recon:PWMUDB:status_2\/q               macrocell1      3350  14045  24256  RISE       1
\PWM_Recon:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2865  16910  24256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_122/main_1
Capture Clock  : Net_122/clock_0
Path slack     : 27068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11088
-------------------------------------   ----- 
End-of-path arrival time (ps)           11088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  27068  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  27068  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  27068  RISE       1
Net_122/main_1                             macrocell7      7338  11088  27068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_122/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:runmode_enable\/q
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 27206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   7151   8401  27206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:runmode_enable\/q
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 27210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8397
-------------------------------------   ---- 
End-of-path arrival time (ps)           8397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  23906  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   7147   8397  27210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Recon:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Recon:PWMUDB:prevCompare1\/clock_0
Path slack     : 27957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10200
-------------------------------------   ----- 
End-of-path arrival time (ps)           10200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  27068  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  27068  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  27068  RISE       1
\PWM_Recon:PWMUDB:prevCompare1\/main_0     macrocell5      6450  10200  27957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:prevCompare1\/clock_0                     macrocell5          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Recon:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Recon:PWMUDB:status_0\/clock_0
Path slack     : 27967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10190
-------------------------------------   ----- 
End-of-path arrival time (ps)           10190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  27068  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  27068  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  27068  RISE       1
\PWM_Recon:PWMUDB:status_0\/main_1         macrocell6      6440  10190  27967  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:status_0\/clock_0                         macrocell6          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 28182p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3924   7424  28182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 28192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24256  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3915   7415  28192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : \PWM_Recon:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_Recon:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 30476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_185__SYNC/out                          synccell       1020   1020  30476  RISE       1
\PWM_Recon:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell1   8070   9090  30476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:genblk1:ctrlreg\/clock                    controlcell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : \PWM_Recon:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_Recon:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_185__SYNC/out                         synccell       1020   1020  30476  RISE       1
\PWM_Recon:PWMUDB:genblk8:stsreg\/clk_en  statusicell1   8070   9090  30476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : \PWM_Recon:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_Recon:PWMUDB:runmode_enable\/clock_0
Path slack     : 30476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_185__SYNC/out                         synccell      1020   1020  30476  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clk_en  macrocell4    8070   9090  30476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : Net_122/clk_en
Capture Clock  : Net_122/clock_0
Path slack     : 30476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_185__SYNC/out  synccell      1020   1020  30476  RISE       1
Net_122/clk_en     macrocell7    8070   9090  30476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_122/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : \PWM_Recon:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_Recon:PWMUDB:prevCompare1\/clock_0
Path slack     : 31351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_185__SYNC/out                       synccell      1020   1020  30476  RISE       1
\PWM_Recon:PWMUDB:prevCompare1\/clk_en  macrocell5    7196   8216  31351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:prevCompare1\/clock_0                     macrocell5          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : \PWM_Recon:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_Recon:PWMUDB:status_0\/clock_0
Path slack     : 31351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_185__SYNC/out                   synccell      1020   1020  30476  RISE       1
\PWM_Recon:PWMUDB:status_0\/clk_en  macrocell6    7196   8216  31351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:status_0\/clock_0                         macrocell6          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_122/q
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 32573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#6485 vs. shift2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_122/clock_0                                             macrocell7          0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_122/q                                           macrocell7      1250   1250  32573  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell6   4373   5623  32573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:runmode_enable\/q
Path End       : Net_122/main_0
Capture Clock  : Net_122/clock_0
Path slack     : 33750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:runmode_enable\/q  macrocell4    1250   1250  23906  RISE       1
Net_122/main_0                       macrocell7    3156   4406  33750  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_122/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 34606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Net_185__SYNC/out                        synccell        1020   1020  30476  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell2   3940   4960  34606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:prevCompare1\/q
Path End       : \PWM_Recon:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Recon:PWMUDB:status_0\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:prevCompare1\/clock_0                     macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:prevCompare1\/q   macrocell5    1250   1250  34622  RISE       1
\PWM_Recon:PWMUDB:status_0\/main_0  macrocell6    2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:status_0\/clock_0                         macrocell6          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185__SYNC/out
Path End       : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 34652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_185__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Net_185__SYNC/out                        synccell        1020   1020  30476  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell1   3895   4915  34652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Recon:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Recon:PWMUDB:runmode_enable\/clock_0
Path slack     : 34696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:genblk1:ctrlreg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34696  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/main_0      macrocell4     2251   3461  34696  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Recon:PWMUDB:status_0\/q
Path End       : \PWM_Recon:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Recon:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:status_0\/clock_0                         macrocell6          0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Recon:PWMUDB:status_0\/q               macrocell6     1250   1250  37053  RISE       1
\PWM_Recon:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2864   4114  37053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Recon:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 270197508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -6010
------------------------------------------   --------- 
End-of-path required time (ps)               270202323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  270197508  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell3   3605   4815  270197508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 270197513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -6010
------------------------------------------   --------- 
End-of-path required time (ps)               270202323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  270197508  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell4   3601   4811  270197513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 270198580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -6010
------------------------------------------   --------- 
End-of-path required time (ps)               270202323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3744
-------------------------------------   ---- 
End-of-path arrival time (ps)           3744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  270197508  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell6   2534   3744  270198580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 270198583p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -6010
------------------------------------------   --------- 
End-of-path required time (ps)               270202323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  270197508  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell5   2530   3740  270198583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 270202653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -3200
------------------------------------------   --------- 
End-of-path required time (ps)               270205133

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell6   2480   2480  270202653  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell5      0   2480  270202653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 270204613p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -3200
------------------------------------------   --------- 
End-of-path required time (ps)               270205133

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell4    520    520  270204613  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell3      0    520  270204613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 270204613p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (shift2:R#1 vs. shift2:R#2)   270208333
- Setup time                                     -3200
------------------------------------------   --------- 
End-of-path required time (ps)               270205133

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell5    520    520  270204613  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell4      0    520  270204613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_ShiftReg2:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983912p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -4230
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3228   6728  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  11858  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  11858  999983912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HighF_LevelCount:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HighF_LevelCount:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                     -500
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12407
-------------------------------------   ----- 
End-of-path arrival time (ps)           12407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  999983912  RISE       1
\HighF_LevelCount:TimerUDB:status_tc\/main_1         macrocell3      3233   6733  999987093  RISE       1
\HighF_LevelCount:TimerUDB:status_tc\/q              macrocell3      3350  10083  999987093  RISE       1
\HighF_LevelCount:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2324  12407  999987093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:rstSts:stsreg\/clock            statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell8   3238   6738  999987202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3228   6728  999987212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989336p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  999986037  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell8   3394   4604  999989336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989337p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -6060
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  999986037  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   3393   4603  999989337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_145/main_1
Capture Clock  : Net_145/clock_0
Path slack     : 999989734p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -3510
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  999983912  RISE       1
\HighF_LevelCount:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  999983912  RISE       1
Net_145/main_1                                       macrocell8      3256   6756  999989734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_145/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_145/main_0
Capture Clock  : Net_145/clock_0
Path slack     : 999991868p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (LevelCountClk:R#1 vs. LevelCountClk:R#2)   1000000000
- Setup time                                                    -3510
--------------------------------------------------------   ---------- 
End-of-path required time (ps)                              999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT      slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\HighF_LevelCount:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  999986037  RISE       1
Net_145/main_0                                                  macrocell8     3412   4622  999991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_145/clock_0                                            macrocell8          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

