Fractional clock divider pipelined architecture