// Seed: 265922517
module module_0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri  id_1,
    output wire id_2,
    input  wand id_3,
    output wire id_4,
    input  tri1 id_5
);
  logic id_7 = id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  assign id_4 = 1 ^ id_6;
endmodule
