// Seed: 936936879
module module_0 ();
  wire id_1;
  supply1 id_2, id_3;
  supply0 id_4, id_5, id_6, id_7;
  timeprecision 1ps;
  assign id_2 = 1;
  time id_8;
  parameter id_9 = 1;
  wor id_10 = -1'h0;
  assign id_6 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_1 <= 1;
  nor primCall (id_1, id_10, id_12, id_13, id_2, id_3, id_4, id_5, id_6);
  module_0 modCall_1 ();
endmodule
