// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ9574 RDP board common device tree source
 *
 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
 * Copyright (c) 2023-2024, Qualcomm Innovation Center, Inc. All rights reserved.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>
#include "ipq9574.dtsi"

/ {
	model = "JRouter AX6000";
	compatible = "jrouter,6x11", "qcom,ipq9574";

	aliases {
		serial0 = &blsp1_uart2;
		led-boot = &led_red;
		led-running = &led_red;
		led-failsafe = &led_red;
		led-upgrade = &led_blue;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs = "console=ttyMSM0,115200n8 ubi.mtd=rootfs ubi.block=0,1 root=/dev/ubiblock0_1";
	};

	regulator_fixed_3p3: s3300 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
		regulator-name = "fixed_3p3";
	};

	regulator_fixed_0p925: s0925 {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <925000>;
		regulator-max-microvolt = <925000>;
		regulator-boot-on;
		regulator-always-on;
		regulator-name = "fixed_0p925";
	};

	reg_usb_vbus: regulator-usb-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpios = <&tlmm 64 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		regulator-boot-on;
		regulator-always-on;
	};

	keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&button_pins>;
		pinctrl-names = "default";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&tlmm 10 GPIO_ACTIVE_LOW>;
			debounce-interval = <60>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&leds_pins>;
		pinctrl-names = "default";

		led_red: red {
			function = LED_FUNCTION_STATUS;
			gpios = <&tlmm 6 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_RED>;
			default-state = "on";
		};

		led_green: green {
			function = LED_FUNCTION_STATUS;
			gpios = <&tlmm 16 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_GREEN>;
		};

		led_blue: blue {
			function = LED_FUNCTION_STATUS;
			gpios = <&tlmm 17 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_BLUE>;
		};
	};
};

&blsp1_uart2 {
	pinctrl-0 = <&uart2_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&tlmm {
	button_pins: button-pins {
		pins = "gpio10";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	spi_0_pins: spi-0-state {
		pins = "gpio11", "gpio12", "gpio13", "gpio14";
		function = "blsp0_spi";
		drive-strength = <8>;
		bias-disable;
	};

	pcie1_default: pcie1-default-state {
		clkreq-n-pins {
			pins = "gpio25";
			function = "pcie1_clk";
			drive-strength = <6>;
			bias-pull-up;
		};

		perst-n-pins {
			pins = "gpio26";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};

		wake-n-pins {
			pins = "gpio27";
			function = "pcie1_wake";
			drive-strength = <6>;
			bias-pull-up;
		};
	};

	leds_pins: leds_pinmux {
		led_red {
			pins = "gpio6";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};

		led_green {
			pins = "gpio16";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};

		led_blue {
			pins = "gpio17";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	qspi_nand_pins: qspi_nand_pins {
		qspi_clock {
			pins = "gpio5";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};

		qspi_cs {
			pins = "gpio4";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};

		qspi_data {
			pins = "gpio0", "gpio1", "gpio2", "gpio3";
			function = "qspi_data";
			drive-strength = <8>;
			bias-disable;
		};
	};
};

&qpic_bam {
	status = "okay";
};

&pcie1_phy {
	status = "okay";
};

&pcie1 {
	pinctrl-0 = <&pcie1_default>;
	pinctrl-names = "default";

	perst-gpios = <&tlmm 26 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 27 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie@0 {
		reg = <0x00 0x00 0x00 0x00 0x00>;
		#address-cells = <3>;
		#size-cells = <2>;

		wifi@0 {
			compatible = "pci17cb,1104";
			reg = <0x000000 0 0 0 0>;
			qcom,ath11k-calibration-variant = "JRouter-AX6000";
			qcom,ath11k-fw-memory-mode = <1>;
		};
	};
};

&qpic_nand {
	pinctrl-0 = <&qspi_nand_pins>;
	pinctrl-names = "default";
	status = "okay";

	flash@0 {
		compatible = "spi-nand";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		nand-ecc-engine = <&qpic_nand>;
		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "0:SBL1";
				reg = <0x00 0x180000>;
				read-only;
			};

			partition@180000 {
				label = "0:SBL1_1";
				reg = <0x180000 0x180000>;
				read-only;
			};

			partition@300000 {
				label = "0:MIBIB";
				reg = <0x300000 0x100000>;
				read-only;
			};

			partition@400000 {
				label = "0:BOOTCONFIG";
				reg = <0x400000 0x80000>;
				read-only;
			};

			partition@480000 {
				label = "0:BOOTCONFIG1";
				reg = <0x480000 0x80000>;
				read-only;
			};

			partition@500000 {
				label = "0:QSEE";
				reg = <0x500000 0x380000>;
				read-only;
			};

			partition@880000 {
				label = "0:QSEE_1";
				reg = <0x880000 0x380000>;
				read-only;
			};

			partition@c00000 {
				label = "0:DEVCFG";
				reg = <0xc00000 0x80000>;
				read-only;
			};

			partition@c80000 {
				label = "0:DEVCFG_1";
				reg = <0xc80000 0x80000>;
				read-only;
			};

			partition@d00000 {
				label = "0:APDP";
				reg = <0xd00000 0x80000>;
				read-only;
			};

			partition@d80000 {
				label = "0:APDP_1";
				reg = <0xd80000 0x80000>;
				read-only;
			};

			partition@e00000 {
				label = "0:TME";
				reg = <0xe00000 0x80000>;
				read-only;
			};

			partition@e80000 {
				label = "0:TME_1";
				reg = <0xe80000 0x80000>;
				read-only;
			};

			partition@f00000 {
				label = "0:RPM";
				reg = <0xf00000 0x80000>;
				read-only;
			};

			partition@f80000 {
				label = "0:RPM_1";
				reg = <0xf80000 0x80000>;
				read-only;
			};

			partition@1000000 {
				label = "0:CDT";
				reg = <0x1000000 0x80000>;
				read-only;
			};

			partition@1080000 {
				label = "0:CDT_1";
				reg = <0x1080000 0x80000>;
				read-only;
			};

			partition@1100000 {
				label = "0:APPSBLENV";
				reg = <0x1100000 0x80000>;
			};

			partition@1180000 {
				label = "0:APPSBL";
				reg = <0x1180000 0x180000>;
				read-only;
			};

			partition@1300000 {
				label = "0:APPSBL_1";
				reg = <0x1300000 0x180000>;
				read-only;
			};

			partition@1480000 {
				label = "0:ART";
				reg = <0x1480000 0x100000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					macaddr_art: mac-address@0 {
						compatible = "mac-base";
						reg = <0x0 0x6>;
						#nvmem-cell-cells = <1>;
					};
				};
			};

			partition@1580000 {
				label = "0:ETHPHYFW";
				reg = <0x1580000 0x100000>;
				read-only;
			};

			partition@1680000 {
				label = "0:TRAINING";
				reg = <0x1680000 0x80000>;
				read-only;
			};

			partition@1700000 {
				label = "rootfs";
				reg = <0x1700000 0xE100000>;
			};

			partition@f800000 {
				label = "Jio-Reserved";
				reg = <0xf800000 0x200000>;
				read-only;
			};

			partition@fa00000 {
				label = "MFG";
				reg = <0xfa00000 0x200000>;
				read-only;
			};

			partition@fc00000 {
				label = "0:BDF";
				reg = <0xfc00000 0x200000>;
				read-only;
			};
		};
	};
};

&pcs0 {
	pcs0_ch4: pcs-mii@4 {
		reg = <4>;
		clocks = <&nsscc NSS_CC_UNIPHY_PORT5_RX_CLK>,
		<&nsscc NSS_CC_UNIPHY_PORT5_TX_CLK>;
		clock-names = "rx",
		"tx";
	};
};

&pcs1 {
	status = "disabled";
};

&pcs2 {
	status = "disabled";
};

&qcom_ppe {
	assigned-clocks = <&nsscc NSS_CC_PORT1_RX_CLK_SRC>,
	<&nsscc NSS_CC_PORT1_TX_CLK_SRC>,
	<&nsscc NSS_CC_PORT2_RX_CLK_SRC>,
	<&nsscc NSS_CC_PORT2_TX_CLK_SRC>,
	<&nsscc NSS_CC_PORT3_RX_CLK_SRC>,
	<&nsscc NSS_CC_PORT3_TX_CLK_SRC>,
	<&nsscc NSS_CC_PORT4_RX_CLK_SRC>,
	<&nsscc NSS_CC_PORT4_TX_CLK_SRC>,
	<&nsscc NSS_CC_PORT5_RX_CLK_SRC>,
	<&nsscc NSS_CC_PORT5_TX_CLK_SRC>;
	assigned-clock-rates = <125000000>, <125000000>,
	<125000000>, <125000000>,
	<125000000>, <125000000>,
	<125000000>, <125000000>,
	<125000000>, <125000000>;

	ethernet-ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@1 {
			reg = <1>;
			phy-mode = "psgmii";
			label = "wan";
			managed = "in-band-status";
			phy-handle = <&phy0>;
			pcs-handle = <&pcs0_ch0>;
			nvmem-cells = <&macaddr_art 0>;
			nvmem-cell-names = "mac-address";
			clocks = <&nsscc NSS_CC_PORT1_MAC_CLK>,
			<&nsscc NSS_CC_PORT1_RX_CLK>,
			<&nsscc NSS_CC_PORT1_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT1_MAC_ARES>,
			<&nsscc PORT1_RX_ARES>,
			<&nsscc PORT1_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};

		port@2 {
			reg = <2>;
			label = "lan1";
			phy-mode = "psgmii";
			managed = "in-band-status";
			phy-handle = <&phy1>;
			pcs-handle = <&pcs0_ch1>;
			nvmem-cells = <&macaddr_art 1>;
			nvmem-cell-names = "mac-address";
			clocks = <&nsscc NSS_CC_PORT2_MAC_CLK>,
			<&nsscc NSS_CC_PORT2_RX_CLK>,
			<&nsscc NSS_CC_PORT2_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT2_MAC_ARES>,
			<&nsscc PORT2_RX_ARES>,
			<&nsscc PORT2_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};

		port@3 {
			reg = <3>;
			label = "lan2";
			phy-mode = "psgmii";
			managed = "in-band-status";
			phy-handle = <&phy2>;
			pcs-handle = <&pcs0_ch2>;
			nvmem-cells = <&macaddr_art 1>;
			nvmem-cell-names = "mac-address";
			clocks = <&nsscc NSS_CC_PORT3_MAC_CLK>,
			<&nsscc NSS_CC_PORT3_RX_CLK>,
			<&nsscc NSS_CC_PORT3_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT3_MAC_ARES>,
			<&nsscc PORT3_RX_ARES>,
			<&nsscc PORT3_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};

		port@4 {
			reg = <4>;
			label = "lan3";
			phy-mode = "psgmii";
			managed = "in-band-status";
			phy-handle = <&phy3>;
			pcs-handle = <&pcs0_ch3>;
			nvmem-cells = <&macaddr_art 1>;
			nvmem-cell-names = "mac-address";
			clocks = <&nsscc NSS_CC_PORT4_MAC_CLK>,
			<&nsscc NSS_CC_PORT4_RX_CLK>,
			<&nsscc NSS_CC_PORT4_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT4_MAC_ARES>,
			<&nsscc PORT4_RX_ARES>,
			<&nsscc PORT4_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};

		port@5 {
			reg = <5>;
			label = "lan4";
			phy-mode = "psgmii";
			managed = "in-band-status";
			phy-handle = <&phy4>;
			pcs-handle = <&pcs0_ch4>;
			nvmem-cells = <&macaddr_art 1>;
			nvmem-cell-names = "mac-address";
			clocks = <&nsscc NSS_CC_PORT5_MAC_CLK>,
			<&nsscc NSS_CC_PORT5_RX_CLK>,
			<&nsscc NSS_CC_PORT5_TX_CLK>;
			clock-names = "port_mac", "port_rx", "port_tx";

			resets = <&nsscc PORT5_MAC_ARES>,
			<&nsscc PORT5_RX_ARES>,
			<&nsscc PORT5_TX_ARES>;
			reset-names = "port_mac", "port_rx", "port_tx";
		};
	};
};

&mdio {
	status = "okay";
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	reset-gpios = <&tlmm 60 GPIO_ACTIVE_LOW>;

	ethernet-phy-package@10 {
		compatible = "qcom,qca8075-package";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x10>;
		qcom,package-mode = "psgmii";

		phy0: ethernet-phy@10 {
			reg = <0x10>;
		};

		phy1: ethernet-phy@11 {
			reg = <0x11>;
		};

		phy2: ethernet-phy@12 {
			reg = <0x12>;
		};

		phy3: ethernet-phy@13 {
			reg = <0x13>;
		};

		phy4: ethernet-phy@14 {
			reg = <0x14>;
		};
	};
};


&wifi0 {
	status = "okay";
	qcom,ath11k-fw-memory-mode = <2>;
};

&q6v5_wcss {
	status = "okay";
	qcom,ath11k-calibration-variant = "JRouter-AX6000";
};

&usb_0_qmpphy {
	status = "okay";
};

&usb_0_qusbphy {
	status = "okay";
};

&usb3 {
	status = "okay";
};

&sleep_clk {
	clock-frequency = <32000>;
};

&ref_48mhz_clk {
	clock-div = <1>;
	clock-mult = <2>;
};

&xo_board_clk {
	clock-div = <2>;
	clock-mult = <1>;
};

&xo_clk {
	clock-frequency = <24000000>;
};
