-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv26_352 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001101010010";
    constant ap_const_lv26_390 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001110010000";
    constant ap_const_lv25_1FFFF26 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111100100110";
    constant ap_const_lv25_1FFFF2B : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111100101011";
    constant ap_const_lv24_FFFF8C : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110001100";
    constant ap_const_lv26_15A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000101011010";
    constant ap_const_lv26_10D : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100001101";
    constant ap_const_lv26_3FFFE68 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111001101000";
    constant ap_const_lv26_3FFFEE9 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111011101001";
    constant ap_const_lv26_3FFFD8E : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110110001110";
    constant ap_const_lv23_3A : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000111010";
    constant ap_const_lv26_186 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000110000110";
    constant ap_const_lv24_5A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001011010";
    constant ap_const_lv26_3FFFDF5 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110111110101";
    constant ap_const_lv26_3FFFE41 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111001000001";
    constant ap_const_lv26_3FFFDA7 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110110100111";
    constant ap_const_lv24_66 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001100110";
    constant ap_const_lv26_3FFFEA1 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111010100001";
    constant ap_const_lv25_A9 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010101001";
    constant ap_const_lv23_23 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100011";
    constant ap_const_lv26_3FFFD74 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110101110100";
    constant ap_const_lv26_129 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100101001";
    constant ap_const_lv26_355 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001101010101";
    constant ap_const_lv26_3FFFDA0 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110110100000";
    constant ap_const_lv26_16C : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000101101100";
    constant ap_const_lv26_193 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000110010011";
    constant ap_const_lv26_20F : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000001111";
    constant ap_const_lv23_7FFFD9 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111011001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv12_F61 : STD_LOGIC_VECTOR (11 downto 0) := "111101100001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_FE92 : STD_LOGIC_VECTOR (15 downto 0) := "1111111010010010";
    constant ap_const_lv16_253 : STD_LOGIC_VECTOR (15 downto 0) := "0000001001010011";

    signal data_3_V_read_4_reg_3953 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_2_V_read_4_reg_3958 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_V_read_4_reg_3967 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_0_V_read_4_reg_3974 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_4_reg_3981 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_4_1_reg_3986 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_4_2_reg_3991 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_3996 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_5_reg_4001 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_5_1_reg_4006 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_5_2_reg_4011 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_4016 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_reg_4021 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_6_1_reg_4026 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4031 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_17_6_3_reg_4036 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_7_reg_4041 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_7_1_reg_4046 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_4051 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_7_3_reg_4056 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_fu_3478_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp17_reg_4061 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_reg_4066 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_4071 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_0_2_reg_4076 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4081 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_17_1_reg_4086 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_4091 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4096 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_reg_4101 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_2_reg_4106 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_2_1_reg_4111 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_4116 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_3_reg_4121 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_3_1_reg_4126 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_3_3_reg_4131 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_3759_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_reg_4136 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_3773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_reg_4141 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_3779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_reg_4146 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_3802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_reg_4151 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_3824_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_reg_4156 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_7_fu_196_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_cast_fu_3431_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal r_V_8_2_fu_197_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_cast1_fu_3590_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_1_2_fu_198_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_0_3_fu_199_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_0_1_fu_200_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_4_2_fu_201_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_cast_fu_3248_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_7_3_fu_202_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_2_1_fu_204_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_7_1_fu_206_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_5_fu_207_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_cast_fu_3300_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_6_fu_208_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_3_fu_209_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_cast_fu_3693_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_1_1_fu_210_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_cast2_fu_3541_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_8_0_2_fu_211_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_cast_fu_3492_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_1_fu_212_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_5_1_fu_214_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_1_3_fu_215_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_6_1_fu_216_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_cast_fu_3347_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_5_3_fu_217_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_7_2_fu_218_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_4_1_fu_219_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_220_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_6_3_fu_221_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_3_1_fu_222_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_5_2_fu_223_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_4_fu_225_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_3_3_fu_226_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_4_3_fu_227_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_3229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_3229_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_4_cast1_fu_3243_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_cast_fu_3248_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_4_fu_225_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_4_1_fu_219_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_4_2_fu_201_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_4_3_fu_227_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_5_cast1_fu_3295_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_cast_fu_3300_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_5_fu_207_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_5_1_fu_214_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_5_2_fu_223_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_5_3_fu_217_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_cast_fu_3347_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_cast1_fu_3353_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_cast2_fu_3358_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_6_fu_208_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_8_6_1_fu_216_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl_fu_3382_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl_fu_3382_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl_cast_fu_3390_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_neg_fu_3394_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_6_cast2_fu_3358_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_8_6_2_fu_3400_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_8_6_3_fu_221_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_7_cast1_fu_3426_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_cast_fu_3431_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_7_fu_196_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_7_1_fu_206_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_7_2_fu_218_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_8_7_3_fu_202_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_17_3_2_cast_fu_3239_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_fu_220_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_0_1_fu_200_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_8_0_2_fu_211_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_0_3_fu_199_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_8_1_fu_212_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_1_1_fu_210_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_8_1_2_fu_198_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_8_1_3_fu_215_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_8_2_fu_197_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_2_1_fu_204_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl3_fu_3618_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl3_cast_fu_3625_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_neg4_fu_3629_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_2_cast_fu_3595_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_8_2_2_fu_3635_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_2_fu_3641_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl1_fu_3655_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl2_fu_3666_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl1_cast_fu_3662_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_shl2_cast_fu_3673_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_8_2_3_fu_3677_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_8_3_fu_209_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_3_1_fu_222_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_8_3_3_fu_226_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp1_fu_3748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_3735_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_3753_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_3744_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_3769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_3765_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_3651_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_3738_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_cast_cast_fu_3789_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_25_cast_fu_3741_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp18_fu_3792_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp18_cast_fu_3798_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_3784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_3729_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_3732_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_3814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_fu_3819_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_3808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_3852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_3848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_3856_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_cast_fu_3836_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_2_cast_fu_3830_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp2_fu_3867_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp3_fu_3877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_cast_fu_3873_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_3881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_3839_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_3892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_fu_3897_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_3833_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_3842_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_3845_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_3913_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_3907_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_3918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assign_fu_3862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_fu_3887_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_fu_3902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_fu_3924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal data_0_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_V_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= res_0_V_write_assign_fu_3862_p2;
                ap_return_1_int_reg <= acc_1_V_fu_3887_p2;
                ap_return_2_int_reg <= acc_2_V_fu_3902_p2;
                ap_return_3_int_reg <= acc_3_V_fu_3924_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                data_0_V_read_4_reg_3974 <= data_0_V_read_int_reg;
                data_1_V_read_4_reg_3967 <= data_1_V_read_int_reg;
                data_2_V_read_4_reg_3958 <= data_2_V_read_int_reg;
                data_3_V_read_4_reg_3953 <= data_3_V_read_int_reg;
                tmp12_reg_4141 <= tmp12_fu_3773_p2;
                tmp14_reg_4146 <= tmp14_fu_3779_p2;
                tmp17_reg_4061 <= tmp17_fu_3478_p2;
                tmp19_reg_4151 <= tmp19_fu_3802_p2;
                tmp26_reg_4156 <= tmp26_fu_3824_p2;
                tmp7_reg_4136 <= tmp7_fu_3759_p2;
                tmp_12_reg_3996 <= r_V_8_4_3_fu_227_p2(22 downto 10);
                tmp_14_reg_4016 <= r_V_8_5_3_fu_217_p2(24 downto 10);
                tmp_16_reg_4021 <= r_V_8_6_fu_208_p2(22 downto 10);
                tmp_17_0_2_reg_4076 <= r_V_8_0_2_fu_211_p2(25 downto 10);
                tmp_17_1_reg_4086 <= r_V_8_1_fu_212_p2(25 downto 10);
                tmp_17_2_1_reg_4111 <= r_V_8_2_1_fu_204_p2(25 downto 10);
                tmp_17_2_reg_4106 <= r_V_8_2_fu_197_p2(25 downto 10);
                tmp_17_3_1_reg_4126 <= r_V_8_3_1_fu_222_p2(25 downto 10);
                tmp_17_3_3_reg_4131 <= r_V_8_3_3_fu_226_p2(25 downto 10);
                tmp_17_3_reg_4121 <= r_V_8_3_fu_209_p2(25 downto 10);
                tmp_17_4_1_reg_3986 <= r_V_8_4_1_fu_219_p2(25 downto 10);
                tmp_17_4_2_reg_3991 <= r_V_8_4_2_fu_201_p2(25 downto 10);
                tmp_17_4_reg_3981 <= r_V_8_4_fu_225_p2(25 downto 10);
                tmp_17_5_1_reg_4006 <= r_V_8_5_1_fu_214_p2(25 downto 10);
                tmp_17_5_2_reg_4011 <= r_V_8_5_2_fu_223_p2(25 downto 10);
                tmp_17_5_reg_4001 <= r_V_8_5_fu_207_p2(25 downto 10);
                tmp_17_6_1_reg_4026 <= r_V_8_6_1_fu_216_p2(25 downto 10);
                tmp_17_6_3_reg_4036 <= r_V_8_6_3_fu_221_p2(25 downto 10);
                tmp_17_7_1_reg_4046 <= r_V_8_7_1_fu_206_p2(25 downto 10);
                tmp_17_7_3_reg_4056 <= r_V_8_7_3_fu_202_p2(25 downto 10);
                tmp_17_7_reg_4041 <= r_V_8_7_fu_196_p2(25 downto 10);
                tmp_18_reg_4031 <= r_V_8_6_2_fu_3400_p2(19 downto 10);
                tmp_1_reg_4066 <= r_V_8_fu_220_p2(25 downto 10);
                tmp_24_reg_4071 <= r_V_8_0_1_fu_200_p2(23 downto 10);
                tmp_25_reg_4091 <= r_V_8_1_1_fu_210_p2(23 downto 10);
                tmp_26_reg_4051 <= r_V_8_7_2_fu_218_p2(22 downto 10);
                tmp_3_reg_4081 <= r_V_8_0_3_fu_199_p2(24 downto 10);
                tmp_6_reg_4116 <= r_V_8_2_3_fu_3677_p2(22 downto 10);
                tmp_7_reg_4096 <= r_V_8_1_2_fu_198_p2(24 downto 10);
                tmp_9_reg_4101 <= r_V_8_1_3_fu_215_p2(23 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                data_0_V_read_int_reg <= data_0_V_read;
                data_1_V_read_int_reg <= data_1_V_read;
                data_2_V_read_int_reg <= data_2_V_read;
                data_3_V_read_int_reg <= data_3_V_read;
                data_4_V_read_int_reg <= data_4_V_read;
                data_5_V_read_int_reg <= data_5_V_read;
                data_6_V_read_int_reg <= data_6_V_read;
                data_7_V_read_int_reg <= data_7_V_read;
            end if;
        end if;
    end process;
    acc_1_V_fu_3887_p2 <= std_logic_vector(unsigned(tmp12_reg_4141) + unsigned(tmp4_fu_3881_p2));
    acc_2_V_fu_3902_p2 <= std_logic_vector(unsigned(tmp19_reg_4151) + unsigned(tmp15_fu_3897_p2));
    acc_3_V_fu_3924_p2 <= std_logic_vector(unsigned(tmp26_reg_4156) + unsigned(tmp22_fu_3918_p2));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(res_0_V_write_assign_fu_3862_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= res_0_V_write_assign_fu_3862_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_1_V_fu_3887_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_1_V_fu_3887_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_2_V_fu_3902_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_2_V_fu_3902_p2;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_3_V_fu_3924_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_3_V_fu_3924_p2;
        end if; 
    end process;

    p_neg4_fu_3629_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(p_shl3_cast_fu_3625_p1));
    p_neg_fu_3394_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(p_shl_cast_fu_3390_p1));
        p_shl1_cast_fu_3662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl1_fu_3655_p3),23));

    p_shl1_fu_3655_p3 <= (data_2_V_read_4_reg_3958 & ap_const_lv6_0);
        p_shl2_cast_fu_3673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl2_fu_3666_p3),23));

    p_shl2_fu_3666_p3 <= (data_2_V_read_4_reg_3958 & ap_const_lv2_0);
        p_shl3_cast_fu_3625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl3_fu_3618_p3),22));

    p_shl3_fu_3618_p3 <= (data_2_V_read_4_reg_3958 & ap_const_lv5_0);
        p_shl_cast_fu_3390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_3382_p3),20));

    p_shl_fu_3382_p1 <= data_6_V_read_int_reg;
    p_shl_fu_3382_p3 <= (p_shl_fu_3382_p1 & ap_const_lv3_0);
        r_V_1_cast2_fu_3541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_V_read_4_reg_3967),24));

        r_V_2_cast1_fu_3590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_V_read_4_reg_3958),26));

        r_V_2_cast_fu_3595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_V_read_4_reg_3958),22));

        r_V_3_cast_fu_3693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_V_read_4_reg_3953),26));

    r_V_4_cast1_fu_3243_p0 <= data_4_V_read_int_reg;
    r_V_4_cast_fu_3248_p0 <= data_4_V_read_int_reg;
        r_V_4_cast_fu_3248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_cast_fu_3248_p0),26));

    r_V_5_cast1_fu_3295_p0 <= data_5_V_read_int_reg;
    r_V_5_cast_fu_3300_p0 <= data_5_V_read_int_reg;
        r_V_5_cast_fu_3300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_5_cast_fu_3300_p0),26));

    r_V_6_cast1_fu_3353_p0 <= data_6_V_read_int_reg;
    r_V_6_cast2_fu_3358_p0 <= data_6_V_read_int_reg;
        r_V_6_cast2_fu_3358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_cast2_fu_3358_p0),20));

    r_V_6_cast_fu_3347_p0 <= data_6_V_read_int_reg;
        r_V_6_cast_fu_3347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_cast_fu_3347_p0),26));

    r_V_7_cast1_fu_3426_p0 <= data_7_V_read_int_reg;
    r_V_7_cast_fu_3431_p0 <= data_7_V_read_int_reg;
        r_V_7_cast_fu_3431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_cast_fu_3431_p0),26));

    r_V_8_0_1_fu_200_p0 <= data_0_V_read_4_reg_3974;
    r_V_8_0_1_fu_200_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_0_1_fu_200_p0) * signed(ap_const_lv24_FFFF8C))), 24));
    r_V_8_0_2_fu_211_p0 <= r_V_cast_fu_3492_p1(16 - 1 downto 0);
    r_V_8_0_2_fu_211_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_0_2_fu_211_p0) * signed(ap_const_lv26_3FFFDF5))), 26));
    r_V_8_0_3_fu_199_p0 <= data_0_V_read_4_reg_3974;
    r_V_8_0_3_fu_199_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_0_3_fu_199_p0) * signed(ap_const_lv25_1FFFF2B))), 25));
    r_V_8_1_1_fu_210_p0 <= r_V_1_cast2_fu_3541_p1(16 - 1 downto 0);
    r_V_8_1_1_fu_210_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_1_1_fu_210_p0) * signed('0' &ap_const_lv24_5A))), 24));
    r_V_8_1_2_fu_198_p0 <= data_1_V_read_4_reg_3967;
    r_V_8_1_2_fu_198_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_1_2_fu_198_p0) * signed(ap_const_lv25_1FFFF26))), 25));
    r_V_8_1_3_fu_215_p0 <= r_V_1_cast2_fu_3541_p1(16 - 1 downto 0);
    r_V_8_1_3_fu_215_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_1_3_fu_215_p0) * signed('0' &ap_const_lv24_66))), 24));
    r_V_8_1_fu_212_p0 <= data_1_V_read_4_reg_3967;
    r_V_8_1_fu_212_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_1_fu_212_p0) * signed(ap_const_lv26_3FFFE41))), 26));
    r_V_8_2_1_fu_204_p0 <= r_V_2_cast1_fu_3590_p1(16 - 1 downto 0);
    r_V_8_2_1_fu_204_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_2_1_fu_204_p0) * signed(ap_const_lv26_3FFFE68))), 26));
    r_V_8_2_2_fu_3635_p2 <= std_logic_vector(unsigned(p_neg4_fu_3629_p2) - unsigned(r_V_2_cast_fu_3595_p1));
    r_V_8_2_3_fu_3677_p2 <= std_logic_vector(signed(p_shl1_cast_fu_3662_p1) - signed(p_shl2_cast_fu_3673_p1));
    r_V_8_2_fu_197_p0 <= r_V_2_cast1_fu_3590_p1(16 - 1 downto 0);
    r_V_8_2_fu_197_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_2_fu_197_p0) * signed('0' &ap_const_lv26_390))), 26));
    r_V_8_3_1_fu_222_p0 <= r_V_3_cast_fu_3693_p1(16 - 1 downto 0);
    r_V_8_3_1_fu_222_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_3_1_fu_222_p0) * signed(ap_const_lv26_3FFFDA0))), 26));
    r_V_8_3_3_fu_226_p0 <= r_V_3_cast_fu_3693_p1(16 - 1 downto 0);
    r_V_8_3_3_fu_226_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_3_3_fu_226_p0) * signed('0' &ap_const_lv26_20F))), 26));
    r_V_8_3_fu_209_p0 <= r_V_3_cast_fu_3693_p1(16 - 1 downto 0);
    r_V_8_3_fu_209_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_3_fu_209_p0) * signed('0' &ap_const_lv26_186))), 26));
    r_V_8_4_1_fu_219_p0 <= r_V_4_cast_fu_3248_p1(16 - 1 downto 0);
    r_V_8_4_1_fu_219_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_4_1_fu_219_p0) * signed(ap_const_lv26_3FFFD74))), 26));
    r_V_8_4_2_fu_201_p0 <= r_V_4_cast_fu_3248_p1(16 - 1 downto 0);
    r_V_8_4_2_fu_201_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_4_2_fu_201_p0) * signed('0' &ap_const_lv26_15A))), 26));
    r_V_8_4_3_fu_227_p0 <= r_V_4_cast1_fu_3243_p0;
    r_V_8_4_3_fu_227_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_4_3_fu_227_p0) * signed(ap_const_lv23_7FFFD9))), 23));
    r_V_8_4_fu_225_p0 <= r_V_4_cast_fu_3248_p1(16 - 1 downto 0);
    r_V_8_4_fu_225_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_4_fu_225_p0) * signed('0' &ap_const_lv26_193))), 26));
    r_V_8_5_1_fu_214_p0 <= r_V_5_cast_fu_3300_p1(16 - 1 downto 0);
    r_V_8_5_1_fu_214_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_5_1_fu_214_p0) * signed(ap_const_lv26_3FFFDA7))), 26));
    r_V_8_5_2_fu_223_p0 <= r_V_5_cast_fu_3300_p1(16 - 1 downto 0);
    r_V_8_5_2_fu_223_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_5_2_fu_223_p0) * signed('0' &ap_const_lv26_16C))), 26));
    r_V_8_5_3_fu_217_p0 <= r_V_5_cast1_fu_3295_p0;
    r_V_8_5_3_fu_217_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_5_3_fu_217_p0) * signed('0' &ap_const_lv25_A9))), 25));
    r_V_8_5_fu_207_p0 <= r_V_5_cast_fu_3300_p1(16 - 1 downto 0);
    r_V_8_5_fu_207_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_5_fu_207_p0) * signed(ap_const_lv26_3FFFD8E))), 26));
    r_V_8_6_1_fu_216_p0 <= r_V_6_cast_fu_3347_p1(16 - 1 downto 0);
    r_V_8_6_1_fu_216_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_6_1_fu_216_p0) * signed(ap_const_lv26_3FFFEA1))), 26));
    r_V_8_6_2_fu_3400_p2 <= std_logic_vector(unsigned(p_neg_fu_3394_p2) - unsigned(r_V_6_cast2_fu_3358_p1));
    r_V_8_6_3_fu_221_p0 <= r_V_6_cast_fu_3347_p1(16 - 1 downto 0);
    r_V_8_6_3_fu_221_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_6_3_fu_221_p0) * signed('0' &ap_const_lv26_355))), 26));
    r_V_8_6_fu_208_p0 <= r_V_6_cast1_fu_3353_p0;
    r_V_8_6_fu_208_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_6_fu_208_p0) * signed('0' &ap_const_lv23_3A))), 23));
    r_V_8_7_1_fu_206_p0 <= r_V_7_cast_fu_3431_p1(16 - 1 downto 0);
    r_V_8_7_1_fu_206_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_7_1_fu_206_p0) * signed(ap_const_lv26_3FFFEE9))), 26));
    r_V_8_7_2_fu_218_p0 <= r_V_7_cast1_fu_3426_p0;
    r_V_8_7_2_fu_218_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_7_2_fu_218_p0) * signed('0' &ap_const_lv23_23))), 23));
    r_V_8_7_3_fu_202_p0 <= r_V_7_cast_fu_3431_p1(16 - 1 downto 0);
    r_V_8_7_3_fu_202_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_7_3_fu_202_p0) * signed('0' &ap_const_lv26_10D))), 26));
    r_V_8_7_fu_196_p0 <= r_V_7_cast_fu_3431_p1(16 - 1 downto 0);
    r_V_8_7_fu_196_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_7_fu_196_p0) * signed('0' &ap_const_lv26_352))), 26));
    r_V_8_fu_220_p0 <= r_V_cast_fu_3492_p1(16 - 1 downto 0);
    r_V_8_fu_220_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_fu_220_p0) * signed('0' &ap_const_lv26_129))), 26));
        r_V_cast_fu_3492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_V_read_4_reg_3974),26));

    res_0_V_write_assign_fu_3862_p2 <= std_logic_vector(unsigned(tmp7_reg_4136) + unsigned(tmp_fu_3856_p2));
    tmp10_fu_3765_p2 <= std_logic_vector(unsigned(tmp_17_4_1_reg_3986) + unsigned(tmp_17_5_1_reg_4006));
    tmp11_fu_3769_p2 <= std_logic_vector(unsigned(tmp_17_6_1_reg_4026) + unsigned(tmp_17_7_1_reg_4046));
    tmp12_fu_3773_p2 <= std_logic_vector(unsigned(tmp11_fu_3769_p2) + unsigned(tmp10_fu_3765_p2));
    tmp13_fu_3892_p2 <= std_logic_vector(unsigned(tmp_17_0_2_reg_4076) + unsigned(tmp_8_fu_3839_p1));
    tmp14_fu_3779_p2 <= std_logic_vector(signed(tmp_5_fu_3651_p1) + signed(tmp_17_4_2_reg_3991));
    tmp15_fu_3897_p2 <= std_logic_vector(unsigned(tmp14_reg_4146) + unsigned(tmp13_fu_3892_p2));
    tmp16_fu_3784_p2 <= std_logic_vector(unsigned(tmp_17_5_2_reg_4011) + unsigned(tmp_19_fu_3738_p1));
    tmp17_fu_3478_p2 <= std_logic_vector(signed(tmp_17_3_2_cast_fu_3239_p1) + signed(ap_const_lv12_F61));
        tmp18_cast_fu_3798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp18_fu_3792_p2),16));

    tmp18_fu_3792_p2 <= std_logic_vector(signed(tmp23_cast_cast_fu_3789_p1) + signed(tmp_25_cast_fu_3741_p1));
    tmp19_fu_3802_p2 <= std_logic_vector(signed(tmp18_cast_fu_3798_p1) + signed(tmp16_fu_3784_p2));
    tmp1_fu_3748_p2 <= std_logic_vector(unsigned(tmp_17_7_reg_4041) + unsigned(ap_const_lv16_FE92));
    tmp20_fu_3907_p2 <= std_logic_vector(signed(tmp_4_fu_3833_p1) + signed(tmp_s_fu_3842_p1));
    tmp21_fu_3913_p2 <= std_logic_vector(signed(tmp_10_fu_3845_p1) + signed(tmp_17_3_3_reg_4131));
    tmp22_fu_3918_p2 <= std_logic_vector(unsigned(tmp21_fu_3913_p2) + unsigned(tmp20_fu_3907_p2));
        tmp23_cast_cast_fu_3789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp17_reg_4061),14));

    tmp23_fu_3808_p2 <= std_logic_vector(signed(tmp_13_fu_3729_p1) + signed(tmp_15_fu_3732_p1));
    tmp24_fu_3814_p2 <= std_logic_vector(unsigned(tmp_17_7_3_reg_4056) + unsigned(ap_const_lv16_253));
    tmp25_fu_3819_p2 <= std_logic_vector(unsigned(tmp24_fu_3814_p2) + unsigned(tmp_17_6_3_reg_4036));
    tmp26_fu_3824_p2 <= std_logic_vector(unsigned(tmp25_fu_3819_p2) + unsigned(tmp23_fu_3808_p2));
        tmp2_cast_fu_3873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_fu_3867_p2),16));

    tmp2_fu_3867_p2 <= std_logic_vector(signed(tmp_6_cast_fu_3836_p1) + signed(tmp_2_cast_fu_3830_p1));
    tmp3_fu_3877_p2 <= std_logic_vector(unsigned(tmp_17_2_1_reg_4111) + unsigned(tmp_17_3_1_reg_4126));
    tmp4_fu_3881_p2 <= std_logic_vector(unsigned(tmp3_fu_3877_p2) + unsigned(tmp2_cast_fu_3873_p1));
    tmp5_fu_3848_p2 <= std_logic_vector(unsigned(tmp_1_reg_4066) + unsigned(tmp_17_1_reg_4086));
    tmp6_fu_3852_p2 <= std_logic_vector(unsigned(tmp_17_2_reg_4106) + unsigned(tmp_17_3_reg_4121));
    tmp7_fu_3759_p2 <= std_logic_vector(unsigned(tmp9_fu_3753_p2) + unsigned(tmp8_fu_3744_p2));
    tmp8_fu_3744_p2 <= std_logic_vector(unsigned(tmp_17_4_reg_3981) + unsigned(tmp_17_5_reg_4001));
    tmp9_fu_3753_p2 <= std_logic_vector(unsigned(tmp1_fu_3748_p2) + unsigned(tmp_17_fu_3735_p1));
        tmp_10_fu_3845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_reg_4116),16));

    tmp_11_fu_3229_p1 <= data_3_V_read_int_reg;
    tmp_11_fu_3229_p4 <= tmp_11_fu_3229_p1(15 downto 5);
        tmp_13_fu_3729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_reg_3996),16));

        tmp_15_fu_3732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_4016),16));

        tmp_17_3_2_cast_fu_3239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_3229_p4),12));

        tmp_17_fu_3735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_reg_4021),16));

        tmp_19_fu_3738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_reg_4031),16));

        tmp_25_cast_fu_3741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_reg_4051),14));

        tmp_2_cast_fu_3830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_reg_4071),15));

    tmp_2_fu_3641_p4 <= r_V_8_2_2_fu_3635_p2(21 downto 10);
        tmp_4_fu_3833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_reg_4081),16));

        tmp_5_fu_3651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_3641_p4),16));

        tmp_6_cast_fu_3836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_reg_4091),15));

        tmp_8_fu_3839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_reg_4096),16));

    tmp_fu_3856_p2 <= std_logic_vector(unsigned(tmp6_fu_3852_p2) + unsigned(tmp5_fu_3848_p2));
        tmp_s_fu_3842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_reg_4101),16));

end behav;
