0.7
2020.2
Jun 10 2021
20:04:57
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1638282341,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz;glbl,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sim_1/new/datapath_tb.sv,1654293052,systemVerilog,,,,datapath_tb,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/ALUDec.sv,1653086595,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv,,ALUDec,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv,1651680009,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/alu.sv,,adder,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/alu.sv,1652476605,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/controlUnit.sv,,alu,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/common.sv,1653848489,systemVerilog,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sim_1/new/datapath_tb.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/ALUDec.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/alu.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/controlUnit.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/datapath.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/decode.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/dmem.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/execute.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/fetch.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/flopr.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/imem.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/memory.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/mux4.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/regfile.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/signext.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/top.sv;E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/writeback.sv,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/ALUDec.sv,,$unit_common_sv;common,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/controlUnit.sv,1653850691,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/datapath.sv,,controlUnit,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/datapath.sv,1653847849,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/decode.sv,,datapath,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/decode.sv,1653511127,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/dmem.sv,,decode,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/dmem.sv,1653849905,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/execute.sv,,dmem,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/execute.sv,1653511127,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/fetch.sv,,execute,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/fetch.sv,1653087078,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/flopr.sv,,fetch,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/flopr.sv,1638310092,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/imem.sv,,flopr,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/imem.sv,1653848826,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/memory.sv,,imem,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/memory.sv,1653847887,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/mux4.sv,,memory,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/mux4.sv,1652476605,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/regfile.sv,,mux4,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/regfile.sv,1653850073,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/signext.sv,,regfile,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/signext.sv,1650828649,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/top.sv,,signext,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/top.sv,1654294610,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/writeback.sv,,top,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/writeback.sv,1652476605,systemVerilog,,E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sim_1/new/datapath_tb.sv,,writeback,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
