$date
	Sun Aug 25 17:45:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gray_to_binary_leds $end
$var wire 1 ! uni $end
$var wire 1 " segG $end
$var wire 1 # segF $end
$var wire 1 $ segE $end
$var wire 1 % segD $end
$var wire 1 & segC $end
$var wire 1 ' segB $end
$var wire 1 ( segA $end
$var wire 1 ) dec $end
$var wire 4 * binary [3:0] $end
$var reg 1 + btn $end
$var reg 4 , gray [3:0] $end
$scope module dut $end
$var wire 1 + btn $end
$var wire 1 ) dec $end
$var wire 1 - e $end
$var wire 4 . gray [3:0] $end
$var wire 1 ( segA $end
$var wire 1 ' segB $end
$var wire 1 & segC $end
$var wire 1 % segD $end
$var wire 1 $ segE $end
$var wire 1 # segF $end
$var wire 1 " segG $end
$var wire 1 ! uni $end
$var wire 4 / leds [3:0] $end
$var wire 1 0 d $end
$var wire 1 1 c $end
$var wire 4 2 binary [3:0] $end
$var wire 1 3 b $end
$var wire 1 4 a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
b0 2
01
00
b1111 /
b0 .
0-
b0 ,
0+
b0 *
1)
0(
0'
0&
0%
0$
0#
1"
0!
$end
#10000
1%
1#
1(
1$
b1110 /
10
b1 *
b1 2
b1 ,
b1 .
#20000
0$
1&
0%
0(
0"
00
b1101 /
11
b10 *
b10 2
b11 ,
b11 .
#30000
1$
0&
b1100 /
10
b11 *
b11 2
b10 ,
b10 .
#40000
0#
1%
0'
1(
00
01
b1011 /
13
b100 *
b100 2
b110 ,
b110 .
#50000
1'
0%
0(
b1010 /
10
b101 *
b101 2
b111 ,
b111 .
#60000
0$
1'
00
b1001 /
11
b110 *
b110 2
b101 ,
b101 .
#70000
1%
0'
1#
1$
b1000 /
10
b111 *
b111 2
b100 ,
b100 .
#80000
0#
0$
0%
0"
00
01
b111 /
03
14
b1000 *
b1000 2
b1100 ,
b1100 .
#90000
1$
b110 /
10
b1001 *
b1001 2
b1101 ,
b1101 .
#100000
0$
0%
1"
0(
00
b101 /
11
b1010 *
b1010 2
b1111 ,
b1111 .
#110000
1%
1(
1$
1#
b100 /
10
b1011 *
b1011 2
b1110 ,
b1110 .
#120000
1&
0$
0%
0(
0"
00
01
b11 /
13
b1100 *
b1100 2
b1010 ,
b1010 .
#130000
0&
1$
b10 /
10
b1101 *
b1101 2
b1011 ,
b1011 .
#140000
1%
1(
0#
0'
00
b1 /
11
b1110 *
b1110 2
b1001 ,
b1001 .
#150000
1'
0(
0%
b0 /
10
b1111 *
b1111 2
b1000 ,
b1000 .
#160000
