
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'user' on host 'RTX4090' (Linux_x86_64 version 6.8.0-52-generic) on Fri Apr 11 01:12:57 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project'.
INFO: [HLS 200-1510] Running: set_top example 
INFO: [HLS 200-1510] Running: add_files combined.cpp 
INFO: [HLS 200-10] Adding design file 'combined.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 226.258 MB.
INFO: [HLS 200-10] Analyzing design file 'combined.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.91 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.25 seconds; current allocated memory: 228.434 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,826 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_with_conditionals/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'read_a(hls::burst_maxi<ap_int<30> >, ap_int<20>*, ap_int<30>)' into 'example(hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<20> >, ap_int<30>)' (combined.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'read_b(hls::burst_maxi<ap_int<30> >, ap_int<20>*, ap_int<30>)' into 'example(hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<20> >, ap_int<30>)' (combined.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'process(ap_int<20>*, ap_int<20>*, ap_int<30>)' into 'example(hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<20> >, ap_int<30>)' (combined.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'write(hls::burst_maxi<ap_int<20> >, ap_int<20>*, ap_int<20>*)' into 'example(hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<30> >, hls::burst_maxi<ap_int<20> >, ap_int<30>)' (combined.cpp:137:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_65_1> at combined.cpp:65:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_90_1> at combined.cpp:90:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_125_1> at combined.cpp:125:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_130_2> at combined.cpp:130:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_1> at combined.cpp:113:23 
INFO: [HLS 214-306] Performing burst_maxi read of length 200 and bit width 32 on bundle 'bundle1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:57:8)
INFO: [HLS 214-306] Performing burst_maxi read of length 200 and bit width 32 on bundle 'bundle1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:60:8)
INFO: [HLS 214-306] Performing burst_maxi read of length 200 and bit width 32 on bundle 'bundle2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:82:8)
INFO: [HLS 214-306] Performing burst_maxi read of length 200 and bit width 32 on bundle 'bundle2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:85:8)
INFO: [HLS 214-306] Performing burst_maxi write of length 200 and bit width 32 on bundle 'bundle3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:107:9)
INFO: [HLS 214-306] Performing burst_maxi write of length 200 and bit width 32 on bundle 'bundle3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:109:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.33 seconds. Elapsed time: 8.1 seconds; current allocated memory: 230.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.707 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_65_1' (combined.cpp:63:12) in function 'example'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_90_1' (combined.cpp:88:12) in function 'example'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 253.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_130_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 296.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 296.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 296.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 296.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 297.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 297.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_65_1' pipeline 'VITIS_LOOP_65_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_65_1/m_axi_bundle1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_65_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 297.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_90_1' pipeline 'VITIS_LOOP_90_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_90_1/m_axi_bundle2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 298.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_125_1' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 299.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_130_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_130_2' pipeline 'VITIS_LOOP_130_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_130_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 300.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_VITIS_LOOP_113_1' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_VITIS_LOOP_113_1/m_axi_bundle3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_20s_22ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_VITIS_LOOP_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/bundle1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/bundle2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/bundle3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/RES' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/factor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'RES' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [RTMG 210-278] Implementing memory 'example_x_aux_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 308.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 316.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.53 seconds. CPU system time: 0.73 seconds. Elapsed time: 11.27 seconds; current allocated memory: 90.688 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-112] Total CPU user time: 6.6 seconds. Total CPU system time: 0.88 seconds. Total elapsed time: 12.38 seconds; peak allocated memory: 316.945 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 11 01:13:09 2025...
