
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1" "*.svh"]] 
# }
# synth_design -top sv_chip1_hierarchy_no_mem \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top sv_chip1_hierarchy_no_mem -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31730
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 265032 ; free virtual = 440386
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sv_chip1_hierarchy_no_mem' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:9]
INFO: [Synth 8-6157] synthesizing module 'port_bus_2to1_1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:732]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_2to1_1' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:732]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_corr_20' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1045]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1388]
INFO: [Synth 8-6157] synthesizing module 'my_wrapper_divider' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:2264]
INFO: [Synth 8-6157] synthesizing module 'my_divider' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:2339]
INFO: [Synth 8-6155] done synthesizing module 'my_divider' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:2339]
WARNING: [Synth 8-567] referenced signal 'Done' should be on the sensitivity list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:2297]
INFO: [Synth 8-6155] done synthesizing module 'my_wrapper_divider' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:2264]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1388]
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_20' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1106]
INFO: [Synth 8-6157] synthesizing module 'sh_reg' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1326]
INFO: [Synth 8-6155] done synthesizing module 'sh_reg' (5#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1326]
INFO: [Synth 8-6157] synthesizing module 'corr' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1352]
INFO: [Synth 8-6155] done synthesizing module 'corr' (6#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1352]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_20' (7#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1106]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_corr_20' (8#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1045]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_corr_10' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1452]
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_10' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_10' (9#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_corr_10' (10#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1452]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_corr_5_seq' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1648]
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_seq' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1764]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_seq' (11#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1764]
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_5_seq' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1683]
INFO: [Synth 8-6157] synthesizing module 'corr_seq' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'corr_seq' (12#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_5_seq' (13#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1683]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_corr_5_seq' (14#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1648]
INFO: [Synth 8-6157] synthesizing module 'port_bus_1to0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1872]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:2013]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_1to0' (15#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1872]
INFO: [Synth 8-6155] done synthesizing module 'sv_chip1_hierarchy_no_mem' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 264307 ; free virtual = 439662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 265076 ; free virtual = 440431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.746 ; gain = 7.875 ; free physical = 265131 ; free virtual = 440486
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'my_divider'
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'my_wrapper_divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                               00 |                               00
                      S2 |                               01 |                               01
                      S3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'sequential' in module 'my_divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                             0001 |                               00
                      S2 |                             0010 |                               01
                      S3 |                             0100 |                               10
                      S4 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'one-hot' in module 'my_wrapper_divider'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.758 ; gain = 7.887 ; free physical = 265033 ; free virtual = 440389
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 38    
	   2 Input   17 Bit       Adders := 12    
	   2 Input   16 Bit       Adders := 24    
	   2 Input   10 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 24    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 25    
+---Registers : 
	               64 Bit    Registers := 4     
	               56 Bit    Registers := 3     
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 38    
	               17 Bit    Registers := 37    
	               16 Bit    Registers := 388   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 269   
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	  16 Input   64 Bit        Muxes := 3     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 3     
	  16 Input   56 Bit        Muxes := 6     
	   8 Input   19 Bit        Muxes := 1     
	   4 Input   19 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 36    
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 25    
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 24    
	   2 Input    2 Bit        Muxes := 72    
	   2 Input    1 Bit        Muxes := 124   
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 120   
	  16 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_0/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_0/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_0/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_0/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_0/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_0/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_1/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_1/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_1/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_1/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_1/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_1/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_2/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_2/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_2/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_2/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_2/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_2/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_3/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_3/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_3/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_3/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_3/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_3/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_4/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_4/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_4/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_4/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_4/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_4/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_5/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_5/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_5/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_5/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_5/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_5/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_6/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_6/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_6/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_6/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_6/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_6/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_7/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_7/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_7/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_7/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_7/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_7/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_8/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_8/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_8/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_8/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_8/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_8/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_9/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_9/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_9/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_9/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_9/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_9/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_10/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_10/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_10/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_10/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_10/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_10/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_11/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_11/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_11/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_11/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_11/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_11/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_12/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_12/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_12/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_12/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_12/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_12/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_13/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_13/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_13/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_13/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_13/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_13/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_14/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_14/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_14/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_14/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_14/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_14/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_15/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_15/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_15/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_15/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_15/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_15/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_16/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_16/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_16/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_16/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_16/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_16/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_17/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_17/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_17/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_17/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_17/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_17/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_18/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_18/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_18/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_18/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_18/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_18/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_19/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_19/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_19/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_19/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_19/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_19/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_20/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_20/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_20/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_20/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_20/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_20/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_20/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_20/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_0/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_0/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_0/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_0/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_0/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_0/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_1/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_1/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_1/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_1/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_1/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_1/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_2/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_2/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_2/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_2/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_2/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_2/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_3/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_3/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_3/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_3/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_3/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_3/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_4/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_4/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_4/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_4/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_4/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_4/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_5/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_5/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_5/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_5/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_5/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_5/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_6/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_6/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_6/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_6/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_6/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_6/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_7/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_7/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_7/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_7/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_7/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_7/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_8/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_8/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_8/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_8/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_8/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_8/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_9/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_9/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_9/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_9/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_9/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_9/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_10/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_10/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_10/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_10/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_10/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_10/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_11/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_11/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_11/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_10/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_11/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_11/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_11/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_11/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_11/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_12/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_12/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_12/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_11/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_12/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_12/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_12/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_12/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_12/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_13/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_13/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_13/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_12/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_13/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_13/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_13/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_13/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_13/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_14/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_14/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_14/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_13/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_14/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_14/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_14/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_14/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_14/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_15/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_15/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_15/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_14/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_15/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_15/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_15/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_15/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_15/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_16/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_16/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_16/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_15/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_16/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_16/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_16/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_16/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_16/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_17/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_17/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_17/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_16/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_17/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_17/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_17/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_17/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_17/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_18/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_18/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_18/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_17/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_18/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_18/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_18/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_18/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_18/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_19/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_19/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_19/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_18/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_19/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_19/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_19/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_19/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_19/corr_out_tmp_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_sh_reg_20/dout_1_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: register corr_20_inst/inst_corr_20/lrexrre_reg_reg is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: operator corr_20_inst/inst_corr_20/lrexrre_reg0 is absorbed into DSP corr_20_inst/inst_corr_20/lrexrre_reg_reg.
DSP Report: Generating DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_20_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_19/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_sh_reg_20/dout_2_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_20/corr_out_tmp_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: register corr_20_inst/inst_corr_20/limxrim_reg_reg is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_20/corr_out_tmp0 is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: operator corr_20_inst/inst_corr_20/limxrim_reg0 is absorbed into DSP corr_20_inst/inst_corr_20/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_0/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_1/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_2/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_3/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_4/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_5/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_6/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_6/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_6/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_6/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_6/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_6/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_7/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_7/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_7/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_7/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_7/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_7/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_8/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_8/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_8/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_8/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_8/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_8/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_9/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_9/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_9/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_9/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_9/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_9/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_10/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_10/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_10/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_10/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_10/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_10/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_10/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_10/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_0/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_1/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_2/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_3/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_4/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_5/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_6/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_6/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_6/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_6/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_6/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_6/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_6/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_6/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_7/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_7/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_7/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_6/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_7/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_7/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_7/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_7/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_7/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_8/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_8/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_8/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_7/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_8/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_8/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_8/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_8/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_8/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_9/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_9/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_9/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_8/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_9/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_9/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_9/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_9/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_9/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_10/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_10/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_10/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_10/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_9/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_10/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_10/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_10/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_10/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_10/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_10/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_0/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_1/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_2/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_3/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_4/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_5/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_0/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_0/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_0/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_0/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_0/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_0/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_1/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_1/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_1/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_1/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_1/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_2/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_2/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_2/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_2/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_2/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_2/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_3/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_3/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_3/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_3/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_3/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_3/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_4/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_4/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_4/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_4/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_4/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_4/corr_out_tmp_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_r_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_1_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_l_re_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: register corr_5_inst/inst_corr_5/lrexrre_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: operator corr_5_inst/inst_corr_5/lrexrre_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/lrexrre_reg_reg.
DSP Report: Generating DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register corr_5_inst/inst_sh_reg_r_1/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_r_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_sh_reg_5/dout_2_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/in_l_im_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/corr_out_tmp_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: register corr_5_inst/inst_corr_5/limxrim_reg_reg is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/corr_out_tmp0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
DSP Report: operator corr_5_inst/inst_corr_5/limxrim_reg0 is absorbed into DSP corr_5_inst/inst_corr_5/corr_out_tmp_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.887 ; free physical = 264747 ; free virtual = 440107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|wrapper_norm_corr_20    | (A2*B2)'           | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A2*B2)')'   | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A2*B2)'           | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A2*B2)')'   | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_20    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_20    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A2*B2)'           | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A2*B2)')'   | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A2*B2)'           | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A2*B2)')'   | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_10    | (A''*B2)'          | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_10    | (PCIN+(A''*B2)')'  | 8      | 8      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|wrapper_norm_corr_5_seq | (A''*B'')'         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|wrapper_norm_corr_5_seq | (PCIN+(A''*B'')')' | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2725.758 ; gain = 7.887 ; free physical = 264724 ; free virtual = 440085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5801] Static shift register (width=1280,length=2) is implemented as 72 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1273]
INFO: [Synth 8-5801] Static shift register (width=640,length=2) is implemented as 36 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1616]
INFO: [Synth 8-5801] Static shift register (width=544,length=2) is implemented as 31 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/stereovision1.v:1745]
INFO: [Synth 8-7052] The timing for the instance srl_ramb18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2739.738 ; gain = 21.867 ; free physical = 264694 ; free virtual = 440055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264664 ; free virtual = 440024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264672 ; free virtual = 440032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264665 ; free virtual = 440026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264655 ; free virtual = 440016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264654 ; free virtual = 440014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264654 ; free virtual = 440014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  2318|
|3     |LUT1     |   385|
|4     |LUT2     |  5109|
|5     |LUT3     |   544|
|6     |LUT4     |  4294|
|7     |LUT5     |  2964|
|8     |LUT6     |  3012|
|9     |MUXF7    |    44|
|10    |RAMB18E1 |   139|
|11    |FDRE     | 10005|
|12    |FDSE     |    32|
|13    |IBUF     |   133|
|14    |OBUF     |   145|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------+------+
|      |Instance                      |Module                    |Cells |
+------+------------------------------+--------------------------+------+
|1     |top                           |                          | 29125|
|2     |  port_bus_1to0_inst          |port_bus_1to0             |   574|
|3     |  port_bus_2to1_1_inst        |port_bus_2to1_1           |   966|
|4     |  wrapper_norm_corr_10_inst_n |wrapper_norm_corr_10      |  3750|
|5     |    corr_5_inst               |wrapper_corr_10_181       |  3316|
|6     |      inst_corr_0             |corr_192                  |   228|
|7     |      inst_corr_1             |corr_193                  |   228|
|8     |      inst_corr_10            |corr_194                  |   228|
|9     |      inst_corr_2             |corr_195                  |   228|
|10    |      inst_corr_3             |corr_196                  |   228|
|11    |      inst_corr_4             |corr_197                  |   228|
|12    |      inst_corr_5             |corr_198                  |   228|
|13    |      inst_corr_6             |corr_199                  |   228|
|14    |      inst_corr_7             |corr_200                  |   228|
|15    |      inst_corr_8             |corr_201                  |   228|
|16    |      inst_corr_9             |corr_202                  |   228|
|17    |      inst_sh_reg_0           |sh_reg_203                |    60|
|18    |      inst_sh_reg_1           |sh_reg_204                |    16|
|19    |      inst_sh_reg_10          |sh_reg_205                |    44|
|20    |      inst_sh_reg_2           |sh_reg_206                |    16|
|21    |      inst_sh_reg_3           |sh_reg_207                |    16|
|22    |      inst_sh_reg_4           |sh_reg_208                |    16|
|23    |      inst_sh_reg_5           |sh_reg_209                |    16|
|24    |      inst_sh_reg_6           |sh_reg_210                |    16|
|25    |      inst_sh_reg_7           |sh_reg_211                |    16|
|26    |      inst_sh_reg_8           |sh_reg_212                |    16|
|27    |      inst_sh_reg_9           |sh_reg_213                |    16|
|28    |      inst_sh_reg_r_1         |sh_reg_214                |   560|
|29    |    norm_inst_left            |wrapper_norm_182          |   217|
|30    |      my_div_inst_1           |my_wrapper_divider_188    |    58|
|31    |        my_divider_inst       |my_divider_191            |    54|
|32    |      my_div_inst_2           |my_wrapper_divider_189    |    58|
|33    |        my_divider_inst       |my_divider_190            |    54|
|34    |    norm_inst_right           |wrapper_norm_183          |   217|
|35    |      my_div_inst_1           |my_wrapper_divider_184    |    58|
|36    |        my_divider_inst       |my_divider_187            |    54|
|37    |      my_div_inst_2           |my_wrapper_divider_185    |    58|
|38    |        my_divider_inst       |my_divider_186            |    54|
|39    |  wrapper_norm_corr_10_inst_p |wrapper_norm_corr_10_0    |  3750|
|40    |    corr_5_inst               |wrapper_corr_10           |  3316|
|41    |      inst_corr_0             |corr_158                  |   228|
|42    |      inst_corr_1             |corr_159                  |   228|
|43    |      inst_corr_10            |corr_160                  |   228|
|44    |      inst_corr_2             |corr_161                  |   228|
|45    |      inst_corr_3             |corr_162                  |   228|
|46    |      inst_corr_4             |corr_163                  |   228|
|47    |      inst_corr_5             |corr_164                  |   228|
|48    |      inst_corr_6             |corr_165                  |   228|
|49    |      inst_corr_7             |corr_166                  |   228|
|50    |      inst_corr_8             |corr_167                  |   228|
|51    |      inst_corr_9             |corr_168                  |   228|
|52    |      inst_sh_reg_0           |sh_reg_169                |    60|
|53    |      inst_sh_reg_1           |sh_reg_170                |    16|
|54    |      inst_sh_reg_10          |sh_reg_171                |    44|
|55    |      inst_sh_reg_2           |sh_reg_172                |    16|
|56    |      inst_sh_reg_3           |sh_reg_173                |    16|
|57    |      inst_sh_reg_4           |sh_reg_174                |    16|
|58    |      inst_sh_reg_5           |sh_reg_175                |    16|
|59    |      inst_sh_reg_6           |sh_reg_176                |    16|
|60    |      inst_sh_reg_7           |sh_reg_177                |    16|
|61    |      inst_sh_reg_8           |sh_reg_178                |    16|
|62    |      inst_sh_reg_9           |sh_reg_179                |    16|
|63    |      inst_sh_reg_r_1         |sh_reg_180                |   560|
|64    |    norm_inst_left            |wrapper_norm_148          |   217|
|65    |      my_div_inst_1           |my_wrapper_divider_154    |    58|
|66    |        my_divider_inst       |my_divider_157            |    54|
|67    |      my_div_inst_2           |my_wrapper_divider_155    |    58|
|68    |        my_divider_inst       |my_divider_156            |    54|
|69    |    norm_inst_right           |wrapper_norm_149          |   217|
|70    |      my_div_inst_1           |my_wrapper_divider_150    |    58|
|71    |        my_divider_inst       |my_divider_153            |    54|
|72    |      my_div_inst_2           |my_wrapper_divider_151    |    58|
|73    |        my_divider_inst       |my_divider_152            |    54|
|74    |  wrapper_norm_corr_20_inst_n |wrapper_norm_corr_20      |  6750|
|75    |    corr_20_inst              |wrapper_corr_20_94        |  6316|
|76    |      inst_corr_0             |corr_105                  |   228|
|77    |      inst_corr_1             |corr_106                  |   228|
|78    |      inst_corr_10            |corr_107                  |   228|
|79    |      inst_corr_11            |corr_108                  |   228|
|80    |      inst_corr_12            |corr_109                  |   228|
|81    |      inst_corr_13            |corr_110                  |   228|
|82    |      inst_corr_14            |corr_111                  |   228|
|83    |      inst_corr_15            |corr_112                  |   228|
|84    |      inst_corr_16            |corr_113                  |   228|
|85    |      inst_corr_17            |corr_114                  |   228|
|86    |      inst_corr_18            |corr_115                  |   228|
|87    |      inst_corr_19            |corr_116                  |   228|
|88    |      inst_corr_2             |corr_117                  |   228|
|89    |      inst_corr_20            |corr_118                  |   228|
|90    |      inst_corr_3             |corr_119                  |   228|
|91    |      inst_corr_4             |corr_120                  |   228|
|92    |      inst_corr_5             |corr_121                  |   228|
|93    |      inst_corr_6             |corr_122                  |   228|
|94    |      inst_corr_7             |corr_123                  |   228|
|95    |      inst_corr_8             |corr_124                  |   228|
|96    |      inst_corr_9             |corr_125                  |   228|
|97    |      inst_sh_reg_0           |sh_reg_126                |    60|
|98    |      inst_sh_reg_1           |sh_reg_127                |    16|
|99    |      inst_sh_reg_10          |sh_reg_128                |    16|
|100   |      inst_sh_reg_11          |sh_reg_129                |    16|
|101   |      inst_sh_reg_12          |sh_reg_130                |    16|
|102   |      inst_sh_reg_13          |sh_reg_131                |    16|
|103   |      inst_sh_reg_14          |sh_reg_132                |    16|
|104   |      inst_sh_reg_15          |sh_reg_133                |    16|
|105   |      inst_sh_reg_16          |sh_reg_134                |    16|
|106   |      inst_sh_reg_17          |sh_reg_135                |    16|
|107   |      inst_sh_reg_18          |sh_reg_136                |    16|
|108   |      inst_sh_reg_19          |sh_reg_137                |    16|
|109   |      inst_sh_reg_2           |sh_reg_138                |    16|
|110   |      inst_sh_reg_20          |sh_reg_139                |    44|
|111   |      inst_sh_reg_3           |sh_reg_140                |    16|
|112   |      inst_sh_reg_4           |sh_reg_141                |    16|
|113   |      inst_sh_reg_5           |sh_reg_142                |    16|
|114   |      inst_sh_reg_6           |sh_reg_143                |    16|
|115   |      inst_sh_reg_7           |sh_reg_144                |    16|
|116   |      inst_sh_reg_8           |sh_reg_145                |    16|
|117   |      inst_sh_reg_9           |sh_reg_146                |    16|
|118   |      inst_sh_reg_r_1         |sh_reg_147                |  1120|
|119   |    norm_inst_left            |wrapper_norm_95           |   217|
|120   |      my_div_inst_1           |my_wrapper_divider_101    |    58|
|121   |        my_divider_inst       |my_divider_104            |    54|
|122   |      my_div_inst_2           |my_wrapper_divider_102    |    58|
|123   |        my_divider_inst       |my_divider_103            |    54|
|124   |    norm_inst_right           |wrapper_norm_96           |   217|
|125   |      my_div_inst_1           |my_wrapper_divider_97     |    58|
|126   |        my_divider_inst       |my_divider_100            |    54|
|127   |      my_div_inst_2           |my_wrapper_divider_98     |    58|
|128   |        my_divider_inst       |my_divider_99             |    54|
|129   |  wrapper_norm_corr_20_inst_p |wrapper_norm_corr_20_1    |  6750|
|130   |    corr_20_inst              |wrapper_corr_20           |  6316|
|131   |      inst_corr_0             |corr                      |   228|
|132   |      inst_corr_1             |corr_52                   |   228|
|133   |      inst_corr_10            |corr_53                   |   228|
|134   |      inst_corr_11            |corr_54                   |   228|
|135   |      inst_corr_12            |corr_55                   |   228|
|136   |      inst_corr_13            |corr_56                   |   228|
|137   |      inst_corr_14            |corr_57                   |   228|
|138   |      inst_corr_15            |corr_58                   |   228|
|139   |      inst_corr_16            |corr_59                   |   228|
|140   |      inst_corr_17            |corr_60                   |   228|
|141   |      inst_corr_18            |corr_61                   |   228|
|142   |      inst_corr_19            |corr_62                   |   228|
|143   |      inst_corr_2             |corr_63                   |   228|
|144   |      inst_corr_20            |corr_64                   |   228|
|145   |      inst_corr_3             |corr_65                   |   228|
|146   |      inst_corr_4             |corr_66                   |   228|
|147   |      inst_corr_5             |corr_67                   |   228|
|148   |      inst_corr_6             |corr_68                   |   228|
|149   |      inst_corr_7             |corr_69                   |   228|
|150   |      inst_corr_8             |corr_70                   |   228|
|151   |      inst_corr_9             |corr_71                   |   228|
|152   |      inst_sh_reg_0           |sh_reg_72                 |    60|
|153   |      inst_sh_reg_1           |sh_reg_73                 |    16|
|154   |      inst_sh_reg_10          |sh_reg_74                 |    16|
|155   |      inst_sh_reg_11          |sh_reg_75                 |    16|
|156   |      inst_sh_reg_12          |sh_reg_76                 |    16|
|157   |      inst_sh_reg_13          |sh_reg_77                 |    16|
|158   |      inst_sh_reg_14          |sh_reg_78                 |    16|
|159   |      inst_sh_reg_15          |sh_reg_79                 |    16|
|160   |      inst_sh_reg_16          |sh_reg_80                 |    16|
|161   |      inst_sh_reg_17          |sh_reg_81                 |    16|
|162   |      inst_sh_reg_18          |sh_reg_82                 |    16|
|163   |      inst_sh_reg_19          |sh_reg_83                 |    16|
|164   |      inst_sh_reg_2           |sh_reg_84                 |    16|
|165   |      inst_sh_reg_20          |sh_reg_85                 |    44|
|166   |      inst_sh_reg_3           |sh_reg_86                 |    16|
|167   |      inst_sh_reg_4           |sh_reg_87                 |    16|
|168   |      inst_sh_reg_5           |sh_reg_88                 |    16|
|169   |      inst_sh_reg_6           |sh_reg_89                 |    16|
|170   |      inst_sh_reg_7           |sh_reg_90                 |    16|
|171   |      inst_sh_reg_8           |sh_reg_91                 |    16|
|172   |      inst_sh_reg_9           |sh_reg_92                 |    16|
|173   |      inst_sh_reg_r_1         |sh_reg_93                 |  1120|
|174   |    norm_inst_left            |wrapper_norm              |   217|
|175   |      my_div_inst_1           |my_wrapper_divider_48     |    58|
|176   |        my_divider_inst       |my_divider_51             |    54|
|177   |      my_div_inst_2           |my_wrapper_divider_49     |    58|
|178   |        my_divider_inst       |my_divider_50             |    54|
|179   |    norm_inst_right           |wrapper_norm_43           |   217|
|180   |      my_div_inst_1           |my_wrapper_divider_44     |    58|
|181   |        my_divider_inst       |my_divider_47             |    54|
|182   |      my_div_inst_2           |my_wrapper_divider_45     |    58|
|183   |        my_divider_inst       |my_divider_46             |    54|
|184   |  wrapper_norm_corr_5_inst_n  |wrapper_norm_corr_5_seq   |  2154|
|185   |    corr_5_inst               |wrapper_corr_5_seq_20     |  1720|
|186   |      inst_corr_0             |corr_seq_31               |   268|
|187   |      inst_corr_1             |corr_seq_32               |   268|
|188   |      inst_corr_2             |corr_seq_33               |   268|
|189   |      inst_corr_3             |corr_seq_34               |   268|
|190   |      inst_corr_4             |corr_seq_35               |   268|
|191   |      inst_corr_5             |corr_seq_36               |   284|
|192   |      inst_sh_reg_0           |sh_reg_37                 |    16|
|193   |      inst_sh_reg_1           |sh_reg_38                 |    16|
|194   |      inst_sh_reg_2           |sh_reg_39                 |    16|
|195   |      inst_sh_reg_3           |sh_reg_40                 |    16|
|196   |      inst_sh_reg_4           |sh_reg_41                 |    16|
|197   |      inst_sh_reg_5           |sh_reg_42                 |    16|
|198   |    norm_inst_left            |wrapper_norm_seq_21       |   217|
|199   |      my_div_inst_1           |my_wrapper_divider_27     |    58|
|200   |        my_divider_inst       |my_divider_30             |    54|
|201   |      my_div_inst_2           |my_wrapper_divider_28     |    58|
|202   |        my_divider_inst       |my_divider_29             |    54|
|203   |    norm_inst_right           |wrapper_norm_seq_22       |   217|
|204   |      my_div_inst_1           |my_wrapper_divider_23     |    58|
|205   |        my_divider_inst       |my_divider_26             |    54|
|206   |      my_div_inst_2           |my_wrapper_divider_24     |    58|
|207   |        my_divider_inst       |my_divider_25             |    54|
|208   |  wrapper_norm_corr_5_inst_p  |wrapper_norm_corr_5_seq_2 |  2154|
|209   |    corr_5_inst               |wrapper_corr_5_seq        |  1720|
|210   |      inst_corr_0             |corr_seq                  |   268|
|211   |      inst_corr_1             |corr_seq_10               |   268|
|212   |      inst_corr_2             |corr_seq_11               |   268|
|213   |      inst_corr_3             |corr_seq_12               |   268|
|214   |      inst_corr_4             |corr_seq_13               |   268|
|215   |      inst_corr_5             |corr_seq_14               |   284|
|216   |      inst_sh_reg_0           |sh_reg                    |    16|
|217   |      inst_sh_reg_1           |sh_reg_15                 |    16|
|218   |      inst_sh_reg_2           |sh_reg_16                 |    16|
|219   |      inst_sh_reg_3           |sh_reg_17                 |    16|
|220   |      inst_sh_reg_4           |sh_reg_18                 |    16|
|221   |      inst_sh_reg_5           |sh_reg_19                 |    16|
|222   |    norm_inst_left            |wrapper_norm_seq          |   217|
|223   |      my_div_inst_1           |my_wrapper_divider_6      |    58|
|224   |        my_divider_inst       |my_divider_9              |    54|
|225   |      my_div_inst_2           |my_wrapper_divider_7      |    58|
|226   |        my_divider_inst       |my_divider_8              |    54|
|227   |    norm_inst_right           |wrapper_norm_seq_3        |   217|
|228   |      my_div_inst_1           |my_wrapper_divider        |    58|
|229   |        my_divider_inst       |my_divider_5              |    54|
|230   |      my_div_inst_2           |my_wrapper_divider_4      |    58|
|231   |        my_divider_inst       |my_divider                |    54|
+------+------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264653 ; free virtual = 440014
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2739.742 ; gain = 21.871 ; free physical = 264655 ; free virtual = 440015
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2739.746 ; gain = 21.871 ; free physical = 264654 ; free virtual = 440015
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2739.754 ; gain = 0.000 ; free physical = 264731 ; free virtual = 440092
INFO: [Netlist 29-17] Analyzing 2501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2739.754 ; gain = 0.000 ; free physical = 264646 ; free virtual = 440007
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 44f9dca9
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2739.754 ; gain = 22.012 ; free physical = 264800 ; free virtual = 440161
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/util_temp_sv_chip1_hierarchy_no_mem_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/timing_temp_sv_chip1_hierarchy_no_mem_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2983.195 ; gain = 243.441 ; free physical = 264306 ; free virtual = 439706
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/power_temp_sv_chip1_hierarchy_no_mem_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/stereovision1/power_temp_sv_chip1_hierarchy_no_mem_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3064.273 ; gain = 81.078 ; free physical = 264275 ; free virtual = 439675
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:38:45 2022...
real 107.48
user 97.15
sys 10.11
