set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Lab3_Part4.vo Lab3_Part4_v.sdo}}
	{{"Fast Model"} {Lab3_Part4_fast.vo Lab3_Part4_v_fast.sdo}}
}
