<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml mksuii_x.twx mksuii_x.ncd -o mksuii_x.twr mksuii_x.pcf -ucf
mksuii_x.ucf

</twCmdLine><twDesign>mksuii_x.ncd</twDesign><twDesignPath>mksuii_x.ncd</twDesignPath><twPCF>mksuii_x.pcf</twPCF><twPcfPath>mksuii_x.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff665"><twDevName>xc5vlx30t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-06-20, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_u_Glink_Clk125_o = PERIOD &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="9" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" locationPin="RAMB36_X1Y4.CLKARDCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_n = PERIOD &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="13" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="14" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" locationPin="RAMB36_X1Y4.CLKARDCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_p = PERIOD &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>4390</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1117</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.071</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (SLICE_X50Y62.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.929</twSlack><twSrc BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>5.723</twTotPathDel><twClkSkew dest = "1.246" src = "1.559">0.313</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000189</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>3.756</twRouteDel><twTotDel>5.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.050</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>4.879</twTotPathDel><twClkSkew dest = "1.246" src = "1.282">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N706</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N718</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.012</twRouteDel><twTotDel>4.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.150</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>4.787</twTotPathDel><twClkSkew dest = "1.246" src = "1.274">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N706</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N718</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>3.899</twRouteDel><twTotDel>4.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1 (SLICE_X50Y62.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.929</twSlack><twSrc BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twTotPathDel>5.723</twTotPathDel><twClkSkew dest = "1.246" src = "1.559">0.313</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000189</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>3.756</twRouteDel><twTotDel>5.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.050</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twTotPathDel>4.879</twTotPathDel><twClkSkew dest = "1.246" src = "1.282">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N706</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N718</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.012</twRouteDel><twTotDel>4.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.150</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twTotPathDel>4.787</twTotPathDel><twClkSkew dest = "1.246" src = "1.274">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N706</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N718</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>3.899</twRouteDel><twTotDel>4.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2 (SLICE_X50Y62.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.929</twSlack><twSrc BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twTotPathDel>5.723</twTotPathDel><twClkSkew dest = "1.246" src = "1.559">0.313</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000189</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>3.756</twRouteDel><twTotDel>5.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.050</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twTotPathDel>4.879</twTotPathDel><twClkSkew dest = "1.246" src = "1.282">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N706</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N718</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.012</twRouteDel><twTotDel>4.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.150</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twTotPathDel>4.787</twTotPathDel><twClkSkew dest = "1.246" src = "1.274">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N706</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N718</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1463</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>3.899</twRouteDel><twTotDel>4.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/tx_reset_0_i (SLICE_X58Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/tx_pre_reset_0_i_5</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/tx_reset_0_i</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.173" src = "0.136">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/tx_pre_reset_0_i_5</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/tx_reset_0_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X59Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>u_Glink/v5_emac_ll/tx_pre_reset_0_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>u_Glink/v5_emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y15.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_reset_0_i</twComp><twBEL>u_Glink/v5_emac_ll/tx_reset_0_i</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X1Y5.DIADIL1), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twSrc><twDest BELType="RAM">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.530</twTotPathDel><twClkSkew dest = "0.615" src = "0.466">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twSrc><twDest BELType='RAM'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X44Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;1&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y5.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y5.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (SLICE_X52Y70.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_4</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twDest><twTotPathDel>0.457</twTotPathDel><twClkSkew dest = "0.124" src = "0.115">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_4</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X53Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="42" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" locationPin="RAMB36_X1Y4.CLKARDCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_n = PERIOD &quot;CLK119MHZ_IN_n&quot; 119 MHz HIGH 50%;" ScopeName="">TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 119 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="45"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 119 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="46" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.403" period="8.403" constraintValue="4.201" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="47" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.403" period="8.403" constraintValue="4.201" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tbgper_I" slack="6.737" period="8.403" constraintValue="8.403" deviceLimit="1.666" freqLimit="600.240" physResource="u_clk119mhzbuf/I0" logResource="u_clk119mhzbuf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="CLK119MHZ"/></twPinLimitRpt></twConst><twConst anchorID="49" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_p = PERIOD &quot;CLK119MHZ_IN_p&quot; 119 MHz HIGH 50%;" ScopeName="">TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 119 MHz HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_7 (SLICE_X27Y20.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.718</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_0</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.500</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_0</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_clkDet/clk119Count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_lut&lt;0&gt;_INV_0</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.138</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>1.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.724</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_1</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.494</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_1</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_clkDet/clk119Count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;1&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.802</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_2</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.416</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_2</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_clkDet/clk119Count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;2&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_5 (SLICE_X27Y20.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.777</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_0</twSrc><twDest BELType="FF">u_clkDet/clk119Count_5</twDest><twTotPathDel>1.441</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_0</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_clkDet/clk119Count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_lut&lt;0&gt;_INV_0</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_5</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>1.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.783</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_1</twSrc><twDest BELType="FF">u_clkDet/clk119Count_5</twDest><twTotPathDel>1.435</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_1</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_clkDet/clk119Count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;1&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_5</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.861</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_2</twSrc><twDest BELType="FF">u_clkDet/clk119Count_5</twDest><twTotPathDel>1.357</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_2</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_clkDet/clk119Count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;2&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_5</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>73.2</twPctLog><twPctRoute>26.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_6 (SLICE_X27Y20.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.791</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_0</twSrc><twDest BELType="FF">u_clkDet/clk119Count_6</twDest><twTotPathDel>1.427</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_0</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_clkDet/clk119Count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_lut&lt;0&gt;_INV_0</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_6</twBEL></twPathDel><twLogDel>1.065</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>1.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.797</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_1</twSrc><twDest BELType="FF">u_clkDet/clk119Count_6</twDest><twTotPathDel>1.421</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_1</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_clkDet/clk119Count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;1&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_6</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>74.4</twPctLog><twPctRoute>25.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.875</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_2</twSrc><twDest BELType="FF">u_clkDet/clk119Count_6</twDest><twTotPathDel>1.343</twTotPathDel><twClkSkew dest = "1.145" src = "1.295">0.150</twClkSkew><twDelConst>8.403</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_2</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_clkDet/clk119Count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;2&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_6</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 119 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119WindowSr_1 (SLICE_X26Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">u_clkDet/clk119WindowSr_0</twSrc><twDest BELType="FF">u_clkDet/clk119WindowSr_1</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119WindowSr_0</twSrc><twDest BELType='FF'>u_clkDet/clk119WindowSr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X26Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Window (SLICE_X27Y24.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.552</twSlack><twSrc BELType="FF">u_clkDet/clk119Window</twSrc><twDest BELType="FF">u_clkDet/clk119Window</twDest><twTotPathDel>0.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119Window</twSrc><twDest BELType='FF'>u_clkDet/clk119Window</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X27Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>u_clkDet/clk119Window</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window_mux00001</twBEL><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Window (SLICE_X27Y24.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.609</twSlack><twSrc BELType="FF">u_clkDet/clk119WindowSr_2</twSrc><twDest BELType="FF">u_clkDet/clk119Window</twDest><twTotPathDel>0.604</twTotPathDel><twClkSkew dest = "0.146" src = "0.151">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119WindowSr_2</twSrc><twDest BELType='FF'>u_clkDet/clk119Window</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X26Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_clkDet/clk119Window</twComp><twBEL>u_clkDet/clk119Window_mux00001</twBEL><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">Clk119MhzBuf</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="74"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 119 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="75" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.403" period="8.403" constraintValue="4.201" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.403" period="8.403" constraintValue="4.201" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tbgper_I" slack="6.737" period="8.403" constraintValue="8.403" deviceLimit="1.666" freqLimit="600.240" physResource="u_clk119mhzbuf/I0" logResource="u_clk119mhzbuf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="CLK119MHZ"/></twPinLimitRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_N = PERIOD &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" ScopeName="">TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tdcmpc(Fdllhfmsmax)" slack="0.445" period="2.666" constraintValue="2.666" deviceLimit="2.221" freqLimit="450.248" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y3.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_u_FastADC_ADC_Clk = PERIOD &quot;u_FastADC/ADC_Clk&quot; 60 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 60 MHz HIGH 50%;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.837</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/DCMRst (SLICE_X25Y67.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.829</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.602</twTotPathDel><twClkSkew dest = "0.834" src = "1.034">0.200</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>2.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.140</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.291</twTotPathDel><twClkSkew dest = "0.834" src = "1.034">0.200</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.199</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.232</twTotPathDel><twClkSkew dest = "0.834" src = "1.034">0.200</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.141</twRouteDel><twTotDel>2.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_0 (SLICE_X22Y62.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.931</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.927</twRouteDel><twTotDel>1.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.934</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.697</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>1.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.138</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_1 (SLICE_X22Y62.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.931</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.927</twRouteDel><twTotDel>1.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.934</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.697</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>1.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.138</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 60 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_3 (SLICE_X22Y62.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.512</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twDest><twTotPathDel>0.512</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;3&gt;11</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_2 (SLICE_X22Y62.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twDest><twTotPathDel>0.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;2&gt;11</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_3 (SLICE_X22Y62.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.586</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X22Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.367</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;3&gt;11</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">u_FastADC/ADC_Clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 60 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="109" type="MINHIGHPULSE" name="Tospwh" slack="14.266" period="16.666" constraintValue="8.333" deviceLimit="1.200" physResource="u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR" logResource="u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR" locationPin="OLOGIC_X1Y122.SR" clockNet="Reset"/><twPinLimit anchorID="110" type="MINHIGHPULSE" name="Tospwh" slack="14.266" period="16.666" constraintValue="8.333" deviceLimit="1.200" physResource="u_FastADC/u_ad9228/FADC_Clk/SR" logResource="u_FastADC/u_ad9228/FADC_Clkoddr/SR" locationPin="OLOGIC_X1Y123.SR" clockNet="Reset"/><twPinLimit anchorID="111" type="MINLOWPULSE" name="Trpw" slack="15.612" period="16.666" constraintValue="8.333" deviceLimit="0.527" physResource="u_FastADC/u_BeamV/Status&lt;1&gt;/SR" logResource="u_FastADC/u_BeamV/Status_0/SR" locationPin="SLICE_X13Y17.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_u_Glink_Clk125_o = PERIOD &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;         TS_u_Glink_Clk125_o HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;
        TS_u_Glink_Clk125_o HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y18.CLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="116" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y25.CLK" clockNet="u_Glink/u_intf/Clock"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_n = PERIOD &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;         TS_MGTCLK1_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;
        TS_MGTCLK1_n HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y18.CLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y25.CLK" clockNet="u_Glink/u_intf/Clock"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_p = PERIOD &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;         TS_MGTCLK1_p HIGH 50%;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X51Y69.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.575</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>5.902</twTotPathDel><twClkSkew dest = "4.335" src = "1.679">-2.656</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.427</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>5.427</twRouteDel><twTotDel>5.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">u_Glink/u_intf/Clock</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X51Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.895</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>5.582</twTotPathDel><twClkSkew dest = "4.335" src = "1.679">-2.656</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.109</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>5.109</twRouteDel><twTotDel>5.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">u_Glink/u_intf/Clock</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X51Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.930</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twTotPathDel>5.547</twTotPathDel><twClkSkew dest = "4.335" src = "1.679">-2.656</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>5.087</twRouteDel><twTotDel>5.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">u_Glink/u_intf/Clock</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;
        TS_MGTCLK1_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X51Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>3.848</twTotPathDel><twClkSkew dest = "4.666" src = "1.567">-3.099</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X53Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.663</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>3.663</twRouteDel><twTotDel>3.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">u_Glink/u_intf/Clock</twDestClk><twPctLog>4.8</twPctLog><twPctRoute>95.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X51Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.705</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twTotPathDel>3.982</twTotPathDel><twClkSkew dest = "4.660" src = "1.562">-3.098</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.778</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>3.778</twRouteDel><twTotDel>3.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">u_Glink/u_intf/Clock</twDestClk><twPctLog>5.1</twPctLog><twPctRoute>94.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X51Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.790</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>4.067</twTotPathDel><twClkSkew dest = "4.660" src = "1.562">-3.098</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.865</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>3.865</twRouteDel><twTotDel>4.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">u_Glink/u_intf/Clock</twDestClk><twPctLog>5.0</twPctLog><twPctRoute>95.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;
        TS_MGTCLK1_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="136" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y18.CLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="138" type="MINPERIOD" name="Tdspper_P" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y25.CLK" clockNet="u_Glink/u_intf/Clock"/></twPinLimitRpt></twConst><twConst anchorID="139" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_n = PERIOD &quot;CLK119MHZ_IN_n&quot; 119 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;         TS_CLK119MHZ_IN_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;
        TS_CLK119MHZ_IN_n HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Tmon_DCLK" slack="4.403" period="8.403" constraintValue="8.403" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="142" type="MINPERIOD" name="Tdspper_P" slack="6.181" period="8.403" constraintValue="8.403" deviceLimit="2.222" freqLimit="450.045" physResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y18.CLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="143" type="MINPERIOD" name="Tdspper_P" slack="6.181" period="8.403" constraintValue="8.403" deviceLimit="2.222" freqLimit="450.045" physResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y25.CLK" clockNet="u_Glink/u_intf/Clock"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_p = PERIOD &quot;CLK119MHZ_IN_p&quot; 119 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;         TS_CLK119MHZ_IN_p HIGH 50%;</twConstName><twItemCnt>148954</twItemCnt><twErrCntSetup>66</twErrCntSetup><twErrCntEndPt>66</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21359</twEndPtCnt><twPathErrCnt>1555</twPathErrCnt><twMinPer>10.440</twMinPer></twConstHead><twPathRptBanner iPaths="163" iCriticalPaths="60" sType="EndPoint">Paths for end point u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC (SLICE_X44Y12.CX), 163 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.019</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_3</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twDest><twTotPathDel>5.120</twTotPathDel><twClkSkew dest = "0.469" src = "0.490">0.021</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_3</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y3.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_F</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N105</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>3.459</twRouteDel><twTotDel>5.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.755</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_2</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twDest><twTotPathDel>4.856</twTotPathDel><twClkSkew dest = "0.469" src = "0.490">0.021</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_2</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y3.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_G</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N105</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twBEL></twPathDel><twLogDel>1.664</twLogDel><twRouteDel>3.192</twRouteDel><twTotDel>4.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.707</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_4</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twDest><twTotPathDel>4.805</twTotPathDel><twClkSkew dest = "0.469" src = "0.493">0.024</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_4</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X38Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_5</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_4</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_G</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N105</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM16_RAMC</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>3.163</twRouteDel><twTotDel>4.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="163" iCriticalPaths="60" sType="EndPoint">Paths for end point u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC (SLICE_X44Y6.CX), 163 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.015</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_3</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twDest><twTotPathDel>5.118</twTotPathDel><twClkSkew dest = "0.471" src = "0.490">0.019</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_3</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y3.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_F</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N75</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>3.457</twRouteDel><twTotDel>5.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.751</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_2</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twDest><twTotPathDel>4.854</twTotPathDel><twClkSkew dest = "0.471" src = "0.490">0.019</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_2</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y3.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_G</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N75</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twBEL></twPathDel><twLogDel>1.664</twLogDel><twRouteDel>3.190</twRouteDel><twTotDel>4.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.703</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_4</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twDest><twTotPathDel>4.803</twTotPathDel><twClkSkew dest = "0.471" src = "0.493">0.022</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_4</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X38Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_5</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_4</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_G</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N75</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMC</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>4.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="163" iCriticalPaths="59" sType="EndPoint">Paths for end point u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC (SLICE_X44Y8.CX), 163 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.958</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_3</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twDest><twTotPathDel>5.052</twTotPathDel><twClkSkew dest = "0.462" src = "0.490">0.028</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_3</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y3.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_F</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N87</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>3.391</twRouteDel><twTotDel>5.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.694</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_2</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twDest><twTotPathDel>4.788</twTotPathDel><twClkSkew dest = "0.462" src = "0.490">0.028</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_2</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y3.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_3</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_G</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N87</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twBEL></twPathDel><twLogDel>1.664</twLogDel><twRouteDel>3.124</twRouteDel><twTotDel>4.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.646</twSlack><twSrc BELType="FF">u_Display/u_alu/ASCIIOut_4_4</twSrc><twDest BELType="RAM">u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twDest><twTotPathDel>4.737</twTotPathDel><twClkSkew dest = "0.462" src = "0.493">0.031</twClkSkew><twDelConst>4.202</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Display/u_alu/ASCIIOut_4_4</twSrc><twDest BELType='RAM'>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.201">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>SLICE_X38Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_5</twComp><twBEL>u_Display/u_alu/ASCIIOut_4_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>u_Display/u_alu/ASCIIOut_4_4</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0009&lt;2&gt;</twComp><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065_G</twBEL><twBEL>u_Display/u_Display_Mrom_Fifo_Din_mux00065</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>u_Display/u_Display/Fifo_Din_mux0006&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;100</twComp><twBEL>u_Display/u_Display/Fifo_Din&lt;5&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>u_Display/u_Display/Fifo_Din&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/N87</twComp><twBEL>u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM13_RAMC</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>3.095</twRouteDel><twTotDel>4.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;
        TS_CLK119MHZ_IN_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8 (SLICE_X10Y45.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="DSP">u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twSrc><twDest BELType="RAM">u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew dest = "0.599" src = "0.572">-0.027</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='DSP'>u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twSrc><twDest BELType='RAM'>u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>DSP48_X0Y18.P7</twSite><twDelType>Tdspcko_PP</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twComp><twBEL>u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>u_SLOWADC/Sum&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y45.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.258</twDelInfo><twComp>u_SLOWADC/AccDout&lt;1&gt;</twComp><twBEL>u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8</twBEL></twPathDel><twLogDel>-0.068</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>-30.2</twPctLog><twPctRoute>130.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram15 (SLICE_X10Y47.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="DSP">u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twSrc><twDest BELType="RAM">u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram15</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew dest = "0.585" src = "0.572">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='DSP'>u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twSrc><twDest BELType='RAM'>u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram15</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>DSP48_X0Y18.P14</twSite><twDelType>Tdspcko_PP</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twComp><twBEL>u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>u_SLOWADC/Sum&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.258</twDelInfo><twComp>u_SLOWADC/AccDout&lt;0&gt;</twComp><twBEL>u_SLOWADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram15</twBEL></twPathDel><twLogDel>-0.068</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>-30.2</twPctLog><twPctRoute>130.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_MonADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8 (SLICE_X10Y63.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="DSP">u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twSrc><twDest BELType="RAM">u_MonADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8</twDest><twTotPathDel>0.223</twTotPathDel><twClkSkew dest = "0.586" src = "0.576">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='DSP'>u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twSrc><twDest BELType='RAM'>u_MonADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X0Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Glink/u_intf/Clock</twSrcClk><twPathDel><twSite>DSP48_X0Y25.P7</twSite><twDelType>Tdspcko_PP</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twComp><twBEL>u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y63.AI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>u_MonADC/Sum&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y63.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.258</twDelInfo><twComp>u_MonADC/AccDout&lt;1&gt;</twComp><twBEL>u_MonADC/u_AccMem/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8</twBEL></twPathDel><twLogDel>-0.068</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.403">u_Glink/u_intf/Clock</twDestClk><twPctLog>-30.5</twPctLog><twPctRoute>130.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="169"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;
        TS_CLK119MHZ_IN_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="170" type="MINPERIOD" name="Tmon_DCLK" slack="4.403" period="8.403" constraintValue="8.403" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tdspper_P" slack="6.181" period="8.403" constraintValue="8.403" deviceLimit="2.222" freqLimit="450.045" physResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_SLOWADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y18.CLK" clockNet="u_Glink/u_intf/Clock"/><twPinLimit anchorID="172" type="MINPERIOD" name="Tdspper_P" slack="6.181" period="8.403" constraintValue="8.403" deviceLimit="2.222" freqLimit="450.045" physResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" logResource="u_MonADC/u_Adder/BU2/U0/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK" locationPin="DSP48_X0Y25.CLK" clockNet="u_Glink/u_intf/Clock"/></twPinLimitRpt></twConst><twConst anchorID="173" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_N = PERIOD &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE         2 ns HIGH 50%;</twConstName><twItemCnt>153</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>153</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.391</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/Beam_VSr_1 (SLICE_X12Y44.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/u_BeamVIn/BEAM_Viddr</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/Beam_VSr_1</twDest><twTotPathDel>2.190</twTotPathDel><twClkSkew dest = "1.176" src = "1.282">0.106</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/u_BeamVIn/BEAM_Viddr</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/Beam_VSr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y139.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_VQ1</twComp><twBEL>u_FastADC/u_ad9228/u_BeamVIn/BEAM_Viddr</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_VQ1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>u_ClkGen/Mcount_Clk2hzCntr_cy&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_VSr_1</twBEL></twPathDel><twLogDel>0.505</twLogDel><twRouteDel>1.685</twRouteDel><twTotDel>2.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/Beam_V_Data_11 (SLICE_X6Y29.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/Beam_V_Data_11</twDest><twTotPathDel>2.101</twTotPathDel><twClkSkew dest = "1.221" src = "1.296">0.075</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/Beam_V_Data_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X9Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp><twBEL>u_FastADC/u_ad9228/DataStrb</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_V_Data&lt;8&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_V_Data_11</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>1.422</twRouteDel><twTotDel>2.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/Beam_V_Data_10 (SLICE_X6Y29.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/Beam_V_Data_10</twDest><twTotPathDel>2.101</twTotPathDel><twClkSkew dest = "1.221" src = "1.296">0.075</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/Beam_V_Data_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X9Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp><twBEL>u_FastADC/u_ad9228/DataStrb</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_V_Data&lt;8&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_V_Data_10</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>1.422</twRouteDel><twTotDel>2.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE
        2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Reset_shift2 (SLICE_X21Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">Reset_shift1</twSrc><twDest BELType="FF">Reset_shift2</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Reset_shift1</twSrc><twDest BELType='FF'>Reset_shift2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X21Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Reset_shift4</twComp><twBEL>Reset_shift1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>Reset_shift1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Reset_shift4</twComp><twBEL>Reset_shift2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Reset_shift4 (SLICE_X21Y43.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">Reset_shift3</twSrc><twDest BELType="FF">Reset_shift4</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Reset_shift3</twSrc><twDest BELType='FF'>Reset_shift4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X21Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Reset_shift4</twComp><twBEL>Reset_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>Reset_shift3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Reset_shift4</twComp><twBEL>Reset_shift4</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/Beam_V_Data_9 (SLICE_X6Y29.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.608</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/Beam_VSr_9</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/Beam_V_Data_9</twDest><twTotPathDel>0.643</twTotPathDel><twClkSkew dest = "0.150" src = "0.115">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_FastADC/u_ad9228/Beam_VSr_9</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/Beam_V_Data_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X7Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_VSr&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_VSr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_VSr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_V_Data&lt;8&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_V_Data_9</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="186"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE
        2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="187" type="MINLOWPULSE" name="Twpl" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrb1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrb/CLK" locationPin="SLICE_X16Y56.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="188" type="MINHIGHPULSE" name="Twph" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrb1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrb/CLK" locationPin="SLICE_X16Y56.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="189" type="MINPERIOD" name="Tbgper_I" slack="1.000" period="2.666" constraintValue="2.666" deviceLimit="1.666" freqLimit="600.240" physResource="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0" logResource="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLK270_BUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="190"><twConstRollup name="TS_u_Glink_Clk125_o" fullName="TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF" fullName="TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;         TS_u_Glink_Clk125_o HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="191"><twConstRollup name="TS_MGTCLK1_n" fullName="TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_0" fullName="TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;         TS_MGTCLK1_n HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="192"><twConstRollup name="TS_MGTCLK1_p" fullName="TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="6.071" actualRollup="4.000" errors="0" errorRollup="0" items="4390" itemsRollup="18"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_1" fullName="TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;         TS_MGTCLK1_p HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="18" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="193"><twConstRollup name="TS_CLK119MHZ_IN_n" fullName="TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 119 MHz HIGH 50%;" type="origin" depth="0" requirement="8.403" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_2" fullName="TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;         TS_CLK119MHZ_IN_n HIGH 50%;" type="child" depth="1" requirement="8.403" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="194"><twConstRollup name="TS_CLK119MHZ_IN_p" fullName="TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 119 MHz HIGH 50%;" type="origin" depth="0" requirement="8.403" prefType="period" actual="4.000" actualRollup="10.440" errors="0" errorRollup="66" items="49" itemsRollup="148954"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_3" fullName="TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;         TS_CLK119MHZ_IN_p HIGH 50%;" type="child" depth="1" requirement="8.403" prefType="period" actual="10.440" actualRollup="N/A" errors="66" errorRollup="0" items="148954" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="6" anchorID="195"><twConstRollup name="TS_FADC_DATA_CLK_N" fullName="TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" type="origin" depth="0" requirement="2.667" prefType="period" actual="2.300" actualRollup="2.391" errors="0" errorRollup="0" items="0" itemsRollup="153"/><twConstRollup name="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF" fullName="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE         2 ns HIGH 50%;" type="child" depth="1" requirement="2.667" prefType="period" actual="2.391" actualRollup="N/A" errors="0" errorRollup="0" items="153" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="196">1</twUnmetConstCnt><twDataSheet anchorID="197" twNameLen="15"><twClk2SUList anchorID="198" twDestWidth="14"><twDest>CLK119MHZ_IN_n</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="199" twDestWidth="14"><twDest>CLK119MHZ_IN_p</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="200" twDestWidth="15"><twDest>FADC_DATA_CLK_N</twDest><twClk2SU><twSrc>FADC_DATA_CLK_N</twSrc><twRiseRise>2.391</twRiseRise></twClk2SU><twClk2SU><twSrc>FADC_DATA_CLK_P</twSrc><twRiseRise>2.391</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="201" twDestWidth="15"><twDest>FADC_DATA_CLK_P</twDest><twClk2SU><twSrc>FADC_DATA_CLK_N</twSrc><twRiseRise>2.391</twRiseRise></twClk2SU><twClk2SU><twSrc>FADC_DATA_CLK_P</twSrc><twRiseRise>2.391</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="202" twDestWidth="14"><twDest>MGTCLK1_n</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="203" twDestWidth="14"><twDest>MGTCLK1_p</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>8.262</twRiseRise><twFallRise>5.221</twFallRise><twRiseFall>3.517</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="204"><twErrCnt>66</twErrCnt><twScore>30767</twScore><twSetupScore>30767</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>153594</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>29942</twConnCnt></twConstCov><twStats anchorID="205"><twMinPer>10.440</twMinPer><twFootnote number="1" /><twMaxFreq>95.785</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Aug 22 10:53:35 2011 </twTimestamp></twFoot><twClientInfo anchorID="206"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 312 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
