Timing Analyzer report for PC
Sat Mar 16 04:24:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clk'
 13. Slow 1200mV 85C Model Hold: 'Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'Clk'
 22. Slow 1200mV 0C Model Hold: 'Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'Clk'
 30. Fast 1200mV 0C Model Hold: 'Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PC                                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 336.59 MHz ; 250.0 MHz       ; Clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clk   ; -1.971 ; -26.827            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clk   ; 1.075 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; Clk   ; -3.000 ; -23.560                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.971 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.888      ;
; -1.953 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.080     ; 2.871      ;
; -1.944 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.341      ; 3.283      ;
; -1.930 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.521     ; 2.407      ;
; -1.926 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.342      ; 3.266      ;
; -1.924 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.823      ;
; -1.913 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.521     ; 2.390      ;
; -1.911 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.810      ;
; -1.908 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.827      ;
; -1.902 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.243      ;
; -1.891 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.810      ;
; -1.889 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.230      ;
; -1.839 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.758      ;
; -1.815 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.732      ;
; -1.812 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.153      ;
; -1.809 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.728      ;
; -1.809 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.341      ; 3.148      ;
; -1.806 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.080     ; 2.724      ;
; -1.803 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.144      ;
; -1.800 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.342      ; 3.140      ;
; -1.798 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.098     ; 2.698      ;
; -1.797 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.714      ;
; -1.792 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.711      ;
; -1.790 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.131      ;
; -1.776 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 3.118      ;
; -1.770 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; -0.098     ; 2.670      ;
; -1.755 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.674      ;
; -1.748 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 3.090      ;
; -1.728 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.069      ;
; -1.704 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.083     ; 2.619      ;
; -1.699 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.083     ; 2.614      ;
; -1.698 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.615      ;
; -1.697 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.616      ;
; -1.696 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.595      ;
; -1.695 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.082     ; 2.611      ;
; -1.691 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.032      ;
; -1.683 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.342      ; 3.023      ;
; -1.681 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.082     ; 2.597      ;
; -1.680 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.342      ; 3.020      ;
; -1.678 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.083     ; 2.593      ;
; -1.677 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 3.019      ;
; -1.674 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.015      ;
; -1.662 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.581      ;
; -1.662 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 3.003      ;
; -1.661 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.560      ;
; -1.660 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.082     ; 2.576      ;
; -1.656 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 2.997      ;
; -1.655 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.342      ; 2.995      ;
; -1.649 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.991      ;
; -1.648 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.547      ;
; -1.646 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 2.987      ;
; -1.645 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.564      ;
; -1.643 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 2.984      ;
; -1.639 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.556      ;
; -1.635 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.552      ;
; -1.623 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; -0.098     ; 2.523      ;
; -1.618 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.535      ;
; -1.614 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.531      ;
; -1.612 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.511      ;
; -1.604 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.523      ;
; -1.601 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.943      ;
; -1.597 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.516      ;
; -1.591 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 2.932      ;
; -1.586 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.503      ;
; -1.577 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 2.918      ;
; -1.577 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.476      ;
; -1.575 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.098     ; 2.475      ;
; -1.570 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.341      ; 2.909      ;
; -1.567 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.484      ;
; -1.565 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.907      ;
; -1.557 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.341      ; 2.896      ;
; -1.555 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.342      ; 2.895      ;
; -1.551 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.468      ;
; -1.548 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.890      ;
; -1.546 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.463      ;
; -1.546 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.083     ; 2.461      ;
; -1.542 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.083     ; 2.457      ;
; -1.540 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.879      ;
; -1.537 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.343      ; 2.878      ;
; -1.537 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.082     ; 2.453      ;
; -1.535 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.098     ; 2.435      ;
; -1.533 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.082     ; 2.449      ;
; -1.530 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.872      ;
; -1.515 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.432      ;
; -1.503 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.845      ;
; -1.502 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.844      ;
; -1.502 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.844      ;
; -1.486 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.403      ;
; -1.483 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.400      ;
; -1.470 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.099     ; 2.369      ;
; -1.465 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.807      ;
; -1.464 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.806      ;
; -1.461 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.081     ; 2.378      ;
; -1.451 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.098     ; 2.351      ;
; -1.445 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.079     ; 2.364      ;
; -1.444 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.342      ; 2.784      ;
; -1.439 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.343      ; 2.780      ;
; -1.437 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.344      ; 2.779      ;
; -1.435 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 1.000        ; -0.083     ; 2.350      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.075 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.359      ;
; 1.316 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.600      ;
; 1.336 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.603      ;
; 1.347 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.614      ;
; 1.358 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.642      ;
; 1.362 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.069      ;
; 1.365 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.072      ;
; 1.368 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.635      ;
; 1.371 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.638      ;
; 1.374 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.641      ;
; 1.391 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.098      ;
; 1.406 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.115      ;
; 1.413 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.697      ;
; 1.449 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.716      ;
; 1.455 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.739      ;
; 1.498 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.782      ;
; 1.498 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.765      ;
; 1.498 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.207      ;
; 1.501 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.210      ;
; 1.502 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.211      ;
; 1.512 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.520      ; 2.218      ;
; 1.527 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.236      ;
; 1.536 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.243      ;
; 1.550 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.257      ;
; 1.552 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.261      ;
; 1.564 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.831      ;
; 1.569 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.836      ;
; 1.576 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.283      ;
; 1.605 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.314      ;
; 1.608 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.317      ;
; 1.616 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.900      ;
; 1.630 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.896      ;
; 1.632 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.341      ;
; 1.634 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.343      ;
; 1.637 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.921      ;
; 1.637 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.520      ; 2.343      ;
; 1.642 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.351      ;
; 1.644 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.353      ;
; 1.645 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.929      ;
; 1.647 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.356      ;
; 1.647 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.079      ; 1.912      ;
; 1.648 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.356      ;
; 1.655 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.923      ;
; 1.658 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.925      ;
; 1.673 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.382      ;
; 1.675 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.942      ;
; 1.676 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.943      ;
; 1.683 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 1.967      ;
; 1.683 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.950      ;
; 1.685 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.097      ; 1.968      ;
; 1.689 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.083      ; 1.958      ;
; 1.689 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.956      ;
; 1.693 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.960      ;
; 1.697 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.520      ; 2.403      ;
; 1.724 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.433      ;
; 1.727 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.436      ;
; 1.728 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 1.995      ;
; 1.734 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.443      ;
; 1.740 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.448      ;
; 1.749 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.458      ;
; 1.752 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.461      ;
; 1.753 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.462      ;
; 1.755 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.463      ;
; 1.757 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.464      ;
; 1.758 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.097      ; 2.041      ;
; 1.761 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.028      ;
; 1.763 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.080      ; 2.029      ;
; 1.764 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.031      ;
; 1.766 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.097      ; 2.049      ;
; 1.766 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.080      ; 2.032      ;
; 1.773 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.040      ;
; 1.774 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.482      ;
; 1.778 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.045      ;
; 1.778 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.487      ;
; 1.780 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.045      ;
; 1.783 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.048      ;
; 1.789 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.520      ; 2.495      ;
; 1.794 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.502      ;
; 1.796 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.083      ; 2.065      ;
; 1.798 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.065      ;
; 1.808 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.075      ;
; 1.811 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.097      ; 2.094      ;
; 1.812 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.083      ; 2.081      ;
; 1.830 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.539      ;
; 1.832 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.540      ;
; 1.833 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.542      ;
; 1.833 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.100      ;
; 1.835 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.083      ; 2.104      ;
; 1.835 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.543      ;
; 1.849 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.556      ;
; 1.852 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.559      ;
; 1.859 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.523      ; 2.568      ;
; 1.860 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 2.144      ;
; 1.861 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.569      ;
; 1.863 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.098      ; 2.147      ;
; 1.873 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.581      ;
; 1.874 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.522      ; 2.582      ;
; 1.878 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.097      ; 2.161      ;
; 1.878 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.521      ; 2.585      ;
; 1.879 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.146      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 369.41 MHz ; 250.0 MHz       ; Clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -1.707 ; -22.875           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.981 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -23.560                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.707 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.634      ;
; -1.689 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.298      ; 2.986      ;
; -1.689 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.071     ; 2.617      ;
; -1.671 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.299      ; 2.969      ;
; -1.641 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.459     ; 2.181      ;
; -1.635 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.545      ;
; -1.620 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.549      ;
; -1.614 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.913      ;
; -1.607 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.459     ; 2.147      ;
; -1.591 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.520      ;
; -1.589 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.499      ;
; -1.586 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.515      ;
; -1.573 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.872      ;
; -1.568 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.867      ;
; -1.544 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.471      ;
; -1.538 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.298      ; 2.835      ;
; -1.532 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.461      ;
; -1.530 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.071     ; 2.458      ;
; -1.526 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.088     ; 2.437      ;
; -1.526 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.825      ;
; -1.524 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.299      ; 2.822      ;
; -1.523 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.452      ;
; -1.520 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.447      ;
; -1.505 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; -0.088     ; 2.416      ;
; -1.505 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.804      ;
; -1.505 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.805      ;
; -1.498 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.427      ;
; -1.484 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.784      ;
; -1.480 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.779      ;
; -1.469 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.379      ;
; -1.464 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.074     ; 2.389      ;
; -1.452 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.299      ; 2.750      ;
; -1.451 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.074     ; 2.376      ;
; -1.446 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 2.372      ;
; -1.444 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.074     ; 2.369      ;
; -1.436 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.365      ;
; -1.434 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.733      ;
; -1.433 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 2.359      ;
; -1.432 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.359      ;
; -1.430 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.729      ;
; -1.430 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 2.356      ;
; -1.429 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.299      ; 2.727      ;
; -1.417 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.717      ;
; -1.415 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.714      ;
; -1.408 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.299      ; 2.706      ;
; -1.402 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.312      ;
; -1.402 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.331      ;
; -1.399 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.309      ;
; -1.396 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.695      ;
; -1.396 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.696      ;
; -1.394 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.693      ;
; -1.388 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.317      ;
; -1.381 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.308      ;
; -1.381 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.308      ;
; -1.370 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.669      ;
; -1.368 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.297      ;
; -1.356 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.266      ;
; -1.352 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; -0.088     ; 2.263      ;
; -1.350 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.649      ;
; -1.349 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.299      ; 2.647      ;
; -1.349 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.070     ; 2.278      ;
; -1.348 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.275      ;
; -1.343 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.642      ;
; -1.343 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.270      ;
; -1.336 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.263      ;
; -1.336 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.636      ;
; -1.335 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.262      ;
; -1.331 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.631      ;
; -1.331 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.300      ; 2.630      ;
; -1.330 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.240      ;
; -1.330 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.257      ;
; -1.325 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.087     ; 2.237      ;
; -1.322 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.298      ; 2.619      ;
; -1.321 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.621      ;
; -1.305 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.074     ; 2.230      ;
; -1.305 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.074     ; 2.230      ;
; -1.302 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.229      ;
; -1.300 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.600      ;
; -1.295 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.298      ; 2.592      ;
; -1.293 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.088     ; 2.204      ;
; -1.293 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.220      ;
; -1.291 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 2.217      ;
; -1.291 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 2.217      ;
; -1.287 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.587      ;
; -1.280 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.207      ;
; -1.268 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.568      ;
; -1.266 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.566      ;
; -1.261 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.188      ;
; -1.255 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.182      ;
; -1.249 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.072     ; 2.176      ;
; -1.243 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.298      ; 2.540      ;
; -1.243 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.543      ;
; -1.234 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.089     ; 2.144      ;
; -1.234 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.534      ;
; -1.233 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 1.000        ; -0.074     ; 2.158      ;
; -1.233 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.533      ;
; -1.232 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; -0.088     ; 2.143      ;
; -1.228 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.301      ; 2.528      ;
; -1.221 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.088     ; 2.132      ;
; -1.215 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 1.000        ; -0.073     ; 2.141      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.981 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.087      ; 1.239      ;
; 1.200 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.459      ;
; 1.202 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.445      ;
; 1.210 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.469      ;
; 1.221 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.464      ;
; 1.228 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 1.858      ;
; 1.229 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.472      ;
; 1.229 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.472      ;
; 1.230 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.473      ;
; 1.268 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 1.898      ;
; 1.278 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.910      ;
; 1.281 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 1.911      ;
; 1.314 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.573      ;
; 1.338 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.597      ;
; 1.342 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.585      ;
; 1.351 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.983      ;
; 1.360 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.992      ;
; 1.364 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.607      ;
; 1.364 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 1.994      ;
; 1.377 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.457      ; 2.005      ;
; 1.380 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.087      ; 1.638      ;
; 1.389 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.021      ;
; 1.400 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.643      ;
; 1.402 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.034      ;
; 1.416 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.048      ;
; 1.430 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.673      ;
; 1.433 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.065      ;
; 1.440 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.070      ;
; 1.453 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.083      ;
; 1.460 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.719      ;
; 1.475 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.717      ;
; 1.480 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.457      ; 2.108      ;
; 1.481 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.740      ;
; 1.481 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.113      ;
; 1.483 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.115      ;
; 1.484 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.116      ;
; 1.486 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.745      ;
; 1.489 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.121      ;
; 1.493 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.070      ; 1.734      ;
; 1.496 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.740      ;
; 1.496 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.128      ;
; 1.498 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.128      ;
; 1.501 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.744      ;
; 1.505 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.748      ;
; 1.509 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.752      ;
; 1.517 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.149      ;
; 1.530 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.087      ; 1.788      ;
; 1.530 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.086      ; 1.787      ;
; 1.530 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.162      ;
; 1.531 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.774      ;
; 1.534 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.777      ;
; 1.536 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 1.781      ;
; 1.537 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.780      ;
; 1.549 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.457      ; 2.177      ;
; 1.554 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.186      ;
; 1.557 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.189      ;
; 1.566 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.198      ;
; 1.568 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.811      ;
; 1.574 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.460      ; 2.205      ;
; 1.580 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.212      ;
; 1.590 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.086      ; 1.847      ;
; 1.592 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.222      ;
; 1.592 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.222      ;
; 1.593 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.225      ;
; 1.594 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.836      ;
; 1.595 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.086      ; 1.852      ;
; 1.595 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.838      ;
; 1.602 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.845      ;
; 1.603 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.233      ;
; 1.605 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.848      ;
; 1.610 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.242      ;
; 1.612 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.070      ; 1.853      ;
; 1.613 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.856      ;
; 1.616 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.457      ; 2.244      ;
; 1.623 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.255      ;
; 1.624 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.866      ;
; 1.625 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.868      ;
; 1.626 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.256      ;
; 1.628 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.074      ; 1.873      ;
; 1.630 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 1.875      ;
; 1.631 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.874      ;
; 1.635 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.086      ; 1.892      ;
; 1.639 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.271      ;
; 1.642 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.070      ; 1.883      ;
; 1.647 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.460      ; 2.278      ;
; 1.661 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.904      ;
; 1.663 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.088      ; 1.922      ;
; 1.664 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 1.909      ;
; 1.665 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.295      ;
; 1.673 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.460      ; 2.304      ;
; 1.674 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.306      ;
; 1.685 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.315      ;
; 1.686 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.460      ; 2.317      ;
; 1.687 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.930      ;
; 1.687 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.461      ; 2.319      ;
; 1.689 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.319      ;
; 1.691 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.459      ; 2.321      ;
; 1.693 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.086      ; 1.950      ;
; 1.695 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.937      ;
; 1.698 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 1.941      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -0.463 ; -4.900            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.477 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -20.804                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.463 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.276     ; 1.174      ;
; -0.451 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.383      ;
; -0.446 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.276     ; 1.157      ;
; -0.445 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.388      ;
; -0.438 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.370      ;
; -0.433 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.597      ;
; -0.428 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.371      ;
; -0.425 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.367      ;
; -0.420 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.584      ;
; -0.419 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.361      ;
; -0.413 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.176      ; 1.576      ;
; -0.407 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.176      ; 1.570      ;
; -0.395 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.338      ;
; -0.383 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.547      ;
; -0.378 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.321      ;
; -0.378 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.320      ;
; -0.378 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.320      ;
; -0.372 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.054     ; 1.305      ;
; -0.370 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.534      ;
; -0.370 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.176      ; 1.533      ;
; -0.370 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.176      ; 1.533      ;
; -0.368 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.310      ;
; -0.366 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; -0.054     ; 1.299      ;
; -0.358 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.301      ;
; -0.354 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.519      ;
; -0.348 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.513      ;
; -0.346 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.510      ;
; -0.321 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.264      ;
; -0.318 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.260      ;
; -0.318 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.259      ;
; -0.318 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.259      ;
; -0.316 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.259      ;
; -0.314 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.246      ;
; -0.310 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; -0.054     ; 1.243      ;
; -0.309 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.473      ;
; -0.309 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.252      ;
; -0.308 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.472      ;
; -0.304 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.247      ;
; -0.304 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.469      ;
; -0.304 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.468      ;
; -0.304 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.468      ;
; -0.303 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.245      ;
; -0.301 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.233      ;
; -0.298 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.463      ;
; -0.298 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.462      ;
; -0.298 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.462      ;
; -0.297 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.461      ;
; -0.296 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.460      ;
; -0.295 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.237      ;
; -0.293 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.225      ;
; -0.292 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.457      ;
; -0.291 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.233      ;
; -0.288 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.230      ;
; -0.283 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.224      ;
; -0.277 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.218      ;
; -0.275 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.216      ;
; -0.272 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.436      ;
; -0.269 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.210      ;
; -0.266 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.430      ;
; -0.265 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.176      ; 1.428      ;
; -0.264 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.207      ;
; -0.257 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.054     ; 1.190      ;
; -0.256 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.420      ;
; -0.256 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.198      ;
; -0.255 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.187      ;
; -0.253 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.195      ;
; -0.252 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.176      ; 1.415      ;
; -0.244 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.186      ;
; -0.242 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.407      ;
; -0.242 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.407      ;
; -0.241 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.182      ;
; -0.241 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.182      ;
; -0.240 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.172      ;
; -0.238 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.180      ;
; -0.238 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.179      ;
; -0.238 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.046     ; 1.179      ;
; -0.236 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.401      ;
; -0.235 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.054     ; 1.168      ;
; -0.232 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.397      ;
; -0.230 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.395      ;
; -0.229 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.172      ;
; -0.224 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.389      ;
; -0.217 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.381      ;
; -0.216 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.158      ;
; -0.212 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.376      ;
; -0.208 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.150      ;
; -0.206 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.370      ;
; -0.205 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.370      ;
; -0.204 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.146      ;
; -0.202 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.134      ;
; -0.191 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 1.000        ; -0.044     ; 1.134      ;
; -0.190 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.355      ;
; -0.189 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; -0.054     ; 1.122      ;
; -0.186 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.350      ;
; -0.184 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.349      ;
; -0.183 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.347      ;
; -0.182 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.347      ;
; -0.180 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 1.000        ; 0.177      ; 1.344      ;
; -0.176 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 1.000        ; -0.045     ; 1.118      ;
; -0.168 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 1.000        ; 0.178      ; 1.333      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.477 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.615      ;
; 0.578 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.716      ;
; 0.580 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 0.940      ;
; 0.589 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.718      ;
; 0.590 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.728      ;
; 0.592 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.721      ;
; 0.593 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.277      ; 0.954      ;
; 0.593 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 0.953      ;
; 0.594 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 0.954      ;
; 0.598 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.727      ;
; 0.602 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.731      ;
; 0.603 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.732      ;
; 0.627 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.765      ;
; 0.638 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.776      ;
; 0.642 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.771      ;
; 0.644 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.005      ;
; 0.651 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.012      ;
; 0.658 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.796      ;
; 0.658 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.787      ;
; 0.658 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.018      ;
; 0.659 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.275      ; 1.018      ;
; 0.664 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.025      ;
; 0.665 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.026      ;
; 0.669 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.030      ;
; 0.671 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.031      ;
; 0.672 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.032      ;
; 0.689 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.818      ;
; 0.702 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.063      ;
; 0.715 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.076      ;
; 0.716 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.077      ;
; 0.717 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.078      ;
; 0.719 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.275      ; 1.078      ;
; 0.719 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.080      ;
; 0.725 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.863      ;
; 0.727 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.088      ;
; 0.730 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.090      ;
; 0.732 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.861      ;
; 0.735 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.873      ;
; 0.736 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.874      ;
; 0.737 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.275      ; 1.096      ;
; 0.740 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.869      ;
; 0.740 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.101      ;
; 0.741 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.102      ;
; 0.744 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.882      ;
; 0.745 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.874      ;
; 0.746 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.044      ; 0.874      ;
; 0.746 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.875      ;
; 0.748 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.877      ;
; 0.748 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.877      ;
; 0.750 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.053      ; 0.887      ;
; 0.750 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Clk          ; Clk         ; 0.000        ; 0.044      ; 0.878      ;
; 0.755 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.046      ; 0.885      ;
; 0.757 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.886      ;
; 0.769 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.898      ;
; 0.770 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.131      ;
; 0.773 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.902      ;
; 0.775 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.136      ;
; 0.777 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.138      ;
; 0.778 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.138      ;
; 0.781 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.141      ;
; 0.782 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.142      ;
; 0.788 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.149      ;
; 0.789 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.150      ;
; 0.790 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.919      ;
; 0.790 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.053      ; 0.927      ;
; 0.790 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.150      ;
; 0.790 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.151      ;
; 0.791 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.152      ;
; 0.797 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.275      ; 1.156      ;
; 0.798 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.044      ; 0.926      ;
; 0.799 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.928      ;
; 0.801 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.053      ; 0.938      ;
; 0.802 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.931      ;
; 0.802 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Clk          ; Clk         ; 0.000        ; 0.044      ; 0.930      ;
; 0.806 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.046      ; 0.936      ;
; 0.806 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.166      ;
; 0.807 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.044      ; 0.935      ;
; 0.810 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.053      ; 0.947      ;
; 0.811 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Clk          ; Clk         ; 0.000        ; 0.044      ; 0.939      ;
; 0.817 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.946      ;
; 0.819 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.948      ;
; 0.821 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.950      ;
; 0.823 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.952      ;
; 0.828 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_7|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_10|Q ; Clk          ; Clk         ; 0.000        ; 0.046      ; 0.958      ;
; 0.828 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.189      ;
; 0.831 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_5|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_9|Q  ; Clk          ; Clk         ; 0.000        ; 0.046      ; 0.961      ;
; 0.836 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.196      ;
; 0.840 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.200      ;
; 0.841 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.202      ;
; 0.841 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_6|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.201      ;
; 0.842 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_11|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.980      ;
; 0.842 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.277      ; 1.203      ;
; 0.849 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.209      ;
; 0.850 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_14|Q ; Clk          ; Clk         ; 0.000        ; 0.053      ; 0.987      ;
; 0.850 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_0|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.210      ;
; 0.853 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.213      ;
; 0.854 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_3|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_15|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.214      ;
; 0.854 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_1|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_13|Q ; Clk          ; Clk         ; 0.000        ; 0.276      ; 1.214      ;
; 0.855 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_8|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_12|Q ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.993      ;
; 0.855 ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_2|Q  ; Negedge_DSwitch_16Reg:PC_Reg|Negedge_DSwitch:Switch_4|Q  ; Clk          ; Clk         ; 0.000        ; 0.045      ; 0.984      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.971  ; 0.477 ; N/A      ; N/A     ; -3.000              ;
;  Clk             ; -1.971  ; 0.477 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -26.827 ; 0.0   ; 0.0      ; 0.0     ; -23.56              ;
;  Clk             ; -26.827 ; 0.000 ; N/A      ; N/A     ; -23.560             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Control[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Control[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Load_PC                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Bus[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCMUX_Adder[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PC[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PC[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 0        ; 0        ; 0        ; 136      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 0        ; 0        ; 0        ; 136      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; Clk    ; Clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; Load_PC          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Control[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Control[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; PC[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; Load_PC          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Adder[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Bus[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Control[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCMUX_Control[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; PC[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 16 04:24:49 2019
Info: Command: quartus_sta PC -c PC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.971             -26.827 Clk 
Info (332146): Worst-case hold slack is 1.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.075               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.560 Clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.707             -22.875 Clk 
Info (332146): Worst-case hold slack is 0.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.981               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.560 Clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.463              -4.900 Clk 
Info (332146): Worst-case hold slack is 0.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.477               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.804 Clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Sat Mar 16 04:24:51 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


