

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 23 01:06:11 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   50|   50|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.78>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_in_7_load = load double* @data_in_7, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 52 'load' 'data_in_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [6/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 53 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.23>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%data_in_8_load = load double* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 54 'load' 'data_in_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [5/5] (8.23ns)   --->   "%acc_1 = fadd double %data_in_8_load, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 55 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store double %data_in_7_load, double* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [5/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 57 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.23>
ST_3 : Operation 58 [4/5] (8.23ns)   --->   "%acc_1 = fadd double %data_in_8_load, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 58 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [4/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 59 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.23>
ST_4 : Operation 60 [3/5] (8.23ns)   --->   "%acc_1 = fadd double %data_in_8_load, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 60 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [3/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 61 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.23>
ST_5 : Operation 62 [2/5] (8.23ns)   --->   "%acc_1 = fadd double %data_in_8_load, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 62 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [2/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 63 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 64 [1/5] (8.23ns)   --->   "%acc_1 = fadd double %data_in_8_load, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 64 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 65 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%data_in_6_load = load double* @data_in_6, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 66 'load' 'data_in_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "store double %data_in_6_load, double* @data_in_7, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [6/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 68 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 69 [5/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 69 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [5/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 70 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.23>
ST_8 : Operation 71 [4/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 71 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [4/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 72 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.23>
ST_9 : Operation 73 [3/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 73 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [3/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 74 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.23>
ST_10 : Operation 75 [2/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 75 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [2/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 76 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 77 [1/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 77 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 78 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%data_in_5_load = load double* @data_in_5, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 79 'load' 'data_in_5_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "store double %data_in_5_load, double* @data_in_6, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [6/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 81 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.23>
ST_12 : Operation 82 [5/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 82 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [5/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 83 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 84 [4/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 84 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [4/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 85 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.23>
ST_14 : Operation 86 [3/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 86 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [3/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 87 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.23>
ST_15 : Operation 88 [2/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 88 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [2/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 89 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.23>
ST_16 : Operation 90 [1/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 90 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 91 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 92 [5/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 92 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 93 [4/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 93 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 94 [3/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 94 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 95 [2/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 95 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 96 [1/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 96 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%data_in_3_load = load double* @data_in_3, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 97 'load' 'data_in_3_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 98 [6/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, 5.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 98 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%data_in_4_load = load double* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 99 'load' 'data_in_4_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "store double %data_in_4_load, double* @data_in_5, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [5/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %data_in_4_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 101 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "store double %data_in_3_load, double* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [5/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, 5.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 103 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.23>
ST_23 : Operation 104 [4/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %data_in_4_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 104 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [4/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, 5.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 105 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 106 [3/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %data_in_4_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 106 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 107 [3/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, 5.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 107 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.23>
ST_25 : Operation 108 [2/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %data_in_4_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 108 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 109 [2/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, 5.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 109 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.23>
ST_26 : Operation 110 [1/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %data_in_4_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 110 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, 5.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 111 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%data_in_2_load = load double* @data_in_2, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 112 'load' 'data_in_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "store double %data_in_2_load, double* @data_in_3, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 113 'store' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [6/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 114 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.23>
ST_27 : Operation 115 [5/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 115 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 116 [5/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 116 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.23>
ST_28 : Operation 117 [4/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 117 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 118 [4/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 118 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.23>
ST_29 : Operation 119 [3/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 119 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 120 [3/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 120 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.23>
ST_30 : Operation 121 [2/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 121 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 122 [2/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 122 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.23>
ST_31 : Operation 123 [1/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 123 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 124 [1/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, 4.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 124 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%data_in_1_load = load double* @data_in_1, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 125 'load' 'data_in_1_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "store double %data_in_1_load, double* @data_in_2, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 127 [6/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 127 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.23>
ST_32 : Operation 128 [5/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 128 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 129 [5/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 129 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.23>
ST_33 : Operation 130 [4/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 130 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 131 [4/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 131 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.23>
ST_34 : Operation 132 [3/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 132 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 133 [3/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 133 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.23>
ST_35 : Operation 134 [2/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 134 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 135 [2/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 135 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.23>
ST_36 : Operation 136 [1/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 136 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 137 [1/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, 3.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 137 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 138 [1/1] (0.00ns)   --->   "%data_in_0_load = load double* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 138 'load' 'data_in_0_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 139 [1/1] (0.00ns)   --->   "store double %data_in_0_load, double* @data_in_1, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 140 [6/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 140 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.23>
ST_37 : Operation 141 [5/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 141 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 142 [5/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 142 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.23>
ST_38 : Operation 143 [4/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 143 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 144 [4/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 144 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.23>
ST_39 : Operation 145 [3/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 145 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 146 [3/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 146 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.23>
ST_40 : Operation 147 [2/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 147 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 148 [2/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 148 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.23>
ST_41 : Operation 149 [1/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 149 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 150 [1/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, 2.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 150 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.23>
ST_42 : Operation 151 [5/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 151 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.23>
ST_43 : Operation 152 [4/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 152 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.23>
ST_44 : Operation 153 [3/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 153 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.23>
ST_45 : Operation 154 [2/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 154 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.23>
ST_46 : Operation 155 [1/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 155 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.23>
ST_47 : Operation 156 [1/1] (0.00ns)   --->   "%probe_in_read = call double @_ssdm_op_Read.ap_vld.double(double %probe_in) nounwind" [LAB1_FIR/.settings/fir.c:5]   --->   Operation 156 'read' 'probe_in_read' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 157 [1/1] (0.00ns)   --->   "store double %probe_in_read, double* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:20]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 158 [5/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 158 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.23>
ST_48 : Operation 159 [4/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 159 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.23>
ST_49 : Operation 160 [3/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 160 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.23>
ST_50 : Operation 161 [2/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 161 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.23>
ST_51 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %probe_in) nounwind, !map !7"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %out_r) nounwind, !map !13"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 164 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %out_r, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LAB1_FIR/.settings/fir.c:7]   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double %probe_in, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LAB1_FIR/.settings/fir.c:8]   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 167 [1/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 167 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 168 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.doubleP(double* %out_r, double %acc) nounwind" [LAB1_FIR/.settings/fir.c:23]   --->   Operation 168 'write' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [LAB1_FIR/.settings/fir.c:24]   --->   Operation 169 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.79ns
The critical path consists of the following:
	'load' operation ('data_in_7_load', LAB1_FIR/.settings/fir.c:17) on static variable 'data_in_7' [20]  (0 ns)
	'dmul' operation ('tmp_5_1', LAB1_FIR/.settings/fir.c:18) [22]  (7.79 ns)

 <State 2>: 8.23ns
The critical path consists of the following:
	'load' operation ('data_in_8_load', LAB1_FIR/.settings/fir.c:17) on static variable 'data_in_8' [18]  (0 ns)
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [19]  (8.23 ns)

 <State 3>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [19]  (8.23 ns)

 <State 4>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [19]  (8.23 ns)

 <State 5>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [19]  (8.23 ns)

 <State 6>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [19]  (8.23 ns)

 <State 7>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [23]  (8.23 ns)

 <State 8>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [23]  (8.23 ns)

 <State 9>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [23]  (8.23 ns)

 <State 10>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [23]  (8.23 ns)

 <State 11>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [23]  (8.23 ns)

 <State 12>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 13>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 14>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 15>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 16>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [31]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [31]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [31]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [31]  (8.23 ns)

 <State 21>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [31]  (8.23 ns)

 <State 22>: 8.23ns
The critical path consists of the following:
	'load' operation ('data_in_4_load', LAB1_FIR/.settings/fir.c:17) on static variable 'data_in_4' [32]  (0 ns)
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 27>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [38]  (8.23 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [38]  (8.23 ns)

 <State 29>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [38]  (8.23 ns)

 <State 30>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [38]  (8.23 ns)

 <State 31>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [38]  (8.23 ns)

 <State 32>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [42]  (8.23 ns)

 <State 33>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [42]  (8.23 ns)

 <State 34>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [42]  (8.23 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [42]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [42]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [46]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [46]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [46]  (8.23 ns)

 <State 40>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [46]  (8.23 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [46]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [50]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [50]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [50]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [50]  (8.23 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [50]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	wire read on port 'probe_in' (LAB1_FIR/.settings/fir.c:5) [15]  (0 ns)
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [52]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [52]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [52]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [52]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [52]  (8.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
