$scope module picorv32 $end
$var wire 32 n1 alu_add_sub $end
$var wire 1 n2 alu_eq $end
$var wire 1 n3 alu_lts $end
$var wire 1 n4 alu_ltu $end
$var wire 32 n5 alu_out $end
$var wire 1 n6 alu_out_0 $end
$var wire 32 n7 alu_out_q $end
$var wire 32 n8 alu_shl $end
$var wire 32 n9 alu_shr $end
$var wire 1 n10 clk $end
$var wire 1 n11 compressed_instr $end
$var wire 64 n12 count_cycle $end
$var wire 64 n13 count_instr $end
$var wire 8 n14 cpu_state $end
$var wire 32 n15 cpuregs_rs1 $end
$var wire 32 n16 cpuregs_rs2 $end
$var wire 32 n17 cpuregs_wrdata $end
$var wire 1 n18 cpuregs_write $end
$var wire 32 n19 dbg_mem_addr $end
$var wire 1 n20 dbg_mem_instr $end
$var wire 32 n21 dbg_mem_rdata $end
$var wire 1 n22 dbg_mem_ready $end
$var wire 1 n23 dbg_mem_valid $end
$var wire 32 n24 dbg_mem_wdata $end
$var wire 4 n25 dbg_mem_wstrb $end
$var wire 32 n26 decoded_imm $end
$var wire 32 n27 decoded_imm_j $end
$var wire 5 n28 decoded_rd $end
$var wire 5 n29 decoded_rs $end
$var wire 5 n30 decoded_rs1 $end
$var wire 5 n31 decoded_rs2 $end
$var wire 1 n32 decoder_pseudo_trigger $end
$var wire 1 n33 decoder_pseudo_trigger_q $end
$var wire 1 n34 decoder_trigger $end
$var wire 1 n35 decoder_trigger_q $end
$var wire 1 n36 do_waitirq $end
$var wire 32 n37 eoi $end
$var wire 1 n38 instr_add $end
$var wire 1 n39 instr_addi $end
$var wire 1 n40 instr_and $end
$var wire 1 n41 instr_andi $end
$var wire 1 n42 instr_auipc $end
$var wire 1 n43 instr_beq $end
$var wire 1 n44 instr_bge $end
$var wire 1 n45 instr_bgeu $end
$var wire 1 n46 instr_blt $end
$var wire 1 n47 instr_bne $end
$var wire 1 n48 instr_ecall_ebreak $end
$var wire 1 n49 instr_jal $end
$var wire 1 n50 instr_jalr $end
$var wire 1 n51 instr_lb $end
$var wire 1 n52 instr_lbu $end
$var wire 1 n53 instr_lh $end
$var wire 1 n54 instr_lhu $end
$var wire 1 n55 instr_lui $end
$var wire 1 n56 instr_lw $end
$var wire 1 n57 instr_or $end
$var wire 1 n58 instr_ori $end
$var wire 1 n59 instr_rdcycle $end
$var wire 1 n60 instr_rdcycleh $end
$var wire 1 n61 instr_rdinstr $end
$var wire 1 n62 instr_rdinstrh $end
$var wire 1 n63 instr_retirq $end
$var wire 1 n64 instr_sb $end
$var wire 1 n65 instr_sh $end
$var wire 1 n66 instr_sll $end
$var wire 1 n67 instr_slli $end
$var wire 1 n68 instr_slt $end
$var wire 1 n69 instr_slti $end
$var wire 1 n70 instr_sltiu $end
$var wire 1 n71 instr_sltu $end
$var wire 1 n72 instr_sra $end
$var wire 1 n73 instr_srai $end
$var wire 1 n74 instr_srl $end
$var wire 1 n75 instr_srli $end
$var wire 1 n76 instr_sub $end
$var wire 1 n77 instr_xor $end
$var wire 1 n78 instr_xori $end
$var wire 32 n79 irq $end
$var wire 1 n80 is_alu_reg_imm $end
$var wire 1 n81 is_alu_reg_reg $end
$var wire 1 n82 is_beq_bne_blt_bge_bltu_bgeu $end
$var wire 1 n83 is_compare $end
$var wire 1 n84 is_jalr_addi_slti_sltiu_xori_ori_andi $end
$var wire 1 n85 is_lb_lh_lw_lbu_lhu $end
$var wire 1 n86 is_lbu_lhu_lw $end
$var wire 1 n87 is_lui_auipc_jal $end
$var wire 1 n88 is_lui_auipc_jal_jalr_addi_add_sub $end
$var wire 1 n89 is_rdcycle_rdcycleh_rdinstr_rdinstrh $end
$var wire 1 n90 is_sb_sh_sw $end
$var wire 1 n91 is_slli_srli_srai $end
$var wire 1 n92 is_slti_blt_slt $end
$var wire 1 n93 latched_branch $end
$var wire 1 n94 latched_compr $end
$var wire 1 n95 latched_is_lh $end
$var wire 1 n96 latched_is_lu $end
$var wire 5 n97 latched_rd $end
$var wire 1 n98 latched_stalu $end
$var wire 1 n99 latched_store $end
$var wire 32 n100 mem_addr $end
$var wire 1 n101 mem_do_prefetch $end
$var wire 1 n102 mem_do_rdata $end
$var wire 1 n103 mem_do_rinst $end
$var wire 1 n104 mem_do_wdata $end
$var wire 1 n105 mem_done $end
$var wire 1 n106 mem_instr $end
$var wire 32 n107 mem_la_addr $end
$var wire 1 n108 mem_la_read $end
$var wire 32 n109 mem_la_wdata $end
$var wire 1 n110 mem_la_write $end
$var wire 4 n111 mem_la_wstrb $end
$var wire 32 n112 mem_rdata $end
$var wire 32 n113 mem_rdata_latched $end
$var wire 32 n114 mem_rdata_latched_noshuffle $end
$var wire 32 n115 mem_rdata_q $end
$var wire 32 n116 mem_rdata_word $end
$var wire 1 n117 mem_ready $end
$var wire 2 n118 mem_state $end
$var wire 1 n119 mem_valid $end
$var wire 32 n120 mem_wdata $end
$var wire 2 n121 mem_wordsize $end
$var wire 4 n122 mem_wstrb $end
$var wire 1 n123 mem_xfer $end
$var wire 32 n124 next_pc $end
$var wire 32 n125 pcpi_insn $end
$var wire 32 n126 pcpi_rd $end
$var wire 1 n127 pcpi_ready $end
$var wire 32 n128 pcpi_rs1 $end
$var wire 32 n129 pcpi_rs2 $end
$var wire 1 n130 pcpi_valid $end
$var wire 1 n131 pcpi_wait $end
$var wire 1 n132 pcpi_wr $end
$var wire 32 n133 reg_next_pc $end
$var wire 32 n134 reg_op1 $end
$var wire 32 n135 reg_op2 $end
$var wire 32 n136 reg_out $end
$var wire 32 n137 reg_pc $end
$var wire 5 n138 reg_sh $end
$var wire 1 n139 resetn $end
$var wire 36 n140 trace_data $end
$var wire 1 n141 trace_valid $end
$var wire 1 n142 trap $end
$upscope $end
$enddefinitions $end
#0
bx n142
bx n141
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n140
b0 n139
bxxxxx n138
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n137
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n136
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n135
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n134
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n133
bx n132
bx n131
bx n130
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n129
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n128
bx n127
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n126
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n125
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n124
bx n123
bxxxx n122
bxx n121
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n120
bx n119
bxx n118
bx n117
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n116
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n115
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n114
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n113
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n112
bxxxx n111
b0 n110
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n109
b0 n108
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00 n107
bx n106
b0 n105
bx n104
bx n103
bx n102
bx n101
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n100
bx n99
bx n98
bxxxxx n97
bx n96
bx n95
bx n94
bx n93
bx n92
bx n91
bx n90
bx n89
bx n88
bx n87
bx n86
bx n85
bx n84
bx n83
bx n82
bx n81
bx n80
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n79
bx n78
bx n77
bx n76
bx n75
bx n74
bx n73
bx n72
bx n71
bx n70
bx n69
bx n68
bx n67
bx n66
bx n65
bx n64
bx n63
bx n62
bx n61
bx n60
bx n59
bx n58
bx n57
bx n56
bx n55
bx n54
bx n53
bx n52
bx n51
bx n50
bx n49
bx n48
bx n47
bx n46
bx n45
bx n44
bx n43
bx n42
bx n41
bx n40
bx n39
bx n38
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n37
bx n36
bx n35
bx n34
bx n33
bx n32
bxxxxx n31
bxxxxx n30
bxxxxx n29
bxxxxx n28
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n27
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n26
bxxxx n25
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n24
bx n23
bx n22
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n21
bx n20
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n19
bx n18
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n17
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n16
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n15
bxxxxxxxx n14
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n13
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n12
bx n11
bx n10
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n9
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n8
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n7
bx n6
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n5
bx n4
bx n3
bx n2
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n1
#5
b0 n10
#10
b0 n142
b0 n141
b0000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx n140
b00000000000000000000000000000000 n137
b00000000000000000000000000000000 n133
b0 n130
b00000000000000000000000000000000 n124
b0 n123
b0 n119
b00 n118
b0 n104
b0 n103
b0 n102
b0 n101
b0 n99
b0 n98
b0 n96
b0 n95
b0 n93
b0 n83
b0 n82
b0 n78
b0 n77
b0 n76
b0 n74
b0 n72
b0 n71
b0 n70
b0 n69
b0 n68
b0 n66
b0 n58
b0 n57
b0 n47
b0 n46
b0 n45
b0 n44
b0 n43
b0 n41
b0 n40
b0 n39
b0 n38
b00000000000000000000000000000000 n37
b0 n36
b0 n34
b0 n32
b0 n23
b0 n18
b01000000 n14
b0000000000000000000000000000000000000000000000000000000000000000 n13
b0000000000000000000000000000000000000000000000000000000000000000 n12
b1 n10
#15
b0 n10
#20
b0 n92
b0 n35
b0 n33
b1 n10
#25
b0 n10
#30
b1 n10
#35
b0 n10
#40
b1 n10
#45
b0 n10
#50
b1 n10
#55
b0 n10
#60
b1 n10
#65
b0 n10
#70
b1 n10
#75
b0 n10
#80
b1 n10
#85
b0 n10
#90
b1 n10
#95
b0 n10
#100
b1 n10
#105
b0 n10
#110
b1 n10
#115
b0 n10
#120
b1 n10
#125
b0 n10
#130
b1 n10
#135
b0 n10
#140
b1 n10
#145
b0 n10
#150
b1 n10
#155
b0 n10
#160
b1 n10
#165
b0 n10
#170
b1 n10
#175
b0 n10
#180
b1 n10
#185
b0 n10
#190
b1 n10
#195
b0 n10
#200
b1 n10
#202
