0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/guill/Desktop/final_project_hls_leds/solution1/sim/verilog/AESL_autofifo_in_V_V.v,1652287327,systemVerilog,,,,AESL_autofifo_in_V_V,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/guill/Desktop/final_project_hls_leds/solution1/sim/verilog/leds.autotb.v,1652287327,systemVerilog,,,,apatb_leds_top,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/guill/Desktop/final_project_hls_leds/solution1/sim/verilog/leds.v,1652287254,systemVerilog,,,,leds,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
