{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 13:54:16 2013 " "Info: Processing started: Fri Oct 18 13:54:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:inst\|altpll:altpll_component\|_clk0 register simple_counter:inst4\|counter_out\[0\] register simple_counter:inst4\|counter_out\[24\] 96.276 ns " "Info: Slack time is 96.276 ns for clock \"PLL:inst\|altpll:altpll_component\|_clk0\" between source register \"simple_counter:inst4\|counter_out\[0\]\" and destination register \"simple_counter:inst4\|counter_out\[24\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "268.53 MHz 3.724 ns " "Info: Fmax is 268.53 MHz (period= 3.724 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.756 ns + Largest register register " "Info: + Largest register to register requirement is 99.756 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.581 ns " "Info: + Latch edge is 97.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:inst\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"PLL:inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:inst\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"PLL:inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns + Largest " "Info: + Largest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst\|altpll:altpll_component\|_clk0 destination 2.519 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter:inst4\|counter_out\[24\] 3 REG LCFF_X49_Y8_N23 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N23; Fanout = 2; REG Node = 'simple_counter:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst\|altpll:altpll_component\|_clk0 source 2.524 ns - Longest register " "Info: - Longest clock path from clock \"PLL:inst\|altpll:altpll_component\|_clk0\" to source register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.480 ns - Longest register register " "Info: - Longest register to register delay is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[0\] 1 REG LCFF_X49_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.517 ns) 0.897 ns simple_counter:inst4\|counter_out\[1\]~182 2 COMB LCCOMB_X49_Y9_N8 2 " "Info: 2: + IC(0.380 ns) + CELL(0.517 ns) = 0.897 ns; Loc. = LCCOMB_X49_Y9_N8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[1\]~182'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.977 ns simple_counter:inst4\|counter_out\[2\]~184 3 COMB LCCOMB_X49_Y9_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.977 ns; Loc. = LCCOMB_X49_Y9_N10; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[2\]~184'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.057 ns simple_counter:inst4\|counter_out\[3\]~186 4 COMB LCCOMB_X49_Y9_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.057 ns; Loc. = LCCOMB_X49_Y9_N12; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[3\]~186'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.231 ns simple_counter:inst4\|counter_out\[4\]~188 5 COMB LCCOMB_X49_Y9_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.231 ns; Loc. = LCCOMB_X49_Y9_N14; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[4\]~188'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.311 ns simple_counter:inst4\|counter_out\[5\]~190 6 COMB LCCOMB_X49_Y9_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.311 ns; Loc. = LCCOMB_X49_Y9_N16; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[5\]~190'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.391 ns simple_counter:inst4\|counter_out\[6\]~192 7 COMB LCCOMB_X49_Y9_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.391 ns; Loc. = LCCOMB_X49_Y9_N18; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[6\]~192'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.471 ns simple_counter:inst4\|counter_out\[7\]~194 8 COMB LCCOMB_X49_Y9_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.471 ns; Loc. = LCCOMB_X49_Y9_N20; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[7\]~194'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.551 ns simple_counter:inst4\|counter_out\[8\]~196 9 COMB LCCOMB_X49_Y9_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.551 ns; Loc. = LCCOMB_X49_Y9_N22; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[8\]~196'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.631 ns simple_counter:inst4\|counter_out\[9\]~198 10 COMB LCCOMB_X49_Y9_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.631 ns; Loc. = LCCOMB_X49_Y9_N24; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[9\]~198'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.711 ns simple_counter:inst4\|counter_out\[10\]~200 11 COMB LCCOMB_X49_Y9_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.711 ns; Loc. = LCCOMB_X49_Y9_N26; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[10\]~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.791 ns simple_counter:inst4\|counter_out\[11\]~202 12 COMB LCCOMB_X49_Y9_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.791 ns; Loc. = LCCOMB_X49_Y9_N28; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[11\]~202'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.952 ns simple_counter:inst4\|counter_out\[12\]~204 13 COMB LCCOMB_X49_Y9_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 1.952 ns; Loc. = LCCOMB_X49_Y9_N30; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[12\]~204'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.032 ns simple_counter:inst4\|counter_out\[13\]~206 14 COMB LCCOMB_X49_Y8_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.032 ns; Loc. = LCCOMB_X49_Y8_N0; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[13\]~206'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.112 ns simple_counter:inst4\|counter_out\[14\]~208 15 COMB LCCOMB_X49_Y8_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.112 ns; Loc. = LCCOMB_X49_Y8_N2; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[14\]~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.192 ns simple_counter:inst4\|counter_out\[15\]~210 16 COMB LCCOMB_X49_Y8_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.192 ns; Loc. = LCCOMB_X49_Y8_N4; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[15\]~210'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.272 ns simple_counter:inst4\|counter_out\[16\]~212 17 COMB LCCOMB_X49_Y8_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.272 ns; Loc. = LCCOMB_X49_Y8_N6; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[16\]~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.352 ns simple_counter:inst4\|counter_out\[17\]~214 18 COMB LCCOMB_X49_Y8_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.352 ns; Loc. = LCCOMB_X49_Y8_N8; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[17\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.432 ns simple_counter:inst4\|counter_out\[18\]~216 19 COMB LCCOMB_X49_Y8_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.432 ns; Loc. = LCCOMB_X49_Y8_N10; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[18\]~216'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.512 ns simple_counter:inst4\|counter_out\[19\]~218 20 COMB LCCOMB_X49_Y8_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.512 ns; Loc. = LCCOMB_X49_Y8_N12; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[19\]~218'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.686 ns simple_counter:inst4\|counter_out\[20\]~220 21 COMB LCCOMB_X49_Y8_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 2.686 ns; Loc. = LCCOMB_X49_Y8_N14; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[20\]~220'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.766 ns simple_counter:inst4\|counter_out\[21\]~222 22 COMB LCCOMB_X49_Y8_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.766 ns; Loc. = LCCOMB_X49_Y8_N16; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[21\]~222'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.846 ns simple_counter:inst4\|counter_out\[22\]~224 23 COMB LCCOMB_X49_Y8_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.846 ns; Loc. = LCCOMB_X49_Y8_N18; Fanout = 2; COMB Node = 'simple_counter:inst4\|counter_out\[22\]~224'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.926 ns simple_counter:inst4\|counter_out\[23\]~226 24 COMB LCCOMB_X49_Y8_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 2.926 ns; Loc. = LCCOMB_X49_Y8_N20; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[23\]~226'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.384 ns simple_counter:inst4\|counter_out\[24\]~227 25 COMB LCCOMB_X49_Y8_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 3.384 ns; Loc. = LCCOMB_X49_Y8_N22; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[24\]~227'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.480 ns simple_counter:inst4\|counter_out\[24\] 26 REG LCFF_X49_Y8_N23 2 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 3.480 ns; Loc. = LCFF_X49_Y8_N23; Fanout = 2; REG Node = 'simple_counter:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 89.08 % ) " "Info: Total cell delay = 3.100 ns ( 89.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.380 ns ( 10.92 % ) " "Info: Total interconnect delay = 0.380 ns ( 10.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[1]~182 {} simple_counter:inst4|counter_out[2]~184 {} simple_counter:inst4|counter_out[3]~186 {} simple_counter:inst4|counter_out[4]~188 {} simple_counter:inst4|counter_out[5]~190 {} simple_counter:inst4|counter_out[6]~192 {} simple_counter:inst4|counter_out[7]~194 {} simple_counter:inst4|counter_out[8]~196 {} simple_counter:inst4|counter_out[9]~198 {} simple_counter:inst4|counter_out[10]~200 {} simple_counter:inst4|counter_out[11]~202 {} simple_counter:inst4|counter_out[12]~204 {} simple_counter:inst4|counter_out[13]~206 {} simple_counter:inst4|counter_out[14]~208 {} simple_counter:inst4|counter_out[15]~210 {} simple_counter:inst4|counter_out[16]~212 {} simple_counter:inst4|counter_out[17]~214 {} simple_counter:inst4|counter_out[18]~216 {} simple_counter:inst4|counter_out[19]~218 {} simple_counter:inst4|counter_out[20]~220 {} simple_counter:inst4|counter_out[21]~222 {} simple_counter:inst4|counter_out[22]~224 {} simple_counter:inst4|counter_out[23]~226 {} simple_counter:inst4|counter_out[24]~227 {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[1]~182 simple_counter:inst4|counter_out[2]~184 simple_counter:inst4|counter_out[3]~186 simple_counter:inst4|counter_out[4]~188 simple_counter:inst4|counter_out[5]~190 simple_counter:inst4|counter_out[6]~192 simple_counter:inst4|counter_out[7]~194 simple_counter:inst4|counter_out[8]~196 simple_counter:inst4|counter_out[9]~198 simple_counter:inst4|counter_out[10]~200 simple_counter:inst4|counter_out[11]~202 simple_counter:inst4|counter_out[12]~204 simple_counter:inst4|counter_out[13]~206 simple_counter:inst4|counter_out[14]~208 simple_counter:inst4|counter_out[15]~210 simple_counter:inst4|counter_out[16]~212 simple_counter:inst4|counter_out[17]~214 simple_counter:inst4|counter_out[18]~216 simple_counter:inst4|counter_out[19]~218 simple_counter:inst4|counter_out[20]~220 simple_counter:inst4|counter_out[21]~222 simple_counter:inst4|counter_out[22]~224 simple_counter:inst4|counter_out[23]~226 simple_counter:inst4|counter_out[24]~227 simple_counter:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[1]~182 {} simple_counter:inst4|counter_out[2]~184 {} simple_counter:inst4|counter_out[3]~186 {} simple_counter:inst4|counter_out[4]~188 {} simple_counter:inst4|counter_out[5]~190 {} simple_counter:inst4|counter_out[6]~192 {} simple_counter:inst4|counter_out[7]~194 {} simple_counter:inst4|counter_out[8]~196 {} simple_counter:inst4|counter_out[9]~198 {} simple_counter:inst4|counter_out[10]~200 {} simple_counter:inst4|counter_out[11]~202 {} simple_counter:inst4|counter_out[12]~204 {} simple_counter:inst4|counter_out[13]~206 {} simple_counter:inst4|counter_out[14]~208 {} simple_counter:inst4|counter_out[15]~210 {} simple_counter:inst4|counter_out[16]~212 {} simple_counter:inst4|counter_out[17]~214 {} simple_counter:inst4|counter_out[18]~216 {} simple_counter:inst4|counter_out[19]~218 {} simple_counter:inst4|counter_out[20]~220 {} simple_counter:inst4|counter_out[21]~222 {} simple_counter:inst4|counter_out[22]~224 {} simple_counter:inst4|counter_out[23]~226 {} simple_counter:inst4|counter_out[24]~227 {} simple_counter:inst4|counter_out[24] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "osc_clock " "Info: No valid register-to-register data paths exist for clock \"osc_clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:inst\|altpll:altpll_component\|_clk0 register simple_counter:inst4\|counter_out\[0\] register simple_counter:inst4\|counter_out\[0\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"PLL:inst\|altpll:altpll_component\|_clk0\" between source register \"simple_counter:inst4\|counter_out\[0\]\" and destination register \"simple_counter:inst4\|counter_out\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[0\] 1 REG LCFF_X49_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns simple_counter:inst4\|counter_out\[0\]~229 2 COMB LCCOMB_X49_Y9_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X49_Y9_N6; Fanout = 1; COMB Node = 'simple_counter:inst4\|counter_out\[0\]~229'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[0]~229 } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter:inst4|counter_out[0]~229 simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[0]~229 simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[0]~229 {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:inst\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"PLL:inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:inst\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"PLL:inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst\|altpll:altpll_component\|_clk0 destination 2.524 ns + Longest register " "Info: + Longest clock path from clock \"PLL:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst\|altpll:altpll_component\|_clk0 source 2.524 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:inst\|altpll:altpll_component\|_clk0\" to source register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns simple_counter:inst4\|counter_out\[0\] 3 REG LCFF_X49_Y9_N7 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X49_Y9_N7; Fanout = 3; REG Node = 'simple_counter:inst4\|counter_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { simple_counter:inst4|counter_out[0] simple_counter:inst4|counter_out[0]~229 simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { simple_counter:inst4|counter_out[0] {} simple_counter:inst4|counter_out[0]~229 {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[0] {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "osc_clock LED\[3\] simple_counter:inst4\|counter_out\[23\] 5.364 ns register " "Info: tco from clock \"osc_clock\" to destination pin \"LED\[3\]\" through register \"simple_counter:inst4\|counter_out\[23\]\" is 5.364 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "osc_clock PLL:inst\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"osc_clock\" and output clock \"PLL:inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 136 -80 88 152 "osc_clock" "" } } } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst\|altpll:altpll_component\|_clk0 source 2.519 ns + Longest register " "Info: + Longest clock path from clock \"PLL:inst\|altpll:altpll_component\|_clk0\" to source register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'PLL:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter:inst4\|counter_out\[23\] 3 REG LCFF_X49_Y8_N21 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N21; Fanout = 4; REG Node = 'simple_counter:inst4\|counter_out\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[23] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.987 ns + Longest register pin " "Info: + Longest register to pin delay is 4.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter:inst4\|counter_out\[23\] 1 REG LCFF_X49_Y8_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y8_N21; Fanout = 4; REG Node = 'simple_counter:inst4\|counter_out\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.545 ns) 0.944 ns counter_bus_mux:inst1\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48 2 COMB LCCOMB_X49_Y8_N28 1 " "Info: 2: + IC(0.399 ns) + CELL(0.545 ns) = 0.944 ns; Loc. = LCCOMB_X49_Y8_N28; Fanout = 1; COMB Node = 'counter_bus_mux:inst1\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { simple_counter:inst4|counter_out[23] counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(2.850 ns) 4.987 ns LED\[3\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(1.193 ns) + CELL(2.850 ns) = 4.987 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 424 576 752 440 "LED\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.395 ns ( 68.08 % ) " "Info: Total cell delay = 3.395 ns ( 68.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.592 ns ( 31.92 % ) " "Info: Total interconnect delay = 1.592 ns ( 31.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { simple_counter:inst4|counter_out[23] counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { simple_counter:inst4|counter_out[23] {} counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 {} LED[3] {} } { 0.000ns 0.399ns 1.193ns } { 0.000ns 0.545ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 PLL:inst|altpll:altpll_component|_clk0~clkctrl simple_counter:inst4|counter_out[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst|altpll:altpll_component|_clk0 {} PLL:inst|altpll:altpll_component|_clk0~clkctrl {} simple_counter:inst4|counter_out[23] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { simple_counter:inst4|counter_out[23] counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { simple_counter:inst4|counter_out[23] {} counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 {} LED[3] {} } { 0.000ns 0.399ns 1.193ns } { 0.000ns 0.545ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "switch LED\[3\] 10.454 ns Longest " "Info: Longest tpd from source pin \"switch\" to destination pin \"LED\[3\]\" is 10.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns switch 1 PIN PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; PIN Node = 'switch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 552 216 384 568 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.225 ns) + CELL(0.322 ns) 6.411 ns counter_bus_mux:inst1\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48 2 COMB LCCOMB_X49_Y8_N28 1 " "Info: 2: + IC(5.225 ns) + CELL(0.322 ns) = 6.411 ns; Loc. = LCCOMB_X49_Y8_N28; Fanout = 1; COMB Node = 'counter_bus_mux:inst1\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[3\]~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { switch counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(2.850 ns) 10.454 ns LED\[3\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(1.193 ns) + CELL(2.850 ns) = 10.454 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 424 576 752 440 "LED\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.036 ns ( 38.61 % ) " "Info: Total cell delay = 4.036 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 61.39 % ) " "Info: Total interconnect delay = 6.418 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.454 ns" { switch counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.454 ns" { switch {} switch~combout {} counter_bus_mux:inst1|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[3]~48 {} LED[3] {} } { 0.000ns 0.000ns 5.225ns 1.193ns } { 0.000ns 0.864ns 0.322ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 13:54:17 2013 " "Info: Processing ended: Fri Oct 18 13:54:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
