
ğŸ“˜ IÂ²C Master Controller (RTL Implementation)
1ï¸âƒ£ Project Title

IÂ²C Master Controller â€“ RTL Design & Verification (Verilog HDL)

2ï¸âƒ£ Short Description (TL;DR)

A clean, FSM-based IÂ²C Master controller implemented in Verilog HDL, supporting single-byte read and write transactions using a fully open-drain SDA/SCL bus model.
The project includes a deterministic behavioral IÂ²C slave testbench for protocol-accurate simulation and verification.

3ï¸âƒ£ Protocol Overview

IÂ²C (Inter-Integrated Circuit) is a synchronous, serial, multi-master, multi-slave communication protocol using:

SDA â€“ Serial Data (open-drain)

SCL â€“ Serial Clock (open-drain)

Key Protocol Characteristics:

7-bit addressing + 1 R/W bit

START and STOP conditions

ACK/NACK handshaking

Data valid when SCL is HIGH

Data changes only when SCL is LOW

This project implements a single-master IÂ²C controller operating in Standard Mode (100 kHz).

4ï¸âƒ£ Project Scope
Included:

IÂ²C Master RTL

Address + R/W transmission

Single-byte write

Single-byte read

START, ACK, NACK, STOP handling

Open-drain bus modeling

Protocol-accurate testbench

Not Included:

Multi-byte burst transfers

Clock stretching

Multi-master arbitration

Repeated START conditions

5ï¸âƒ£ Features

âœ” FSM-based IÂ²C control logic

âœ” Parameterized clock frequency

âœ” Open-drain SDA/SCL modeling

âœ” Single-byte READ and WRITE support

âœ” Clean START / STOP generation

âœ” Deterministic slave model for verification

âœ” Reset-safe and transaction-safe design

âœ” Readable, modular RTL style

6ï¸âƒ£ Architecture Overview

The design consists of three major blocks:

Clock Divider

IÂ²C Bus Interface (Open-Drain)

FSM-Controlled Protocol Engine

The controller converts a system clock into an IÂ²C-compliant SCL, while the FSM sequences SDA behavior according to protocol timing rules.

7ï¸âƒ£ Block Descriptions
ğŸ”¹ Clock Divider

Converts SYS_CLK_HZ to desired I2C_CLK_HZ

Generates internal SCL toggle request

Ensures symmetric HIGH and LOW phases

ğŸ”¹ Open-Drain Interface

SDA and SCL driven LOW only

Released to HIGH via pull-ups

Accurately models real IÂ²C electrical behavior

ğŸ”¹ Protocol FSM

Controls SDA output enable

Tracks bit position and transaction state

Handles ACK/NACK sampling and generation

8ï¸âƒ£ Finite State Machine (FSM)
FSM States:

IDLE â€“ Wait for transaction start

START â€“ Generate START condition

SEND_ADDR â€“ Send address + R/W bit

ADDR_ACK â€“ Sample slave ACK/NACK

SEND_DATA â€“ Send write data byte

DATA_ACK â€“ Sample data ACK

READ_DATA â€“ Receive data from slave

MASTER_NACK â€“ Master NACK after read

STOP â€“ Generate STOP condition

DONE â€“ Transaction completion pulse

The FSM strictly follows IÂ²C timing rules:

SDA changes only when SCL is LOW

SDA sampled only when SCL is HIGH

9ï¸âƒ£ Interface Signals
Inputs
Signal	Width	Description
clk	1	System clock
rst	1	Asynchronous reset
start	1	Start transaction
rw	1	Read (1) / Write (0)
slave_addr	7	IÂ²C slave address
wdata	8	Write data
Outputs
Signal	Width	Description
rdata	8	Read data
busy	1	Transaction in progress
done	1	One-cycle completion pulse
Bidirectional
Signal	Description
sda	Serial Data (open-drain)
scl	Serial Clock (open-drain)
ğŸ”Ÿ Parameters & Configurability
Parameter	Description
SYS_CLK_HZ	System clock frequency
I2C_CLK_HZ	Desired IÂ²C clock frequency

Example:

.SYS_CLK_HZ(1_000_000),
.I2C_CLK_HZ(100_000)

1ï¸âƒ£1ï¸âƒ£ Transaction / Operation Flow
Write Transaction

START condition

Send address + WRITE bit

Sample ACK

Send data byte

Sample ACK

STOP condition

Read Transaction

START condition

Send address + READ bit

Sample ACK

Read data byte

Master sends NACK

STOP condition

1ï¸âƒ£2ï¸âƒ£ Timing & Clocking Details

SCL derived from system clock via divider

SDA driven only during SCL LOW

SDA sampled during SCL HIGH

START and STOP generated while SCL HIGH

Fully compliant with IÂ²C Standard Mode timing

1ï¸âƒ£3ï¸âƒ£ Simulation & Verification

Verification is performed using:

Behavioral slave model

Protocol-accurate ACK/NACK handling

Edge-aligned data sampling

Reset and error scenarios

Testbench Covers:

Single-byte write

Single-byte read

Reset mid-transaction

Slave NACK handling

1ï¸âƒ£4ï¸âƒ£ Example Simulation Results

Expected observations in waveform:

Correct START and STOP timing

SDA stable during SCL HIGH

Proper ACK cycles

Correct read data captured

done asserted for one cycle after STOP

1ï¸âƒ£5ï¸âƒ£ How to Run / Quick Start
# Compile
iverilog -o iic_sim iic_master.v iic_master_tb.v

# Run
vvp iic_sim

# View waveform
gtkwave iic_master_final_tb.vcd

1ï¸âƒ£6ï¸âƒ£ Tools Used

Verilog HDL

Icarus Verilog (iverilog)

GTKWave

Any standard RTL simulator (ModelSim, Vivado, etc.)

1ï¸âƒ£7ï¸âƒ£ Directory Structure
â”œâ”€â”€ iic_master.v        # IÂ²C Master RTL
â”œâ”€â”€ iic_master_tb.v     # Testbench with slave model
â”œâ”€â”€ README.md           # Project documentation
â”œâ”€â”€ iic_master.vcd      # Simulation waveform (generated)

1ï¸âƒ£8ï¸âƒ£ Limitations

Single-byte transactions only

No clock stretching support

No repeated START

No multi-master arbitration

No noise/glitch filtering

1ï¸âƒ£9ï¸âƒ£ Future Enhancements

Multi-byte burst read/write

Repeated START support

Clock stretching detection

Arbitration loss handling

APB / AXI-Lite wrapper

FPGA synthesis & timing constraints

Assertion-based verification (SVA)
