// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_compute_norm (
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        x,
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        out_r,
        weights_address0,
        weights_ce0,
        weights_d0,
        weights_q0,
        weights_we0,
        weights_address1,
        weights_ce1,
        weights_d1,
        weights_q1,
        weights_we1,
        bias_address0,
        bias_ce0,
        bias_d0,
        bias_q0,
        bias_we0,
        bias_address1,
        bias_ce1,
        bias_d1,
        bias_q1,
        bias_we1,
        norm_eps_V,
        ap_clk,
        ap_rst,
        x_ap_vld,
        out_r_ap_vld,
        norm_eps_V_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [63:0] x;
output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
input  [63:0] out_r;
output  [4:0] weights_address0;
output   weights_ce0;
output  [127:0] weights_d0;
input  [127:0] weights_q0;
output   weights_we0;
output  [4:0] weights_address1;
output   weights_ce1;
output  [127:0] weights_d1;
input  [127:0] weights_q1;
output   weights_we1;
output  [4:0] bias_address0;
output   bias_ce0;
output  [127:0] bias_d0;
input  [127:0] bias_q0;
output   bias_we0;
output  [4:0] bias_address1;
output   bias_ce1;
output  [127:0] bias_d1;
input  [127:0] bias_q1;
output   bias_we1;
input  [2:0] norm_eps_V;
input   ap_clk;
input   ap_rst;
input   x_ap_vld;
input   out_r_ap_vld;
input   norm_eps_V_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg ap_done;
reg ap_ready;
reg ap_idle;

wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWVALID;
wire   [63:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWADDR;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWID;
wire   [31:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLEN;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWSIZE;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWBURST;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLOCK;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWCACHE;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWPROT;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWQOS;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWREGION;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWUSER;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WVALID;
wire   [255:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WDATA;
wire   [31:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WSTRB;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WLAST;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WID;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WUSER;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARVALID;
wire   [63:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARADDR;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARID;
wire   [31:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLEN;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARSIZE;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARBURST;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLOCK;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARCACHE;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARPROT;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARQOS;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARREGION;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARUSER;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_RREADY;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_BREADY;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWVALID;
wire   [63:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWADDR;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWID;
wire   [31:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLEN;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWSIZE;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWBURST;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLOCK;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWCACHE;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWPROT;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWQOS;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWREGION;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWUSER;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WVALID;
wire   [255:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WDATA;
wire   [31:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WSTRB;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WLAST;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WID;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WUSER;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARVALID;
wire   [63:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARADDR;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARID;
wire   [31:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLEN;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARSIZE;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARBURST;
wire   [1:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLOCK;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARCACHE;
wire   [2:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARPROT;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARQOS;
wire   [3:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARREGION;
wire   [0:0] dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARUSER;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_RREADY;
wire    dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_BREADY;
wire   [4:0] dataflow_in_loop_ln131_for_each_patch_U0_weights_address0;
wire    dataflow_in_loop_ln131_for_each_patch_U0_weights_ce0;
wire   [127:0] dataflow_in_loop_ln131_for_each_patch_U0_weights_d0;
wire    dataflow_in_loop_ln131_for_each_patch_U0_weights_we0;
wire   [4:0] dataflow_in_loop_ln131_for_each_patch_U0_weights_address1;
wire    dataflow_in_loop_ln131_for_each_patch_U0_weights_ce1;
wire   [127:0] dataflow_in_loop_ln131_for_each_patch_U0_weights_d1;
wire    dataflow_in_loop_ln131_for_each_patch_U0_weights_we1;
wire   [4:0] dataflow_in_loop_ln131_for_each_patch_U0_bias_address0;
wire    dataflow_in_loop_ln131_for_each_patch_U0_bias_ce0;
wire   [127:0] dataflow_in_loop_ln131_for_each_patch_U0_bias_d0;
wire    dataflow_in_loop_ln131_for_each_patch_U0_bias_we0;
wire   [4:0] dataflow_in_loop_ln131_for_each_patch_U0_bias_address1;
wire    dataflow_in_loop_ln131_for_each_patch_U0_bias_ce1;
wire   [127:0] dataflow_in_loop_ln131_for_each_patch_U0_bias_d1;
wire    dataflow_in_loop_ln131_for_each_patch_U0_bias_we1;
wire    dataflow_in_loop_ln131_for_each_patch_U0_ap_start;
wire    dataflow_in_loop_ln131_for_each_patch_U0_ap_done;
wire    dataflow_in_loop_ln131_for_each_patch_U0_ap_ready;
wire    dataflow_in_loop_ln131_for_each_patch_U0_ap_idle;
reg    dataflow_in_loop_ln131_for_each_patch_U0_ap_continue;
reg   [7:0] loop_dataflow_input_count;
reg   [7:0] loop_dataflow_output_count;
wire   [7:0] bound_minus_1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 loop_dataflow_input_count = 8'd0;
#0 loop_dataflow_output_count = 8'd0;
end

ViT_act_dataflow_in_loop_ln131_for_each_patch dataflow_in_loop_ln131_for_each_patch_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .m_axi_inout2_AWVALID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWVALID),
    .m_axi_inout2_AWREADY(1'b0),
    .m_axi_inout2_AWADDR(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWADDR),
    .m_axi_inout2_AWID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWID),
    .m_axi_inout2_AWLEN(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLEN),
    .m_axi_inout2_AWSIZE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWSIZE),
    .m_axi_inout2_AWBURST(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWBURST),
    .m_axi_inout2_AWLOCK(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWLOCK),
    .m_axi_inout2_AWCACHE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWCACHE),
    .m_axi_inout2_AWPROT(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWPROT),
    .m_axi_inout2_AWQOS(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWQOS),
    .m_axi_inout2_AWREGION(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWREGION),
    .m_axi_inout2_AWUSER(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_AWUSER),
    .m_axi_inout2_WVALID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WVALID),
    .m_axi_inout2_WREADY(1'b0),
    .m_axi_inout2_WDATA(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WDATA),
    .m_axi_inout2_WSTRB(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WSTRB),
    .m_axi_inout2_WLAST(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WLAST),
    .m_axi_inout2_WID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WID),
    .m_axi_inout2_WUSER(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_WUSER),
    .m_axi_inout2_ARVALID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARVALID),
    .m_axi_inout2_ARREADY(m_axi_inout2_ARREADY),
    .m_axi_inout2_ARADDR(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARADDR),
    .m_axi_inout2_ARID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARID),
    .m_axi_inout2_ARLEN(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLEN),
    .m_axi_inout2_ARSIZE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARSIZE),
    .m_axi_inout2_ARBURST(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARBURST),
    .m_axi_inout2_ARLOCK(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLOCK),
    .m_axi_inout2_ARCACHE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARCACHE),
    .m_axi_inout2_ARPROT(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARPROT),
    .m_axi_inout2_ARQOS(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARQOS),
    .m_axi_inout2_ARREGION(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARREGION),
    .m_axi_inout2_ARUSER(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARUSER),
    .m_axi_inout2_RVALID(m_axi_inout2_RVALID),
    .m_axi_inout2_RREADY(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_RREADY),
    .m_axi_inout2_RDATA(m_axi_inout2_RDATA),
    .m_axi_inout2_RLAST(m_axi_inout2_RLAST),
    .m_axi_inout2_RID(m_axi_inout2_RID),
    .m_axi_inout2_RFIFONUM(m_axi_inout2_RFIFONUM),
    .m_axi_inout2_RUSER(m_axi_inout2_RUSER),
    .m_axi_inout2_RRESP(m_axi_inout2_RRESP),
    .m_axi_inout2_BVALID(1'b0),
    .m_axi_inout2_BREADY(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_BREADY),
    .m_axi_inout2_BRESP(2'd0),
    .m_axi_inout2_BID(1'd0),
    .m_axi_inout2_BUSER(1'd0),
    .patch(loop_dataflow_input_count),
    .x(x),
    .m_axi_inout1_AWVALID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWVALID),
    .m_axi_inout1_AWREADY(m_axi_inout1_AWREADY),
    .m_axi_inout1_AWADDR(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWADDR),
    .m_axi_inout1_AWID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWID),
    .m_axi_inout1_AWLEN(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLEN),
    .m_axi_inout1_AWSIZE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWSIZE),
    .m_axi_inout1_AWBURST(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWBURST),
    .m_axi_inout1_AWLOCK(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLOCK),
    .m_axi_inout1_AWCACHE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWCACHE),
    .m_axi_inout1_AWPROT(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWPROT),
    .m_axi_inout1_AWQOS(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWQOS),
    .m_axi_inout1_AWREGION(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWREGION),
    .m_axi_inout1_AWUSER(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWUSER),
    .m_axi_inout1_WVALID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WVALID),
    .m_axi_inout1_WREADY(m_axi_inout1_WREADY),
    .m_axi_inout1_WDATA(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WDATA),
    .m_axi_inout1_WSTRB(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WSTRB),
    .m_axi_inout1_WLAST(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WLAST),
    .m_axi_inout1_WID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WID),
    .m_axi_inout1_WUSER(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WUSER),
    .m_axi_inout1_ARVALID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARVALID),
    .m_axi_inout1_ARREADY(1'b0),
    .m_axi_inout1_ARADDR(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARADDR),
    .m_axi_inout1_ARID(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARID),
    .m_axi_inout1_ARLEN(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLEN),
    .m_axi_inout1_ARSIZE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARSIZE),
    .m_axi_inout1_ARBURST(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARBURST),
    .m_axi_inout1_ARLOCK(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARLOCK),
    .m_axi_inout1_ARCACHE(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARCACHE),
    .m_axi_inout1_ARPROT(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARPROT),
    .m_axi_inout1_ARQOS(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARQOS),
    .m_axi_inout1_ARREGION(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARREGION),
    .m_axi_inout1_ARUSER(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_ARUSER),
    .m_axi_inout1_RVALID(1'b0),
    .m_axi_inout1_RREADY(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_RREADY),
    .m_axi_inout1_RDATA(256'd0),
    .m_axi_inout1_RLAST(1'b0),
    .m_axi_inout1_RID(1'd0),
    .m_axi_inout1_RFIFONUM(9'd0),
    .m_axi_inout1_RUSER(1'd0),
    .m_axi_inout1_RRESP(2'd0),
    .m_axi_inout1_BVALID(m_axi_inout1_BVALID),
    .m_axi_inout1_BREADY(dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_BREADY),
    .m_axi_inout1_BRESP(m_axi_inout1_BRESP),
    .m_axi_inout1_BID(m_axi_inout1_BID),
    .m_axi_inout1_BUSER(m_axi_inout1_BUSER),
    .out_r(out_r),
    .weights_address0(dataflow_in_loop_ln131_for_each_patch_U0_weights_address0),
    .weights_ce0(dataflow_in_loop_ln131_for_each_patch_U0_weights_ce0),
    .weights_d0(dataflow_in_loop_ln131_for_each_patch_U0_weights_d0),
    .weights_q0(weights_q0),
    .weights_we0(dataflow_in_loop_ln131_for_each_patch_U0_weights_we0),
    .weights_address1(dataflow_in_loop_ln131_for_each_patch_U0_weights_address1),
    .weights_ce1(dataflow_in_loop_ln131_for_each_patch_U0_weights_ce1),
    .weights_d1(dataflow_in_loop_ln131_for_each_patch_U0_weights_d1),
    .weights_q1(128'd0),
    .weights_we1(dataflow_in_loop_ln131_for_each_patch_U0_weights_we1),
    .bias_address0(dataflow_in_loop_ln131_for_each_patch_U0_bias_address0),
    .bias_ce0(dataflow_in_loop_ln131_for_each_patch_U0_bias_ce0),
    .bias_d0(dataflow_in_loop_ln131_for_each_patch_U0_bias_d0),
    .bias_q0(bias_q0),
    .bias_we0(dataflow_in_loop_ln131_for_each_patch_U0_bias_we0),
    .bias_address1(dataflow_in_loop_ln131_for_each_patch_U0_bias_address1),
    .bias_ce1(dataflow_in_loop_ln131_for_each_patch_U0_bias_ce1),
    .bias_d1(dataflow_in_loop_ln131_for_each_patch_U0_bias_d1),
    .bias_q1(128'd0),
    .bias_we1(dataflow_in_loop_ln131_for_each_patch_U0_bias_we1),
    .norm_eps_V(norm_eps_V),
    .patch_ap_vld(1'b0),
    .x_ap_vld(x_ap_vld),
    .ap_start(dataflow_in_loop_ln131_for_each_patch_U0_ap_start),
    .out_r_ap_vld(out_r_ap_vld),
    .norm_eps_V_ap_vld(norm_eps_V_ap_vld),
    .ap_done(dataflow_in_loop_ln131_for_each_patch_U0_ap_done),
    .ap_ready(dataflow_in_loop_ln131_for_each_patch_U0_ap_ready),
    .ap_idle(dataflow_in_loop_ln131_for_each_patch_U0_ap_idle),
    .ap_continue(dataflow_in_loop_ln131_for_each_patch_U0_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_input_count <= 8'd0;
    end else begin
        if ((~(loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= (loop_dataflow_input_count + 8'd1);
        end else if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_output_count <= 8'd0;
    end else begin
        if ((~(loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_continue == 1'b1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= (loop_dataflow_output_count + 8'd1);
        end else if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_continue == 1'b1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= 8'd0;
        end
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == 8'd0) & (ap_start == 1'b0) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_idle == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_ln131_for_each_patch_U0_ap_ready == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(loop_dataflow_output_count == bound_minus_1) | (ap_continue == 1'b1))) begin
        dataflow_in_loop_ln131_for_each_patch_U0_ap_continue = 1'b1;
    end else begin
        dataflow_in_loop_ln131_for_each_patch_U0_ap_continue = 1'b0;
    end
end

assign bias_address0 = dataflow_in_loop_ln131_for_each_patch_U0_bias_address0;

assign bias_address1 = 5'd0;

assign bias_ce0 = dataflow_in_loop_ln131_for_each_patch_U0_bias_ce0;

assign bias_ce1 = 1'b0;

assign bias_d0 = 128'd0;

assign bias_d1 = 128'd0;

assign bias_we0 = 1'b0;

assign bias_we1 = 1'b0;

assign bound_minus_1 = (8'd129 - 8'd1);

assign dataflow_in_loop_ln131_for_each_patch_U0_ap_start = ap_start;

assign m_axi_inout1_ARADDR = 64'd0;

assign m_axi_inout1_ARBURST = 2'd0;

assign m_axi_inout1_ARCACHE = 4'd0;

assign m_axi_inout1_ARID = 1'd0;

assign m_axi_inout1_ARLEN = 32'd0;

assign m_axi_inout1_ARLOCK = 2'd0;

assign m_axi_inout1_ARPROT = 3'd0;

assign m_axi_inout1_ARQOS = 4'd0;

assign m_axi_inout1_ARREGION = 4'd0;

assign m_axi_inout1_ARSIZE = 3'd0;

assign m_axi_inout1_ARUSER = 1'd0;

assign m_axi_inout1_ARVALID = 1'b0;

assign m_axi_inout1_AWADDR = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWADDR;

assign m_axi_inout1_AWBURST = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWBURST;

assign m_axi_inout1_AWCACHE = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWCACHE;

assign m_axi_inout1_AWID = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWID;

assign m_axi_inout1_AWLEN = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLEN;

assign m_axi_inout1_AWLOCK = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWLOCK;

assign m_axi_inout1_AWPROT = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWPROT;

assign m_axi_inout1_AWQOS = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWQOS;

assign m_axi_inout1_AWREGION = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWREGION;

assign m_axi_inout1_AWSIZE = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWSIZE;

assign m_axi_inout1_AWUSER = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWUSER;

assign m_axi_inout1_AWVALID = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_AWVALID;

assign m_axi_inout1_BREADY = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_BREADY;

assign m_axi_inout1_RREADY = 1'b0;

assign m_axi_inout1_WDATA = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WDATA;

assign m_axi_inout1_WID = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WID;

assign m_axi_inout1_WLAST = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WLAST;

assign m_axi_inout1_WSTRB = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WSTRB;

assign m_axi_inout1_WUSER = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WUSER;

assign m_axi_inout1_WVALID = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout1_WVALID;

assign m_axi_inout2_ARADDR = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARADDR;

assign m_axi_inout2_ARBURST = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARBURST;

assign m_axi_inout2_ARCACHE = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARCACHE;

assign m_axi_inout2_ARID = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARID;

assign m_axi_inout2_ARLEN = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLEN;

assign m_axi_inout2_ARLOCK = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARLOCK;

assign m_axi_inout2_ARPROT = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARPROT;

assign m_axi_inout2_ARQOS = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARQOS;

assign m_axi_inout2_ARREGION = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARREGION;

assign m_axi_inout2_ARSIZE = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARSIZE;

assign m_axi_inout2_ARUSER = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARUSER;

assign m_axi_inout2_ARVALID = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_ARVALID;

assign m_axi_inout2_AWADDR = 64'd0;

assign m_axi_inout2_AWBURST = 2'd0;

assign m_axi_inout2_AWCACHE = 4'd0;

assign m_axi_inout2_AWID = 1'd0;

assign m_axi_inout2_AWLEN = 32'd0;

assign m_axi_inout2_AWLOCK = 2'd0;

assign m_axi_inout2_AWPROT = 3'd0;

assign m_axi_inout2_AWQOS = 4'd0;

assign m_axi_inout2_AWREGION = 4'd0;

assign m_axi_inout2_AWSIZE = 3'd0;

assign m_axi_inout2_AWUSER = 1'd0;

assign m_axi_inout2_AWVALID = 1'b0;

assign m_axi_inout2_BREADY = 1'b0;

assign m_axi_inout2_RREADY = dataflow_in_loop_ln131_for_each_patch_U0_m_axi_inout2_RREADY;

assign m_axi_inout2_WDATA = 256'd0;

assign m_axi_inout2_WID = 1'd0;

assign m_axi_inout2_WLAST = 1'b0;

assign m_axi_inout2_WSTRB = 32'd0;

assign m_axi_inout2_WUSER = 1'd0;

assign m_axi_inout2_WVALID = 1'b0;

assign weights_address0 = dataflow_in_loop_ln131_for_each_patch_U0_weights_address0;

assign weights_address1 = 5'd0;

assign weights_ce0 = dataflow_in_loop_ln131_for_each_patch_U0_weights_ce0;

assign weights_ce1 = 1'b0;

assign weights_d0 = 128'd0;

assign weights_d1 = 128'd0;

assign weights_we0 = 1'b0;

assign weights_we1 = 1'b0;

endmodule //ViT_act_compute_norm
