{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:03:00 2018 " "Info: Processing started: Thu Nov 29 10:03:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off contador -c contador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador -c contador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iKEY\[0\] register register flipflopT:cont7\|QB flipflopT:cont8\|QB 450.05 MHz Internal " "Info: Clock \"iKEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"flipflopT:cont7\|QB\" and destination register \"flipflopT:cont8\|QB\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.706 ns + Longest register register " "Info: + Longest register to register delay is 1.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopT:cont7\|QB 1 REG LCFF_X51_Y4_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:cont7|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.438 ns) 0.946 ns flipflopT:cont8\|QB~0 2 COMB LCCOMB_X51_Y4_N2 1 " "Info: 2: + IC(0.508 ns) + CELL(0.438 ns) = 0.946 ns; Loc. = LCCOMB_X51_Y4_N2; Fanout = 1; COMB Node = 'flipflopT:cont8\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { flipflopT:cont7|QB flipflopT:cont8|QB~0 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.415 ns) 1.622 ns flipflopT:cont8\|QB~1 3 COMB LCCOMB_X51_Y4_N16 1 " "Info: 3: + IC(0.261 ns) + CELL(0.415 ns) = 1.622 ns; Loc. = LCCOMB_X51_Y4_N16; Fanout = 1; COMB Node = 'flipflopT:cont8\|QB~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { flipflopT:cont8|QB~0 flipflopT:cont8|QB~1 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.706 ns flipflopT:cont8\|QB 4 REG LCFF_X51_Y4_N17 8 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.706 ns; Loc. = LCFF_X51_Y4_N17; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.937 ns ( 54.92 % ) " "Info: Total cell delay = 0.937 ns ( 54.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.769 ns ( 45.08 % ) " "Info: Total interconnect delay = 0.769 ns ( 45.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { flipflopT:cont7|QB flipflopT:cont8|QB~0 flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.706 ns" { flipflopT:cont7|QB {} flipflopT:cont8|QB~0 {} flipflopT:cont8|QB~1 {} flipflopT:cont8|QB {} } { 0.000ns 0.508ns 0.261ns 0.000ns } { 0.000ns 0.438ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.802 ns + Shortest register " "Info: + Shortest clock path from clock \"iKEY\[0\]\" to destination register is 3.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.537 ns) 3.802 ns flipflopT:cont8\|QB 2 REG LCFF_X51_Y4_N17 8 " "Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N17; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { iKEY[0] flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.27 % ) " "Info: Total cell delay = 1.379 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 63.73 % ) " "Info: Total interconnect delay = 2.423 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.802 ns - Longest register " "Info: - Longest clock path from clock \"iKEY\[0\]\" to source register is 3.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.537 ns) 3.802 ns flipflopT:cont7\|QB 2 REG LCFF_X51_Y4_N27 9 " "Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { iKEY[0] flipflopT:cont7|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.27 % ) " "Info: Total cell delay = 1.379 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 63.73 % ) " "Info: Total interconnect delay = 2.423 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont7|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont7|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont7|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont7|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { flipflopT:cont7|QB flipflopT:cont8|QB~0 flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.706 ns" { flipflopT:cont7|QB {} flipflopT:cont8|QB~0 {} flipflopT:cont8|QB~1 {} flipflopT:cont8|QB {} } { 0.000ns 0.508ns 0.261ns 0.000ns } { 0.000ns 0.438ns 0.415ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont7|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont7|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { flipflopT:cont8|QB {} } {  } {  } "" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flipflopT:cont7\|QB iSW\[0\] iKEY\[0\] 4.123 ns register " "Info: tsu for register \"flipflopT:cont7\|QB\" (data pin = \"iSW\[0\]\", clock pin = \"iKEY\[0\]\") is 4.123 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.961 ns + Longest pin register " "Info: + Longest pin to register delay is 7.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[0\] 1 PIN PIN_AA23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 4; PIN Node = 'iSW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.949 ns) + CELL(0.410 ns) 7.181 ns e\[2\] 2 COMB LCCOMB_X51_Y4_N30 5 " "Info: 2: + IC(5.949 ns) + CELL(0.410 ns) = 7.181 ns; Loc. = LCCOMB_X51_Y4_N30; Fanout = 5; COMB Node = 'e\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { iSW[0] e[2] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.416 ns) 7.877 ns flipflopT:cont7\|QB~1 3 COMB LCCOMB_X51_Y4_N26 1 " "Info: 3: + IC(0.280 ns) + CELL(0.416 ns) = 7.877 ns; Loc. = LCCOMB_X51_Y4_N26; Fanout = 1; COMB Node = 'flipflopT:cont7\|QB~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { e[2] flipflopT:cont7|QB~1 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.961 ns flipflopT:cont7\|QB 4 REG LCFF_X51_Y4_N27 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.961 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopT:cont7|QB~1 flipflopT:cont7|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 21.76 % ) " "Info: Total cell delay = 1.732 ns ( 21.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.229 ns ( 78.24 % ) " "Info: Total interconnect delay = 6.229 ns ( 78.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.961 ns" { iSW[0] e[2] flipflopT:cont7|QB~1 flipflopT:cont7|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.961 ns" { iSW[0] {} iSW[0]~combout {} e[2] {} flipflopT:cont7|QB~1 {} flipflopT:cont7|QB {} } { 0.000ns 0.000ns 5.949ns 0.280ns 0.000ns } { 0.000ns 0.822ns 0.410ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.802 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination register is 3.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.537 ns) 3.802 ns flipflopT:cont7\|QB 2 REG LCFF_X51_Y4_N27 9 " "Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N27; Fanout = 9; REG Node = 'flipflopT:cont7\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { iKEY[0] flipflopT:cont7|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.27 % ) " "Info: Total cell delay = 1.379 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 63.73 % ) " "Info: Total interconnect delay = 2.423 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont7|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont7|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.961 ns" { iSW[0] e[2] flipflopT:cont7|QB~1 flipflopT:cont7|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.961 ns" { iSW[0] {} iSW[0]~combout {} e[2] {} flipflopT:cont7|QB~1 {} flipflopT:cont7|QB {} } { 0.000ns 0.000ns 5.949ns 0.280ns 0.000ns } { 0.000ns 0.822ns 0.410ns 0.416ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont7|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont7|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX0_D\[0\] flipflopT:cont3\|QB 11.243 ns register " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX0_D\[0\]\" through register \"flipflopT:cont3\|QB\" is 11.243 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.802 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source register is 3.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.537 ns) 3.802 ns flipflopT:cont3\|QB 2 REG LCFF_X51_Y4_N29 9 " "Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N29; Fanout = 9; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { iKEY[0] flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.27 % ) " "Info: Total cell delay = 1.379 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 63.73 % ) " "Info: Total interconnect delay = 2.423 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont3|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.191 ns + Longest register pin " "Info: + Longest register to pin delay is 7.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopT:cont3\|QB 1 REG LCFF_X51_Y4_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y4_N29; Fanout = 9; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.419 ns) 1.156 ns BinToHex8:hex\|BinToHex4:display1\|oHEX0_D\[0\]~0 2 COMB LCCOMB_X51_Y4_N24 1 " "Info: 2: + IC(0.737 ns) + CELL(0.419 ns) = 1.156 ns; Loc. = LCCOMB_X51_Y4_N24; Fanout = 1; COMB Node = 'BinToHex8:hex\|BinToHex4:display1\|oHEX0_D\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { flipflopT:cont3|QB BinToHex8:hex|BinToHex4:display1|oHEX0_D[0]~0 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.267 ns) + CELL(2.768 ns) 7.191 ns oHEX0_D\[0\] 3 PIN PIN_AE8 0 " "Info: 3: + IC(3.267 ns) + CELL(2.768 ns) = 7.191 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oHEX0_D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.035 ns" { BinToHex8:hex|BinToHex4:display1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.187 ns ( 44.32 % ) " "Info: Total cell delay = 3.187 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.004 ns ( 55.68 % ) " "Info: Total interconnect delay = 4.004 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { flipflopT:cont3|QB BinToHex8:hex|BinToHex4:display1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.191 ns" { flipflopT:cont3|QB {} BinToHex8:hex|BinToHex4:display1|oHEX0_D[0]~0 {} oHEX0_D[0] {} } { 0.000ns 0.737ns 3.267ns } { 0.000ns 0.419ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont3|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { flipflopT:cont3|QB BinToHex8:hex|BinToHex4:display1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.191 ns" { flipflopT:cont3|QB {} BinToHex8:hex|BinToHex4:display1|oHEX0_D[0]~0 {} oHEX0_D[0] {} } { 0.000ns 0.737ns 3.267ns } { 0.000ns 0.419ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flipflopT:cont1\|QB iSW\[0\] iKEY\[0\] -2.957 ns register " "Info: th for register \"flipflopT:cont1\|QB\" (data pin = \"iSW\[0\]\", clock pin = \"iKEY\[0\]\") is -2.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.802 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination register is 3.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.537 ns) 3.802 ns flipflopT:cont1\|QB 2 REG LCFF_X51_Y4_N9 11 " "Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.802 ns; Loc. = LCFF_X51_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.27 % ) " "Info: Total cell delay = 1.379 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 63.73 % ) " "Info: Total interconnect delay = 2.423 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.025 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[0\] 1 PIN PIN_AA23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 4; PIN Node = 'iSW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.699 ns) + CELL(0.420 ns) 6.941 ns flipflopT:cont1\|QB~0 2 COMB LCCOMB_X51_Y4_N8 1 " "Info: 2: + IC(5.699 ns) + CELL(0.420 ns) = 6.941 ns; Loc. = LCCOMB_X51_Y4_N8; Fanout = 1; COMB Node = 'flipflopT:cont1\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { iSW[0] flipflopT:cont1|QB~0 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.025 ns flipflopT:cont1\|QB 3 REG LCFF_X51_Y4_N9 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.025 ns; Loc. = LCFF_X51_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopT:cont1|QB~0 flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 18.88 % ) " "Info: Total cell delay = 1.326 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.699 ns ( 81.12 % ) " "Info: Total interconnect delay = 5.699 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { iSW[0] flipflopT:cont1|QB~0 flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { iSW[0] {} iSW[0]~combout {} flipflopT:cont1|QB~0 {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 5.699ns 0.000ns } { 0.000ns 0.822ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { iSW[0] flipflopT:cont1|QB~0 flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { iSW[0] {} iSW[0]~combout {} flipflopT:cont1|QB~0 {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 5.699ns 0.000ns } { 0.000ns 0.822ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:03:01 2018 " "Info: Processing ended: Thu Nov 29 10:03:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
