
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v
# synth_design -part xc7z020clg484-3 -top fetcher -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fetcher -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 235516 
WARNING: [Synth 8-2507] parameter declaration becomes local in generic_fifo_sc_a with formal parameter declaration list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1653]
WARNING: [Synth 8-2507] parameter declaration becomes local in dpram with formal parameter declaration list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1753]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1510.500 ; gain = 78.395 ; free physical = 240380 ; free virtual = 307356
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fetcher' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:31]
	Parameter MAT_VAL_FILE bound to: /home/aatman/Desktop/SpMV/src/coe/mat_val.txt - type: string 
	Parameter COL_ID_FILE bound to: /home/aatman/Desktop/SpMV/src/coe/col_id.txt - type: string 
	Parameter ROW_ID_FILE bound to: /home/aatman/Desktop/SpMV/src/coe/row_id.txt - type: string 
	Parameter FIFO_DEPTH_BITS bound to: 3 - type: integer 
	Parameter ROW_ID_ROM_DWIDTH bound to: 8 - type: integer 
	Parameter ROW_ID_ROM_NUM_ADDR bound to: 8864 - type: integer 
	Parameter ROW_ID_AWIDTH bound to: 14 - type: integer 
	Parameter MAT_VAL_ROM_DWIDTH bound to: 8 - type: integer 
	Parameter MAT_VAL_ROM_NUM_ADDR bound to: 8864 - type: integer 
	Parameter MAT_VAL_AWIDTH bound to: 14 - type: integer 
	Parameter COL_ID_ROM_DWIDTH bound to: 8 - type: integer 
	Parameter COL_ID_ROM_NUM_ADDR bound to: 8864 - type: integer 
	Parameter COL_ID_AWIDTH bound to: 14 - type: integer 
	Parameter NUM_CHANNEL_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1805]
	Parameter INIT bound to: 360'b001011110110100001101111011011010110010100101111011000010110000101110100011011010110000101101110001011110100010001100101011100110110101101110100011011110111000000101111010100110111000001001101010101100010111101110011011100100110001100101111011000110110111101100101001011110110110101100001011101000101111101110110011000010110110000101110011101000111100001110100 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter NUM_WORDS bound to: 8864 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1805]
INFO: [Synth 8-6157] synthesizing module 'spram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1805]
	Parameter INIT bound to: 352'b0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101100011011011110110110001011111011010010110010000101110011101000111100001110100 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter NUM_WORDS bound to: 8864 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spram__parameterized0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1805]
INFO: [Synth 8-6157] synthesizing module 'spram__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1805]
	Parameter INIT bound to: 352'b0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101110010011011110111011101011111011010010110010000101110011101000111100001110100 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter NUM_WORDS bound to: 8864 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spram__parameterized1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1805]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1647]
	Parameter dw bound to: 8 - type: integer 
	Parameter aw bound to: 3 - type: integer 
	Parameter max_size bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dpram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1737]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter NUM_WORDS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1737]
WARNING: [Synth 8-3848] Net din_nc in module/entity generic_fifo_sc_a does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1667]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_a' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1647]
INFO: [Synth 8-6155] done synthesizing module 'fetcher' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1541.766 ; gain = 109.660 ; free physical = 240354 ; free virtual = 307331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1541.766 ; gain = 109.660 ; free physical = 240325 ; free virtual = 307301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.766 ; gain = 117.660 ; free physical = 240323 ; free virtual = 307299
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.762 ; gain = 125.656 ; free physical = 240293 ; free virtual = 307269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 192   
+---Registers : 
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 195   
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 192   
	                1 Bit    Registers := 96    
+---RAMs : 
	              69K Bit         RAMs := 3     
	               64 Bit         RAMs := 96    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 192   
	   2 Input      1 Bit        Muxes := 387   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fetcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module spram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module spram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module spram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module generic_fifo_sc_a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM mat_val_rom/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mat_val_rom/mem_reg was removed. 
warning: Removed RAM col_id_rom/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element col_id_rom/mem_reg was removed. 
warning: Removed RAM row_id_rom/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element row_id_rom/mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_0/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_0/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_0/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_1/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_1/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_1/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_2/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_2/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_2/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_3/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_3/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_3/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_4/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_4/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_4/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_5/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_5/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_5/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_6/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_6/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_6/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_7/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_7/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_7/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_8/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_8/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_8/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_9/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_9/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_9/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_10/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_10/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_10/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_11/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_11/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_11/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_12/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_12/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_12/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_13/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_13/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_13/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_14/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_14/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_14/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_15/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_15/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_15/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_16/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_16/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_16/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_17/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_17/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_17/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_18/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_18/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_18/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_19/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_19/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_19/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_20/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_20/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_20/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_21/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_21/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_21/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_22/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_22/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_22/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_23/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_23/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_23/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_24/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_24/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_24/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_25/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_25/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_25/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_26/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_26/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_26/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_27/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_27/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_27/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_28/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_28/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_28/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_29/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_29/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_29/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_30/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_30/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_30/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_mat_val_31/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_col_id_31/u0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_row_id_31/u0/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_3/row_id_rom/dout_reg[4]' (FD) to 'i_3/row_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/row_id_rom/dout_reg[5]' (FD) to 'i_3/row_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/row_id_rom/dout_reg[2]' (FD) to 'i_3/row_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/row_id_rom/dout_reg[3]' (FD) to 'i_3/row_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/row_id_rom/dout_reg[0]' (FD) to 'i_3/row_id_rom/dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/row_id_rom/dout_reg[1]' (FD) to 'i_3/row_id_rom/dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_3/row_id_rom/dout_reg[6]' (FD) to 'i_3/row_id_rom/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\row_id_rom/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_1/col_id_rom/dout_reg[4]' (FD) to 'i_1/col_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/col_id_rom/dout_reg[5]' (FD) to 'i_1/col_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/col_id_rom/dout_reg[2]' (FD) to 'i_1/col_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/col_id_rom/dout_reg[3]' (FD) to 'i_1/col_id_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/col_id_rom/dout_reg[0]' (FD) to 'i_1/col_id_rom/dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/col_id_rom/dout_reg[1]' (FD) to 'i_1/col_id_rom/dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/col_id_rom/dout_reg[6]' (FD) to 'i_1/col_id_rom/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\col_id_rom/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/mat_val_rom/dout_reg[4]' (FD) to 'i_0/mat_val_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/mat_val_rom/dout_reg[5]' (FD) to 'i_0/mat_val_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/mat_val_rom/dout_reg[2]' (FD) to 'i_0/mat_val_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/mat_val_rom/dout_reg[3]' (FD) to 'i_0/mat_val_rom/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/mat_val_rom/dout_reg[0]' (FD) to 'i_0/mat_val_rom/dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/mat_val_rom/dout_reg[1]' (FD) to 'i_0/mat_val_rom/dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/mat_val_rom/dout_reg[6]' (FD) to 'i_0/mat_val_rom/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mat_val_rom/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_reg[14] )
INFO: [Synth 8-3886] merging instance 'fifo_row_id_0i_3/fifo_row_id_0/u0/out_a_reg[0]' (FD) to 'fifo_row_id_0i_3/fifo_row_id_0/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_0i_3/fifo_row_id_0/u0/out_a_reg[1]' (FD) to 'fifo_row_id_0i_3/fifo_row_id_0/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_1i_7/fifo_row_id_1/u0/out_a_reg[0]' (FD) to 'fifo_row_id_1i_7/fifo_row_id_1/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_1i_7/fifo_row_id_1/u0/out_a_reg[1]' (FD) to 'fifo_row_id_1i_7/fifo_row_id_1/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_2i_11/fifo_row_id_2/u0/out_a_reg[0]' (FD) to 'fifo_row_id_2i_11/fifo_row_id_2/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_2i_11/fifo_row_id_2/u0/out_a_reg[1]' (FD) to 'fifo_row_id_2i_11/fifo_row_id_2/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_3i_14/fifo_row_id_3/u0/out_a_reg[0]' (FD) to 'fifo_row_id_3i_14/fifo_row_id_3/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_3i_14/fifo_row_id_3/u0/out_a_reg[1]' (FD) to 'fifo_row_id_3i_14/fifo_row_id_3/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_4i_17/fifo_row_id_4/u0/out_a_reg[0]' (FD) to 'fifo_row_id_4i_17/fifo_row_id_4/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_4i_17/fifo_row_id_4/u0/out_a_reg[1]' (FD) to 'fifo_row_id_4i_17/fifo_row_id_4/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_5i_20/fifo_row_id_5/u0/out_a_reg[0]' (FD) to 'fifo_row_id_5i_20/fifo_row_id_5/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_5i_20/fifo_row_id_5/u0/out_a_reg[1]' (FD) to 'fifo_row_id_5i_20/fifo_row_id_5/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_6i_23/fifo_row_id_6/u0/out_a_reg[0]' (FD) to 'fifo_row_id_6i_23/fifo_row_id_6/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_6i_23/fifo_row_id_6/u0/out_a_reg[1]' (FD) to 'fifo_row_id_6i_23/fifo_row_id_6/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_7i_26/fifo_row_id_7/u0/out_a_reg[0]' (FD) to 'fifo_row_id_7i_26/fifo_row_id_7/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_7i_26/fifo_row_id_7/u0/out_a_reg[1]' (FD) to 'fifo_row_id_7i_26/fifo_row_id_7/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_8i_29/fifo_row_id_8/u0/out_a_reg[0]' (FD) to 'fifo_row_id_8i_29/fifo_row_id_8/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_8i_29/fifo_row_id_8/u0/out_a_reg[1]' (FD) to 'fifo_row_id_8i_29/fifo_row_id_8/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_9i_32/fifo_row_id_9/u0/out_a_reg[0]' (FD) to 'fifo_row_id_9i_32/fifo_row_id_9/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_9i_32/fifo_row_id_9/u0/out_a_reg[1]' (FD) to 'fifo_row_id_9i_32/fifo_row_id_9/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_10i_35/fifo_row_id_10/u0/out_a_reg[0]' (FD) to 'fifo_row_id_10i_35/fifo_row_id_10/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_10i_35/fifo_row_id_10/u0/out_a_reg[1]' (FD) to 'fifo_row_id_10i_35/fifo_row_id_10/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_11i_38/fifo_row_id_11/u0/out_a_reg[0]' (FD) to 'fifo_row_id_11i_38/fifo_row_id_11/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_11i_38/fifo_row_id_11/u0/out_a_reg[1]' (FD) to 'fifo_row_id_11i_38/fifo_row_id_11/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_12i_41/fifo_row_id_12/u0/out_a_reg[0]' (FD) to 'fifo_row_id_12i_41/fifo_row_id_12/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_12i_41/fifo_row_id_12/u0/out_a_reg[1]' (FD) to 'fifo_row_id_12i_41/fifo_row_id_12/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_13i_44/fifo_row_id_13/u0/out_a_reg[0]' (FD) to 'fifo_row_id_13i_44/fifo_row_id_13/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_13i_44/fifo_row_id_13/u0/out_a_reg[1]' (FD) to 'fifo_row_id_13i_44/fifo_row_id_13/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_14i_47/fifo_row_id_14/u0/out_a_reg[0]' (FD) to 'fifo_row_id_14i_47/fifo_row_id_14/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_14i_47/fifo_row_id_14/u0/out_a_reg[1]' (FD) to 'fifo_row_id_14i_47/fifo_row_id_14/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_15i_50/fifo_row_id_15/u0/out_a_reg[0]' (FD) to 'fifo_row_id_15i_50/fifo_row_id_15/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_15i_50/fifo_row_id_15/u0/out_a_reg[1]' (FD) to 'fifo_row_id_15i_50/fifo_row_id_15/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_16i_53/fifo_row_id_16/u0/out_a_reg[0]' (FD) to 'fifo_row_id_16i_53/fifo_row_id_16/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_16i_53/fifo_row_id_16/u0/out_a_reg[1]' (FD) to 'fifo_row_id_16i_53/fifo_row_id_16/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_17i_56/fifo_row_id_17/u0/out_a_reg[0]' (FD) to 'fifo_row_id_17i_56/fifo_row_id_17/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_17i_56/fifo_row_id_17/u0/out_a_reg[1]' (FD) to 'fifo_row_id_17i_56/fifo_row_id_17/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_18i_59/fifo_row_id_18/u0/out_a_reg[0]' (FD) to 'fifo_row_id_18i_59/fifo_row_id_18/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_18i_59/fifo_row_id_18/u0/out_a_reg[1]' (FD) to 'fifo_row_id_18i_59/fifo_row_id_18/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_19i_62/fifo_row_id_19/u0/out_a_reg[0]' (FD) to 'fifo_row_id_19i_62/fifo_row_id_19/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_19i_62/fifo_row_id_19/u0/out_a_reg[1]' (FD) to 'fifo_row_id_19i_62/fifo_row_id_19/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_20i_65/fifo_row_id_20/u0/out_a_reg[0]' (FD) to 'fifo_row_id_20i_65/fifo_row_id_20/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_20i_65/fifo_row_id_20/u0/out_a_reg[1]' (FD) to 'fifo_row_id_20i_65/fifo_row_id_20/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_21i_68/fifo_row_id_21/u0/out_a_reg[0]' (FD) to 'fifo_row_id_21i_68/fifo_row_id_21/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_21i_68/fifo_row_id_21/u0/out_a_reg[1]' (FD) to 'fifo_row_id_21i_68/fifo_row_id_21/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_22i_71/fifo_row_id_22/u0/out_a_reg[0]' (FD) to 'fifo_row_id_22i_71/fifo_row_id_22/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_22i_71/fifo_row_id_22/u0/out_a_reg[1]' (FD) to 'fifo_row_id_22i_71/fifo_row_id_22/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_23i_74/fifo_row_id_23/u0/out_a_reg[0]' (FD) to 'fifo_row_id_23i_74/fifo_row_id_23/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_23i_74/fifo_row_id_23/u0/out_a_reg[1]' (FD) to 'fifo_row_id_23i_74/fifo_row_id_23/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_24i_77/fifo_row_id_24/u0/out_a_reg[0]' (FD) to 'fifo_row_id_24i_77/fifo_row_id_24/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_24i_77/fifo_row_id_24/u0/out_a_reg[1]' (FD) to 'fifo_row_id_24i_77/fifo_row_id_24/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_25i_80/fifo_row_id_25/u0/out_a_reg[0]' (FD) to 'fifo_row_id_25i_80/fifo_row_id_25/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_25i_80/fifo_row_id_25/u0/out_a_reg[1]' (FD) to 'fifo_row_id_25i_80/fifo_row_id_25/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_26i_83/fifo_row_id_26/u0/out_a_reg[0]' (FD) to 'fifo_row_id_26i_83/fifo_row_id_26/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_26i_83/fifo_row_id_26/u0/out_a_reg[1]' (FD) to 'fifo_row_id_26i_83/fifo_row_id_26/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_27i_86/fifo_row_id_27/u0/out_a_reg[0]' (FD) to 'fifo_row_id_27i_86/fifo_row_id_27/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_27i_86/fifo_row_id_27/u0/out_a_reg[1]' (FD) to 'fifo_row_id_27i_86/fifo_row_id_27/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_28i_89/fifo_row_id_28/u0/out_a_reg[0]' (FD) to 'fifo_row_id_28i_89/fifo_row_id_28/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_28i_89/fifo_row_id_28/u0/out_a_reg[1]' (FD) to 'fifo_row_id_28i_89/fifo_row_id_28/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_29i_92/fifo_row_id_29/u0/out_a_reg[0]' (FD) to 'fifo_row_id_29i_92/fifo_row_id_29/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_29i_92/fifo_row_id_29/u0/out_a_reg[1]' (FD) to 'fifo_row_id_29i_92/fifo_row_id_29/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_30i_95/fifo_row_id_30/u0/out_a_reg[0]' (FD) to 'fifo_row_id_30i_95/fifo_row_id_30/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_30i_95/fifo_row_id_30/u0/out_a_reg[1]' (FD) to 'fifo_row_id_30i_95/fifo_row_id_30/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_31i_98/fifo_row_id_31/u0/out_a_reg[0]' (FD) to 'fifo_row_id_31i_98/fifo_row_id_31/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_row_id_31i_98/fifo_row_id_31/u0/out_a_reg[1]' (FD) to 'fifo_row_id_31i_98/fifo_row_id_31/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_0i_1/fifo_col_id_0/u0/out_a_reg[0]' (FD) to 'fifo_col_id_0i_1/fifo_col_id_0/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_0i_1/fifo_col_id_0/u0/out_a_reg[1]' (FD) to 'fifo_col_id_0i_1/fifo_col_id_0/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_1i_6/fifo_col_id_1/u0/out_a_reg[0]' (FD) to 'fifo_col_id_1i_6/fifo_col_id_1/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_1i_6/fifo_col_id_1/u0/out_a_reg[1]' (FD) to 'fifo_col_id_1i_6/fifo_col_id_1/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_2i_10/fifo_col_id_2/u0/out_a_reg[0]' (FD) to 'fifo_col_id_2i_10/fifo_col_id_2/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_2i_10/fifo_col_id_2/u0/out_a_reg[1]' (FD) to 'fifo_col_id_2i_10/fifo_col_id_2/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_3i_13/fifo_col_id_3/u0/out_a_reg[0]' (FD) to 'fifo_col_id_3i_13/fifo_col_id_3/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_3i_13/fifo_col_id_3/u0/out_a_reg[1]' (FD) to 'fifo_col_id_3i_13/fifo_col_id_3/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_4i_16/fifo_col_id_4/u0/out_a_reg[0]' (FD) to 'fifo_col_id_4i_16/fifo_col_id_4/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_4i_16/fifo_col_id_4/u0/out_a_reg[1]' (FD) to 'fifo_col_id_4i_16/fifo_col_id_4/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_5i_19/fifo_col_id_5/u0/out_a_reg[0]' (FD) to 'fifo_col_id_5i_19/fifo_col_id_5/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_5i_19/fifo_col_id_5/u0/out_a_reg[1]' (FD) to 'fifo_col_id_5i_19/fifo_col_id_5/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_6i_22/fifo_col_id_6/u0/out_a_reg[0]' (FD) to 'fifo_col_id_6i_22/fifo_col_id_6/u0/out_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_6i_22/fifo_col_id_6/u0/out_a_reg[1]' (FD) to 'fifo_col_id_6i_22/fifo_col_id_6/u0/out_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'fifo_col_id_7i_25/fifo_col_id_7/u0/out_a_reg[0]' (FD) to 'fifo_col_id_7i_25/fifo_col_id_7/u0/out_a_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.520 ; gain = 342.414 ; free physical = 239628 ; free virtual = 306607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------+-----------+----------------------+--------------+
|fetcher     | fifo_mat_val_0/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_0/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_0/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_1/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_1/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_1/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_2/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_2/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_2/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_3/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_3/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_3/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_4/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_4/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_4/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_5/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_5/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_5/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_6/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_6/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_6/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_7/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_7/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_7/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_8/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_8/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_8/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_9/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_9/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_9/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_10/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_10/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_10/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_11/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_11/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_11/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_12/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_12/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_12/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_13/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_13/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_13/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_14/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_14/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_14/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_15/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_15/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_15/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_16/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_16/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_16/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_17/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_17/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_17/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_18/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_18/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_18/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_19/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_19/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_19/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_20/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_20/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_20/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_21/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_21/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_21/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_22/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_22/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_22/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_23/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_23/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_23/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_24/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_24/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_24/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_25/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_25/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_25/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_26/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_26/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_26/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_27/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_27/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_27/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_28/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_28/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_28/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_29/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_29/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_29/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_30/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_30/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_30/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_31/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_31/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_31/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
+------------+----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239612 ; free virtual = 306591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------+-----------+----------------------+--------------+
|fetcher     | fifo_mat_val_0/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_0/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_0/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_1/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_1/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_1/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_2/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_2/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_2/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_3/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_3/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_3/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_4/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_4/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_4/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_5/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_5/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_5/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_6/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_6/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_6/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_7/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_7/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_7/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_8/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_8/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_8/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_9/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_9/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_9/u0/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_10/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_10/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_10/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_11/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_11/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_11/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_12/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_12/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_12/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_13/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_13/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_13/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_14/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_14/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_14/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_15/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_15/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_15/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_16/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_16/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_16/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_17/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_17/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_17/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_18/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_18/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_18/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_19/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_19/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_19/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_20/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_20/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_20/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_21/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_21/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_21/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_22/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_22/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_22/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_23/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_23/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_23/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_24/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_24/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_24/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_25/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_25/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_25/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_26/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_26/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_26/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_27/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_27/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_27/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_28/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_28/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_28/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_29/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_29/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_29/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_30/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_30/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_30/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_mat_val_31/u0/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_col_id_31/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|fetcher     | fifo_row_id_31/u0/ram_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
+------------+----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239569 ; free virtual = 306547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239562 ; free virtual = 306540
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239562 ; free virtual = 306540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239560 ; free virtual = 306538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239559 ; free virtual = 306537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239559 ; free virtual = 306537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239558 ; free virtual = 306536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     4|
|3     |LUT2   |   291|
|4     |LUT3   |   291|
|5     |LUT4   |   195|
|6     |LUT5   |   197|
|7     |LUT6   |   258|
|8     |RAM32M |    96|
|9     |FDCE   |   797|
|10    |FDRE   |   576|
+------+-------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |  2709|
|2     |  fifo_col_id_0   |generic_fifo_sc_a    |    25|
|3     |    u0            |dpram_189            |     7|
|4     |  fifo_col_id_1   |generic_fifo_sc_a_0  |    25|
|5     |    u0            |dpram_188            |     7|
|6     |  fifo_col_id_10  |generic_fifo_sc_a_1  |    26|
|7     |    u0            |dpram_187            |     7|
|8     |  fifo_col_id_11  |generic_fifo_sc_a_2  |    26|
|9     |    u0            |dpram_186            |     7|
|10    |  fifo_col_id_12  |generic_fifo_sc_a_3  |    26|
|11    |    u0            |dpram_185            |     7|
|12    |  fifo_col_id_13  |generic_fifo_sc_a_4  |    26|
|13    |    u0            |dpram_184            |     7|
|14    |  fifo_col_id_14  |generic_fifo_sc_a_5  |    26|
|15    |    u0            |dpram_183            |     7|
|16    |  fifo_col_id_15  |generic_fifo_sc_a_6  |    26|
|17    |    u0            |dpram_182            |     7|
|18    |  fifo_col_id_16  |generic_fifo_sc_a_7  |    25|
|19    |    u0            |dpram_181            |     7|
|20    |  fifo_col_id_17  |generic_fifo_sc_a_8  |    25|
|21    |    u0            |dpram_180            |     7|
|22    |  fifo_col_id_18  |generic_fifo_sc_a_9  |    25|
|23    |    u0            |dpram_179            |     7|
|24    |  fifo_col_id_19  |generic_fifo_sc_a_10 |    25|
|25    |    u0            |dpram_178            |     7|
|26    |  fifo_col_id_2   |generic_fifo_sc_a_11 |    25|
|27    |    u0            |dpram_177            |     7|
|28    |  fifo_col_id_20  |generic_fifo_sc_a_12 |    25|
|29    |    u0            |dpram_176            |     7|
|30    |  fifo_col_id_21  |generic_fifo_sc_a_13 |    25|
|31    |    u0            |dpram_175            |     7|
|32    |  fifo_col_id_22  |generic_fifo_sc_a_14 |    25|
|33    |    u0            |dpram_174            |     7|
|34    |  fifo_col_id_23  |generic_fifo_sc_a_15 |    25|
|35    |    u0            |dpram_173            |     7|
|36    |  fifo_col_id_24  |generic_fifo_sc_a_16 |    26|
|37    |    u0            |dpram_172            |     7|
|38    |  fifo_col_id_25  |generic_fifo_sc_a_17 |    26|
|39    |    u0            |dpram_171            |     7|
|40    |  fifo_col_id_26  |generic_fifo_sc_a_18 |    29|
|41    |    u0            |dpram_170            |     7|
|42    |  fifo_col_id_27  |generic_fifo_sc_a_19 |    27|
|43    |    u0            |dpram_169            |     7|
|44    |  fifo_col_id_28  |generic_fifo_sc_a_20 |    26|
|45    |    u0            |dpram_168            |     7|
|46    |  fifo_col_id_29  |generic_fifo_sc_a_21 |    26|
|47    |    u0            |dpram_167            |     7|
|48    |  fifo_col_id_3   |generic_fifo_sc_a_22 |    25|
|49    |    u0            |dpram_166            |     7|
|50    |  fifo_col_id_30  |generic_fifo_sc_a_23 |    27|
|51    |    u0            |dpram_165            |     7|
|52    |  fifo_col_id_31  |generic_fifo_sc_a_24 |    27|
|53    |    u0            |dpram_164            |     7|
|54    |  fifo_col_id_4   |generic_fifo_sc_a_25 |    25|
|55    |    u0            |dpram_163            |     7|
|56    |  fifo_col_id_5   |generic_fifo_sc_a_26 |    25|
|57    |    u0            |dpram_162            |     7|
|58    |  fifo_col_id_6   |generic_fifo_sc_a_27 |    25|
|59    |    u0            |dpram_161            |     7|
|60    |  fifo_col_id_7   |generic_fifo_sc_a_28 |    25|
|61    |    u0            |dpram_160            |     7|
|62    |  fifo_col_id_8   |generic_fifo_sc_a_29 |    26|
|63    |    u0            |dpram_159            |     7|
|64    |  fifo_col_id_9   |generic_fifo_sc_a_30 |    26|
|65    |    u0            |dpram_158            |     7|
|66    |  fifo_mat_val_0  |generic_fifo_sc_a_31 |    25|
|67    |    u0            |dpram_157            |     7|
|68    |  fifo_mat_val_1  |generic_fifo_sc_a_32 |    25|
|69    |    u0            |dpram_156            |     7|
|70    |  fifo_mat_val_10 |generic_fifo_sc_a_33 |    26|
|71    |    u0            |dpram_155            |     7|
|72    |  fifo_mat_val_11 |generic_fifo_sc_a_34 |    26|
|73    |    u0            |dpram_154            |     7|
|74    |  fifo_mat_val_12 |generic_fifo_sc_a_35 |    26|
|75    |    u0            |dpram_153            |     7|
|76    |  fifo_mat_val_13 |generic_fifo_sc_a_36 |    26|
|77    |    u0            |dpram_152            |     7|
|78    |  fifo_mat_val_14 |generic_fifo_sc_a_37 |    26|
|79    |    u0            |dpram_151            |     7|
|80    |  fifo_mat_val_15 |generic_fifo_sc_a_38 |    26|
|81    |    u0            |dpram_150            |     7|
|82    |  fifo_mat_val_16 |generic_fifo_sc_a_39 |    25|
|83    |    u0            |dpram_149            |     7|
|84    |  fifo_mat_val_17 |generic_fifo_sc_a_40 |    25|
|85    |    u0            |dpram_148            |     7|
|86    |  fifo_mat_val_18 |generic_fifo_sc_a_41 |    25|
|87    |    u0            |dpram_147            |     7|
|88    |  fifo_mat_val_19 |generic_fifo_sc_a_42 |    25|
|89    |    u0            |dpram_146            |     7|
|90    |  fifo_mat_val_2  |generic_fifo_sc_a_43 |    25|
|91    |    u0            |dpram_145            |     7|
|92    |  fifo_mat_val_20 |generic_fifo_sc_a_44 |    25|
|93    |    u0            |dpram_144            |     7|
|94    |  fifo_mat_val_21 |generic_fifo_sc_a_45 |    25|
|95    |    u0            |dpram_143            |     7|
|96    |  fifo_mat_val_22 |generic_fifo_sc_a_46 |    25|
|97    |    u0            |dpram_142            |     7|
|98    |  fifo_mat_val_23 |generic_fifo_sc_a_47 |    25|
|99    |    u0            |dpram_141            |     7|
|100   |  fifo_mat_val_24 |generic_fifo_sc_a_48 |    26|
|101   |    u0            |dpram_140            |     7|
|102   |  fifo_mat_val_25 |generic_fifo_sc_a_49 |    26|
|103   |    u0            |dpram_139            |     7|
|104   |  fifo_mat_val_26 |generic_fifo_sc_a_50 |    29|
|105   |    u0            |dpram_138            |     7|
|106   |  fifo_mat_val_27 |generic_fifo_sc_a_51 |    27|
|107   |    u0            |dpram_137            |     7|
|108   |  fifo_mat_val_28 |generic_fifo_sc_a_52 |    26|
|109   |    u0            |dpram_136            |     7|
|110   |  fifo_mat_val_29 |generic_fifo_sc_a_53 |    26|
|111   |    u0            |dpram_135            |     7|
|112   |  fifo_mat_val_3  |generic_fifo_sc_a_54 |    25|
|113   |    u0            |dpram_134            |     7|
|114   |  fifo_mat_val_30 |generic_fifo_sc_a_55 |    27|
|115   |    u0            |dpram_133            |     7|
|116   |  fifo_mat_val_31 |generic_fifo_sc_a_56 |    27|
|117   |    u0            |dpram_132            |     7|
|118   |  fifo_mat_val_4  |generic_fifo_sc_a_57 |    25|
|119   |    u0            |dpram_131            |     7|
|120   |  fifo_mat_val_5  |generic_fifo_sc_a_58 |    25|
|121   |    u0            |dpram_130            |     7|
|122   |  fifo_mat_val_6  |generic_fifo_sc_a_59 |    25|
|123   |    u0            |dpram_129            |     7|
|124   |  fifo_mat_val_7  |generic_fifo_sc_a_60 |    25|
|125   |    u0            |dpram_128            |     7|
|126   |  fifo_mat_val_8  |generic_fifo_sc_a_61 |    26|
|127   |    u0            |dpram_127            |     7|
|128   |  fifo_mat_val_9  |generic_fifo_sc_a_62 |    26|
|129   |    u0            |dpram_126            |     7|
|130   |  fifo_row_id_0   |generic_fifo_sc_a_63 |    25|
|131   |    u0            |dpram_125            |     7|
|132   |  fifo_row_id_1   |generic_fifo_sc_a_64 |    25|
|133   |    u0            |dpram_124            |     7|
|134   |  fifo_row_id_10  |generic_fifo_sc_a_65 |    26|
|135   |    u0            |dpram_123            |     7|
|136   |  fifo_row_id_11  |generic_fifo_sc_a_66 |    26|
|137   |    u0            |dpram_122            |     7|
|138   |  fifo_row_id_12  |generic_fifo_sc_a_67 |    26|
|139   |    u0            |dpram_121            |     7|
|140   |  fifo_row_id_13  |generic_fifo_sc_a_68 |    26|
|141   |    u0            |dpram_120            |     7|
|142   |  fifo_row_id_14  |generic_fifo_sc_a_69 |    26|
|143   |    u0            |dpram_119            |     7|
|144   |  fifo_row_id_15  |generic_fifo_sc_a_70 |    26|
|145   |    u0            |dpram_118            |     7|
|146   |  fifo_row_id_16  |generic_fifo_sc_a_71 |    25|
|147   |    u0            |dpram_117            |     7|
|148   |  fifo_row_id_17  |generic_fifo_sc_a_72 |    25|
|149   |    u0            |dpram_116            |     7|
|150   |  fifo_row_id_18  |generic_fifo_sc_a_73 |    25|
|151   |    u0            |dpram_115            |     7|
|152   |  fifo_row_id_19  |generic_fifo_sc_a_74 |    25|
|153   |    u0            |dpram_114            |     7|
|154   |  fifo_row_id_2   |generic_fifo_sc_a_75 |    25|
|155   |    u0            |dpram_113            |     7|
|156   |  fifo_row_id_20  |generic_fifo_sc_a_76 |    25|
|157   |    u0            |dpram_112            |     7|
|158   |  fifo_row_id_21  |generic_fifo_sc_a_77 |    25|
|159   |    u0            |dpram_111            |     7|
|160   |  fifo_row_id_22  |generic_fifo_sc_a_78 |    25|
|161   |    u0            |dpram_110            |     7|
|162   |  fifo_row_id_23  |generic_fifo_sc_a_79 |    25|
|163   |    u0            |dpram_109            |     7|
|164   |  fifo_row_id_24  |generic_fifo_sc_a_80 |    26|
|165   |    u0            |dpram_108            |     7|
|166   |  fifo_row_id_25  |generic_fifo_sc_a_81 |    26|
|167   |    u0            |dpram_107            |     7|
|168   |  fifo_row_id_26  |generic_fifo_sc_a_82 |    29|
|169   |    u0            |dpram_106            |     7|
|170   |  fifo_row_id_27  |generic_fifo_sc_a_83 |    27|
|171   |    u0            |dpram_105            |     7|
|172   |  fifo_row_id_28  |generic_fifo_sc_a_84 |    26|
|173   |    u0            |dpram_104            |     7|
|174   |  fifo_row_id_29  |generic_fifo_sc_a_85 |    26|
|175   |    u0            |dpram_103            |     7|
|176   |  fifo_row_id_3   |generic_fifo_sc_a_86 |    25|
|177   |    u0            |dpram_102            |     7|
|178   |  fifo_row_id_30  |generic_fifo_sc_a_87 |    27|
|179   |    u0            |dpram_101            |     7|
|180   |  fifo_row_id_31  |generic_fifo_sc_a_88 |    27|
|181   |    u0            |dpram_100            |     7|
|182   |  fifo_row_id_4   |generic_fifo_sc_a_89 |    25|
|183   |    u0            |dpram_99             |     7|
|184   |  fifo_row_id_5   |generic_fifo_sc_a_90 |    25|
|185   |    u0            |dpram_98             |     7|
|186   |  fifo_row_id_6   |generic_fifo_sc_a_91 |    25|
|187   |    u0            |dpram_97             |     7|
|188   |  fifo_row_id_7   |generic_fifo_sc_a_92 |    25|
|189   |    u0            |dpram_96             |     7|
|190   |  fifo_row_id_8   |generic_fifo_sc_a_93 |    26|
|191   |    u0            |dpram_95             |     7|
|192   |  fifo_row_id_9   |generic_fifo_sc_a_94 |    26|
|193   |    u0            |dpram                |     7|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239558 ; free virtual = 306536
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1774.523 ; gain = 342.418 ; free physical = 239560 ; free virtual = 306539
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1774.527 ; gain = 342.418 ; free physical = 239563 ; free virtual = 306541
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.691 ; gain = 0.000 ; free physical = 239399 ; free virtual = 306377
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1863.691 ; gain = 431.684 ; free physical = 239466 ; free virtual = 306445
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2425.348 ; gain = 561.656 ; free physical = 238862 ; free virtual = 305844
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2425.348 ; gain = 0.000 ; free physical = 238860 ; free virtual = 305842
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2449.359 ; gain = 0.000 ; free physical = 238845 ; free virtual = 305828
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2562.637 ; gain = 0.004 ; free physical = 238647 ; free virtual = 305629

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: efc65304

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 238646 ; free virtual = 305628

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: efc65304

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239779 ; free virtual = 306759
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: efc65304

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239781 ; free virtual = 306761
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10e528223

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239779 ; free virtual = 306760
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10e528223

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239780 ; free virtual = 306761
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bad357ff

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239772 ; free virtual = 306752
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bad357ff

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239763 ; free virtual = 306744
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239767 ; free virtual = 306747
Ending Logic Optimization Task | Checksum: bad357ff

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239765 ; free virtual = 306745

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bad357ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239751 ; free virtual = 306732

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bad357ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239751 ; free virtual = 306731

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239751 ; free virtual = 306731
Ending Netlist Obfuscation Task | Checksum: bad357ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.637 ; gain = 0.000 ; free physical = 239750 ; free virtual = 306731
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2562.637 ; gain = 0.004 ; free physical = 239749 ; free virtual = 306730
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: bad357ff
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fetcher ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2615.621 ; gain = 20.988 ; free physical = 239638 ; free virtual = 306618
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2619.621 ; gain = 4.000 ; free physical = 239613 ; free virtual = 306593
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.457 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2623.621 ; gain = 28.988 ; free physical = 239548 ; free virtual = 306528
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2821.812 ; gain = 202.191 ; free physical = 239436 ; free virtual = 306416
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2821.812 ; gain = 227.180 ; free physical = 239431 ; free virtual = 306411

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239405 ; free virtual = 306385


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fetcher ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 193 accepted clusters 193

Number of Slice Registers augmented: 3 newly gated: 480 Total: 1373
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/483 RAMS dropped: 0/0 Clusters dropped: 0/193 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1c1497743

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239313 ; free virtual = 306291
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1c1497743
Power optimization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.812 ; gain = 259.176 ; free physical = 239458 ; free virtual = 306437
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28579976 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1920761e8

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239613 ; free virtual = 306591
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1920761e8

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239638 ; free virtual = 306617
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1a951eea5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239977 ; free virtual = 306956
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 171c9f6ca

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240090 ; free virtual = 307069
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 4c7ff5c0

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240201 ; free virtual = 307180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240207 ; free virtual = 307186
Ending Netlist Obfuscation Task | Checksum: 4c7ff5c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240237 ; free virtual = 307216
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240368 ; free virtual = 307347
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2c97db36

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240368 ; free virtual = 307347
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240296 ; free virtual = 307275

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 63598142

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240346 ; free virtual = 307325

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e5cbc07e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240330 ; free virtual = 307309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e5cbc07e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240327 ; free virtual = 307306
Phase 1 Placer Initialization | Checksum: e5cbc07e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240326 ; free virtual = 307305

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133366a02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240262 ; free virtual = 307240

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240096 ; free virtual = 307074

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 114f9b681

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240094 ; free virtual = 307073
Phase 2 Global Placement | Checksum: 15c3e14db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240082 ; free virtual = 307061

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15c3e14db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240081 ; free virtual = 307060

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 137f8dbe8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240051 ; free virtual = 307030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bada281f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240062 ; free virtual = 307041

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bada281f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240057 ; free virtual = 307036

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: a1172fdb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240007 ; free virtual = 306985

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bd63d6c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240014 ; free virtual = 306993

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: bd63d6c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240013 ; free virtual = 306991
Phase 3 Detail Placement | Checksum: bd63d6c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 240011 ; free virtual = 306990

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19614622a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19614622a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239993 ; free virtual = 306972
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.531. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11e8073f6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239990 ; free virtual = 306969
Phase 4.1 Post Commit Optimization | Checksum: 11e8073f6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239988 ; free virtual = 306967

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11e8073f6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239986 ; free virtual = 306965

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11e8073f6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239984 ; free virtual = 306963

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239983 ; free virtual = 306962
Phase 4.4 Final Placement Cleanup | Checksum: 147207cad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239981 ; free virtual = 306960
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 147207cad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239977 ; free virtual = 306956
Ending Placer Task | Checksum: f66e4a03

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239987 ; free virtual = 306966
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239986 ; free virtual = 306965
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239935 ; free virtual = 306914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239914 ; free virtual = 306893
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 239938 ; free virtual = 306922
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 26e119c9 ConstDB: 0 ShapeSum: cf8d303a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "row_id_rd_en[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_id_rd_en[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_id_rd_en[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_val_rd_en[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_val_rd_en[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_id_rd_en[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_id_rd_en[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1567b8065

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238328 ; free virtual = 305312
Post Restoration Checksum: NetGraph: c5953284 NumContArr: 90e64de1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1567b8065

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238328 ; free virtual = 305311

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1567b8065

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238293 ; free virtual = 305276

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1567b8065

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238292 ; free virtual = 305275
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 180239f2c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238234 ; free virtual = 305217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.674  | TNS=0.000  | WHS=-0.002 | THS=-0.116 |

Phase 2 Router Initialization | Checksum: 1b63bf52b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238183 ; free virtual = 305166

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f9124d7b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238180 ; free virtual = 305164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.058  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13ac89378

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238182 ; free virtual = 305167
Phase 4 Rip-up And Reroute | Checksum: 13ac89378

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238181 ; free virtual = 305166

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13ac89378

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238177 ; free virtual = 305162

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ac89378

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238177 ; free virtual = 305162
Phase 5 Delay and Skew Optimization | Checksum: 13ac89378

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238176 ; free virtual = 305161

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1877fb313

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238186 ; free virtual = 305171
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.058  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1877fb313

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238186 ; free virtual = 305171
Phase 6 Post Hold Fix | Checksum: 1877fb313

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238185 ; free virtual = 305170

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.131977 %
  Global Horizontal Routing Utilization  = 0.170977 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a596b25b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238179 ; free virtual = 305165

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a596b25b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238176 ; free virtual = 305161

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 214f53875

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238187 ; free virtual = 305171

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.058  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 214f53875

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238188 ; free virtual = 305172
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238219 ; free virtual = 305203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238218 ; free virtual = 305202
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238217 ; free virtual = 305201
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238219 ; free virtual = 305203
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2821.812 ; gain = 0.000 ; free physical = 238216 ; free virtual = 305205
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2909.879 ; gain = 0.000 ; free physical = 239251 ; free virtual = 306235
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 04:17:16 2022...
