// Seed: 2184736712
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output wand id_2
    , id_28,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    input wire id_9,
    output uwire id_10,
    input uwire id_11,
    output supply0 id_12,
    input wire id_13,
    output tri0 id_14
    , id_29,
    input wand id_15,
    input wand id_16,
    input supply0 id_17,
    input tri1 id_18,
    input uwire id_19,
    input tri0 id_20,
    input wor id_21
    , id_30,
    input tri0 id_22,
    output uwire id_23,
    input tri0 id_24,
    input wand id_25,
    output tri id_26
);
  id_31(
      id_17, id_15
  );
  assign id_2 = id_25;
  wire id_32, id_33, id_34;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    output tri1 id_10,
    output tri id_11,
    input wand id_12,
    output supply1 id_13,
    input wand id_14,
    output wire id_15,
    input wand id_16
);
  wire id_18;
  module_0(
      id_4,
      id_16,
      id_4,
      id_2,
      id_2,
      id_13,
      id_6,
      id_10,
      id_11,
      id_5,
      id_10,
      id_16,
      id_15,
      id_12,
      id_10,
      id_8,
      id_3,
      id_1,
      id_8,
      id_12,
      id_6,
      id_8,
      id_6,
      id_4,
      id_7,
      id_2,
      id_15
  );
endmodule
