<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing - (Front-End)</h2>
</div>

# Course Report

## Name: MITTA HEMALATHA

## Qualifications: 4th year B.Tech pursuing

Welcome to the course report for the VLSI Designing - (Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
| Mini Project:1 [Arithematic and Logic Unit]             | [<a href="https://github.com/Hema-m-01/G9_VLSI/tree/main/Mini%20Projects/MITTA%20HEMALATHA/ALU">Click here</a>]                         |
| Mini Project:2 [FIFO]                             | [<a href="https://github.com/Hema-m-01/G9_VLSI/tree/main/Mini%20Projects/MITTA%20HEMALATHA/FIFO">Click here</a>]                         |
| Mini Project:3 [Finite State Machines]                  | [<a href="https://github.com/Hema-m-01/G9_VLSI/tree/main/Mini%20Projects/MITTA%20HEMALATHA/FSM">Click here</a>]                         |
| Mini Project:4 [Design of RAM]                          | [<a href="https://github.com/Hema-m-01/G9_VLSI/tree/main/Mini%20Projects/MITTA%20HEMALATHA/RAM">Click here</a>]                         |
| Mini Project:5 [Carry Look Ahead Adder]                 | [<a href="https://github.com/Hema-m-01/G9_VLSI/tree/main/Mini%20Projects/MITTA%20HEMALATHA/carry_look_ahead_adder">Click here</a>]                         |
| Mini Project:6 [Universal Shift Register]               | [<a href="https://github.com/Hema-m-01/G9_VLSI/tree/main/Mini%20Projects/MITTA%20HEMALATHA/universa_shift_register">Click here</a>]                         |
| Final Project: [Design of UART-protocol]                 | [<a href="https://github.com/Hema-m-01/G9_VLSI/tree/main/Final%20Capstone%20Project/MITTA%20HEMALATHA">Click here</a>]                         |

