#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f98d58051f0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x7f98d5805360 .scope module, "spi_control" "spi_control" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "trigger_in";
    .port_info 4 /OUTPUT 1 "busy_out";
    .port_info 5 /OUTPUT 1 "chip_data_out";
    .port_info 6 /OUTPUT 1 "chip_clk_out";
    .port_info 7 /OUTPUT 1 "chip_sel_out";
    .port_info 8 /INPUT 1 "chip_data_in";
    .port_info 9 /OUTPUT 1 "data_valid_out";
    .port_info 10 /OUTPUT 8 "data_out";
P_0x600001900680 .param/l "DATA_CLK_PERIOD" 0 3 5, +C4<00000000000000000000000001100100>;
P_0x6000019006c0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
L_0x600001c01260 .functor BUFZ 8, v0x6000005042d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600000504120_0 .var "busy", 0 0;
v0x6000005041b0_0 .var "busy_out", 0 0;
v0x600000504240_0 .var "chip_clk_out", 0 0;
v0x6000005042d0_0 .var "chip_data_buffer", 7 0;
o0x7f98c80080c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000504360_0 .net "chip_data_in", 0 0, o0x7f98c80080c8;  0 drivers
v0x6000005043f0_0 .var "chip_data_out", 0 0;
v0x600000504480_0 .var "chip_sel_out", 0 0;
o0x7f98c8008158 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000504510_0 .net "clk_in", 0 0, o0x7f98c8008158;  0 drivers
v0x6000005045a0_0 .var "clk_prd", 15 0;
v0x600000504630_0 .var "data_buffer", 7 0;
o0x7f98c80081e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000005046c0_0 .net "data_in", 7 0, o0x7f98c80081e8;  0 drivers
v0x600000504750_0 .var "data_num", 5 0;
v0x6000005047e0_0 .net "data_out", 7 0, L_0x600001c01260;  1 drivers
v0x600000504870_0 .var "data_valid_out", 0 0;
v0x600000504900_0 .var "half_clk_prd", 15 0;
v0x600000504990_0 .var "last", 0 0;
v0x600000504a20_0 .var "prd_count", 15 0;
o0x7f98c8008338 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000504ab0_0 .net "rst_in", 0 0, o0x7f98c8008338;  0 drivers
o0x7f98c8008368 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000504b40_0 .net "trigger_in", 0 0, o0x7f98c8008368;  0 drivers
E_0x600002202bc0 .event posedge, v0x600000504510_0;
S_0x7f98d58073d0 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 4 1;
 .timescale -9 -12;
    .scope S_0x7f98d5805360;
T_0 ;
    %wait E_0x600002202bc0;
    %load/vec4 v0x600000504ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005041b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000504480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504240_0, 0;
    %pushi/vec4 49, 0, 16;
    %assign/vec4 v0x600000504900_0, 0;
    %pushi/vec4 99, 0, 16;
    %assign/vec4 v0x6000005045a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000504a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005043f0_0, 0;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x600000504750_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000504990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005042d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000504b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x600000504120_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000504120_0, 0;
    %load/vec4 v0x6000005046c0_0;
    %assign/vec4 v0x600000504630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005041b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000504a20_0, 0;
    %load/vec4 v0x6000005046c0_0;
    %load/vec4 v0x600000504750_0;
    %part/u 1;
    %assign/vec4 v0x6000005043f0_0, 0;
    %load/vec4 v0x600000504750_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x600000504750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504870_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600000504a20_0;
    %load/vec4 v0x6000005045a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0x600000504120_0;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000504a20_0, 0;
    %load/vec4 v0x600000504240_0;
    %inv;
    %assign/vec4 v0x600000504240_0, 0;
    %load/vec4 v0x600000504750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000504990_0, 0;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x600000504750_0, 0;
    %load/vec4 v0x600000504630_0;
    %load/vec4 v0x600000504750_0;
    %part/u 1;
    %assign/vec4 v0x6000005043f0_0, 0;
    %load/vec4 v0x600000504360_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600000504750_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x6000005042d0_0, 4, 5;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x600000504990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005041b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000504480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000504870_0, 0;
    %load/vec4 v0x600000504360_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000005042d0_0, 4, 5;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x600000504750_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x600000504750_0, 0;
    %load/vec4 v0x600000504630_0;
    %load/vec4 v0x600000504750_0;
    %part/u 1;
    %assign/vec4 v0x6000005043f0_0, 0;
    %load/vec4 v0x600000504360_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600000504750_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x6000005042d0_0, 4, 5;
T_0.11 ;
T_0.9 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x600000504a20_0;
    %load/vec4 v0x600000504900_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x600000504240_0;
    %inv;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x600000504240_0;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0x600000504240_0, 0;
    %load/vec4 v0x600000504a20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000504a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000504870_0, 0;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f98d58073d0;
T_1 ;
    %vpi_call/w 4 3 "$dumpfile", "/Users/biancahanly/Documents/_MIT_/Classes/_24Fall_/6.S965/Project/sim/sim_build/spi_control.fst" {0 0 0};
    %vpi_call/w 4 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f98d5805360 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/biancahanly/Documents/_MIT_/Classes/_24Fall_/6.S965/Project/hdl/spi_control.sv";
    "/Users/biancahanly/Documents/_MIT_/Classes/_24Fall_/6.S965/Project/sim/sim_build/cocotb_iverilog_dump.v";
