Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 17 18:13:02 2023
| Host         : LAPTOP-C2VAUNDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    31          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: display/vga_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.487        0.000                      0                 7539        0.052        0.000                      0                 7539        9.500        0.000                       0                  3527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.487        0.000                      0                 7539        0.052        0.000                      0                 7539        9.500        0.000                       0                  3527  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[3][7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.080ns  (logic 2.692ns (17.852%)  route 12.388ns (82.148%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 24.807 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 r  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 r  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 r  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 r  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 r  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 r  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 r  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.354    14.490 r  game/map[3][3][0]_i_3/O
                         net (fo=117, routed)         2.805    17.295    game/map[3][3][0]_i_3_n_0
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    17.627 r  game/map[0][4][0]_i_2/O
                         net (fo=64, routed)          1.584    19.211    game/ram0/map_reg[12][7][0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.146    19.357 r  game/ram0/map[3][7][0]_i_1/O
                         net (fo=1, routed)           0.845    20.202    game/ram0_n_888
    SLICE_X47Y50         FDRE                                         r  game/map_reg[3][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.436    24.807    game/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  game/map_reg[3][7][0]/C
                         clock pessimism              0.180    24.987    
                         clock uncertainty           -0.035    24.952    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)       -0.262    24.690    game/map_reg[3][7][0]
  -------------------------------------------------------------------
                         required time                         24.690    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[15][7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.839ns  (logic 2.696ns (18.168%)  route 12.143ns (81.832%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 24.810 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 r  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 r  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 r  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 r  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 r  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 r  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 r  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.354    14.490 r  game/map[3][3][0]_i_3/O
                         net (fo=117, routed)         2.805    17.295    game/map[3][3][0]_i_3_n_0
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    17.627 r  game/map[0][4][0]_i_2/O
                         net (fo=64, routed)          1.557    19.184    game/ram0/map_reg[12][7][0]
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.150    19.334 r  game/ram0/map[15][7][0]_i_1/O
                         net (fo=1, routed)           0.628    19.962    game/ram0_n_353
    SLICE_X48Y50         FDRE                                         r  game/map_reg[15][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.439    24.810    game/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  game/map_reg[15][7][0]/C
                         clock pessimism              0.180    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X48Y50         FDRE (Setup_fdre_C_D)       -0.266    24.689    game/map_reg[15][7][0]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -19.962    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[7][7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.774ns  (logic 2.696ns (18.249%)  route 12.078ns (81.751%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 24.824 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 r  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 r  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 r  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 r  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 r  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 r  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 r  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.354    14.490 r  game/map[3][3][0]_i_3/O
                         net (fo=117, routed)         2.805    17.295    game/map[3][3][0]_i_3_n_0
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    17.627 r  game/map[0][4][0]_i_2/O
                         net (fo=64, routed)          1.555    19.182    game/ram0/map_reg[12][7][0]
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.150    19.332 r  game/ram0/map[7][7][0]_i_1/O
                         net (fo=1, routed)           0.564    19.896    game/ram0_n_993
    SLICE_X45Y49         FDRE                                         r  game/map_reg[7][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.452    24.824    game/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  game/map_reg[7][7][0]/C
                         clock pessimism              0.187    25.011    
                         clock uncertainty           -0.035    24.975    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)       -0.266    24.709    game/map_reg[7][7][0]
  -------------------------------------------------------------------
                         required time                         24.709    
                         arrival time                         -19.896    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[7][14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.003ns  (logic 2.434ns (16.224%)  route 12.569ns (83.776%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 f  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 f  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 f  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 f  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 f  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 f  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 f  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.326    14.462 f  game/map[0][0][1]_i_4/O
                         net (fo=117, routed)         3.000    17.462    game/map[0][0][1]_i_4_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124    17.586 r  game/map[2][1][0]_i_3/O
                         net (fo=63, routed)          2.415    20.001    game/ram0/map_reg[12][14][0]_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.125 r  game/ram0/map[7][14][0]_i_1/O
                         net (fo=1, routed)           0.000    20.125    game/ram0_n_978
    SLICE_X44Y24         FDRE                                         r  game/map_reg[7][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.434    24.806    game/clk_IBUF_BUFG
    SLICE_X44Y24         FDRE                                         r  game/map_reg[7][14][0]/C
                         clock pessimism              0.187    24.993    
                         clock uncertainty           -0.035    24.957    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.029    24.986    game/map_reg[7][14][0]
  -------------------------------------------------------------------
                         required time                         24.986    
                         arrival time                         -20.125    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[8][14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.983ns  (logic 2.434ns (16.245%)  route 12.549ns (83.755%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 f  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 f  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 f  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 f  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 f  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 f  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 f  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.326    14.462 f  game/map[0][0][1]_i_4/O
                         net (fo=117, routed)         2.756    17.218    game/map[0][0][1]_i_4_n_0
    SLICE_X55Y59         LUT2 (Prop_lut2_I0_O)        0.124    17.342 f  game/map[1][0][0]_i_2/O
                         net (fo=60, routed)          2.640    19.982    game/ram0/map_reg[12][8][0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124    20.106 r  game/ram0/map[8][14][0]_i_1/O
                         net (fo=1, routed)           0.000    20.106    game/ram0_n_1158
    SLICE_X37Y23         FDRE                                         r  game/map_reg[8][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.433    24.805    game/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  game/map_reg[8][14][0]/C
                         clock pessimism              0.187    24.992    
                         clock uncertainty           -0.035    24.956    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.029    24.985    game/map_reg[8][14][0]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -20.106    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[0][7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 2.670ns (17.844%)  route 12.293ns (82.156%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 24.820 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 r  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 r  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 r  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 r  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 r  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 r  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 r  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.354    14.490 r  game/map[3][3][0]_i_3/O
                         net (fo=117, routed)         2.805    17.295    game/map[3][3][0]_i_3_n_0
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    17.627 r  game/map[0][4][0]_i_2/O
                         net (fo=64, routed)          2.335    19.962    game/ram0/map_reg[12][7][0]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124    20.086 r  game/ram0/map[0][7][0]_i_1/O
                         net (fo=1, routed)           0.000    20.086    game/ram0_n_1108
    SLICE_X43Y40         FDRE                                         r  game/map_reg[0][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.448    24.820    game/clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  game/map_reg[0][7][0]/C
                         clock pessimism              0.187    25.007    
                         clock uncertainty           -0.035    24.971    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.029    25.000    game/map_reg[0][7][0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -20.086    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[11][14][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.968ns  (logic 2.434ns (16.262%)  route 12.534ns (83.738%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 f  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 f  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 f  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 f  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 f  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 f  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 f  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.326    14.462 f  game/map[0][0][1]_i_4/O
                         net (fo=117, routed)         2.835    17.297    game/map[0][0][1]_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    17.421 f  game/map[11][0][4]_i_2/O
                         net (fo=24, routed)          2.545    19.967    game/ram0/map_reg[11][5][2]
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.091 r  game/ram0/map[11][14][4]_i_1/O
                         net (fo=1, routed)           0.000    20.091    game/ram0_n_824
    SLICE_X38Y25         FDRE                                         r  game/map_reg[11][14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.431    24.803    game/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  game/map_reg[11][14][4]/C
                         clock pessimism              0.187    24.990    
                         clock uncertainty           -0.035    24.954    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.079    25.033    game/map_reg[11][14][4]
  -------------------------------------------------------------------
                         required time                         25.033    
                         arrival time                         -20.091    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[0][14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.915ns  (logic 2.434ns (16.319%)  route 12.481ns (83.681%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 24.807 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 f  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 f  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 f  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 f  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 f  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 f  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 f  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.326    14.462 f  game/map[0][0][1]_i_4/O
                         net (fo=117, routed)         3.000    17.462    game/map[0][0][1]_i_4_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124    17.586 r  game/map[2][1][0]_i_3/O
                         net (fo=63, routed)          2.328    19.914    game/ram0/map_reg[12][14][0]_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.124    20.038 r  game/ram0/map[0][14][0]_i_1/O
                         net (fo=1, routed)           0.000    20.038    game/ram0_n_1173
    SLICE_X43Y23         FDRE                                         r  game/map_reg[0][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.435    24.807    game/clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  game/map_reg[0][14][0]/C
                         clock pessimism              0.187    24.994    
                         clock uncertainty           -0.035    24.958    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.029    24.987    game/map_reg[0][14][0]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -20.038    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[12][14][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.897ns  (logic 2.664ns (17.882%)  route 12.233ns (82.118%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 24.811 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 f  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 f  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 f  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 f  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 f  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 f  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 f  game/score[9]_i_9/O
                         net (fo=17, routed)          1.379    14.134    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.354    14.488 f  game/map[4][0][4]_i_5/O
                         net (fo=117, routed)         2.909    17.398    game/map[4][0][4]_i_5_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326    17.724 r  game/map[13][0][1]_i_3/O
                         net (fo=11, routed)          2.173    19.896    game/ram0/map_reg[12][14][1]_1
    SLICE_X43Y30         LUT5 (Prop_lut5_I4_O)        0.124    20.020 r  game/ram0/map[12][14][1]_i_1/O
                         net (fo=1, routed)           0.000    20.020    game/ram0_n_52
    SLICE_X43Y30         FDRE                                         r  game/map_reg[12][14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.439    24.811    game/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  game/map_reg[12][14][1]/C
                         clock pessimism              0.187    24.998    
                         clock uncertainty           -0.035    24.962    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.031    24.993    game/map_reg[12][14][1]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -20.020    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/map_reg[3][6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.652ns  (logic 2.664ns (18.182%)  route 11.988ns (81.818%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 24.828 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.571     5.123    game/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  game/next_head_pos_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  game/next_head_pos_reg[0][0]/Q
                         net (fo=414, routed)         3.004     8.583    game/next_head_pos_reg_n_0_[0][0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.707 r  game/score[9]_i_639/O
                         net (fo=1, routed)           0.000     8.707    game/score[9]_i_639_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.954 r  game/score_reg[9]_i_416/O
                         net (fo=1, routed)           0.000     8.954    game/score_reg[9]_i_416_n_0
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.052 r  game/score_reg[9]_i_192/O
                         net (fo=1, routed)           1.554    10.606    game/score_reg[9]_i_192_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.319    10.925 r  game/score[9]_i_84/O
                         net (fo=1, routed)           0.000    10.925    game/score[9]_i_84_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    11.137 r  game/score_reg[9]_i_41/O
                         net (fo=1, routed)           0.000    11.137    game/score_reg[9]_i_41_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    11.231 r  game/score_reg[9]_i_20/O
                         net (fo=2, routed)           1.215    12.446    game/score_reg[9]_i_20_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.310    12.756 r  game/score[9]_i_9/O
                         net (fo=17, routed)          1.381    14.136    game/score[9]_i_9_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.354    14.490 r  game/map[3][3][0]_i_3/O
                         net (fo=117, routed)         2.805    17.295    game/map[3][3][0]_i_3_n_0
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    17.627 r  game/map[0][4][0]_i_2/O
                         net (fo=64, routed)          1.458    19.085    game/ram0/map_reg[12][7][0]
    SLICE_X53Y48         LUT4 (Prop_lut4_I2_O)        0.118    19.203 r  game/ram0/map[3][6][0]_i_1/O
                         net (fo=1, routed)           0.572    19.775    game/ram0_n_863
    SLICE_X52Y48         FDRE                                         r  game/map_reg[3][6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        1.456    24.828    game/clk_IBUF_BUFG
    SLICE_X52Y48         FDRE                                         r  game/map_reg[3][6][0]/C
                         clock pessimism              0.187    25.015    
                         clock uncertainty           -0.035    24.979    
    SLICE_X52Y48         FDRE (Setup_fdre_C_D)       -0.230    24.749    game/map_reg[3][6][0]
  -------------------------------------------------------------------
                         required time                         24.749    
                         arrival time                         -19.775    
  -------------------------------------------------------------------
                         slack                                  4.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 game/sram_addr1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/ram0/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.414%)  route 0.150ns (51.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.561     1.474    game/clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  game/sram_addr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  game/sram_addr1_reg[4]/Q
                         net (fo=1, routed)           0.150     1.766    game/ram0/Q[4]
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.871     2.029    game/ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.714    game/ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 game/map_out_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/map_reg[8][5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.184%)  route 0.255ns (60.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.556     1.469    game/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  game/map_out_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  game/map_out_reg[1]_rep/Q
                         net (fo=64, routed)          0.255     1.888    display/map_reg[14][8][5]_0[1]
    SLICE_X34Y17         FDRE                                         r  display/map_reg[8][5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.825     1.983    display/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  display/map_reg[8][5][1]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.059     1.792    display/map_reg[8][5][1]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 game/map_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/map_reg[14][5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.550%)  route 0.292ns (67.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.560     1.473    game/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  game/map_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  game/map_out_reg[2]_rep/Q
                         net (fo=64, routed)          0.292     1.907    display/map_reg[14][8][5]_0[2]
    SLICE_X31Y14         FDRE                                         r  display/map_reg[14][5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.829     1.987    display/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  display/map_reg[14][5][2]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.070     1.807    display/map_reg[14][5][2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 game/map_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/map_reg[3][8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.377%)  route 0.281ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.558     1.471    game/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  game/map_out_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  game/map_out_reg[3]_rep/Q
                         net (fo=64, routed)          0.281     1.894    display/map_reg[14][8][5]_0[3]
    SLICE_X30Y20         FDRE                                         r  display/map_reg[3][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.823     1.981    display/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  display/map_reg[3][8][3]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.063     1.794    display/map_reg[3][8][3]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game/map_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/map_reg[0][8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.607%)  route 0.279ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.558     1.471    game/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  game/map_out_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  game/map_out_reg[3]_rep/Q
                         net (fo=64, routed)          0.279     1.891    display/map_reg[14][8][5]_0[3]
    SLICE_X34Y22         FDRE                                         r  display/map_reg[0][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.820     1.978    display/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  display/map_reg[0][8][3]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.063     1.791    display/map_reg[0][8][3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 game/sram_addr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/ram0/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.254%)  route 0.201ns (58.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.563     1.476    game/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  game/sram_addr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  game/sram_addr1_reg[2]/Q
                         net (fo=1, routed)           0.201     1.818    game/ram0/Q[2]
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.871     2.029    game/ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.714    game/ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 display/pixel_addr2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/ram0/RAM_reg_0_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.398%)  route 0.226ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.566     1.479    display/clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  display/pixel_addr2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  display/pixel_addr2_reg[8]/Q
                         net (fo=24, routed)          0.226     1.847    display/ram0/RAM_reg_1_11_1[8]
    RAMB36_X2Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.879     2.037    display/ram0/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_6/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.742    display/ram0/RAM_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 game/sram_addr1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.892%)  route 0.204ns (59.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.561     1.474    game/clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  game/sram_addr1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  game/sram_addr1_reg[6]/Q
                         net (fo=1, routed)           0.204     1.819    game/ram0/Q[6]
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.871     2.029    game/ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.714    game/ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 game/sram_addr1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/ram0/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.067%)  route 0.202ns (58.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.563     1.476    game/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  game/sram_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  game/sram_addr1_reg[1]/Q
                         net (fo=1, routed)           0.202     1.820    game/ram0/Q[1]
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.871     2.029    game/ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.714    game/ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 game/sram_addr1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.975%)  route 0.203ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.563     1.476    game/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  game/sram_addr1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  game/sram_addr1_reg[5]/Q
                         net (fo=1, routed)           0.203     1.820    game/ram0/Q[5]
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3526, routed)        0.871     2.029    game/ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  game/ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.714    game/ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6   game/ram0/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2   display/ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2   display/ram0/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4   display/ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4   display/ram0/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8   display/ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8   display/ram0/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6   display/ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6   display/ram0/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4   display/ram0/RAM_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y59  db0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y59  db0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y59  db0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y59  db0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y61  db0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y62  db0/counter_reg[13]/C



