<stg><name>encode</name>


<trans_list>

<trans id="380" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="50" op_0_bw="32">
<![CDATA[
entry:2 %xa_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xa_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="50" op_0_bw="32">
<![CDATA[
entry:3 %xb_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xb_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %tqmf_load = load i32 0

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %tqmf_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:20 %store_ln241 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:21 %store_ln0 = store i5 0, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:4 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2

]]></Node>
<StgValue><ssdm name="xin2_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1

]]></Node>
<StgValue><ssdm name="xin1_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %tqmf_load = load i32 0

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:8 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="37" op_0_bw="36">
<![CDATA[
entry:9 %sext_ln250 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
entry:10 %shl_ln250_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln250_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="37" op_0_bw="34">
<![CDATA[
entry:11 %sext_ln250_1 = sext i34 %shl_ln250_1

]]></Node>
<StgValue><ssdm name="sext_ln250_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry:12 %xa = sub i37 %sext_ln250, i37 %sext_ln250_1

]]></Node>
<StgValue><ssdm name="xa"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="50" op_0_bw="37">
<![CDATA[
entry:13 %sext_ln244 = sext i37 %xa

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %tqmf_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="39" op_0_bw="32">
<![CDATA[
entry:15 %sext_ln251 = sext i32 %tqmf_load_1

]]></Node>
<StgValue><ssdm name="sext_ln251"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
entry:16 %xb = mul i39 %sext_ln251, i39 549755813844

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="50" op_0_bw="39">
<![CDATA[
entry:17 %sext_ln244_1 = sext i39 %xb

]]></Node>
<StgValue><ssdm name="sext_ln244_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:18 %store_ln244 = store i50 %sext_ln244_1, i50 %xb_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:19 %store_ln244 = store i50 %sext_ln244, i50 %xa_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln255 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_10 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln255 = icmp_eq  i4 %i_10, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %i_11 = add i4 %i_10, i4 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln255 = br i1 %icmp_ln255, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.split:0 %idx_load = load i5 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:5 %add_ln243 = add i5 %idx_load, i5 2

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:6 %zext_ln243 = zext i5 %add_ln243

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %tqmf_ptr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243

]]></Node>
<StgValue><ssdm name="tqmf_ptr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln243

]]></Node>
<StgValue><ssdm name="h_ptr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:9 %add_ln257 = add i5 %idx_load, i5 3

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:10 %zext_ln257 = zext i5 %add_ln257

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %tqmf_ptr_1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="tqmf_ptr_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:12 %tqmf_ptr_load = load i5 %tqmf_ptr

]]></Node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %h_ptr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="h_ptr_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:15 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:20 %tqmf_ptr_1_load = load i5 %tqmf_ptr_1

]]></Node>
<StgValue><ssdm name="tqmf_ptr_1_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:22 %h_ptr_1_load = load i5 %h_ptr_1

]]></Node>
<StgValue><ssdm name="h_ptr_1_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln241 = store i4 %i_11, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln243 = store i5 %add_ln243, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32">
<![CDATA[
for.end:0 %idx118 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx118"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32">
<![CDATA[
for.end:1 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %tqmf_load_2 = load i32 22

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
for.end:7 %tqmf_load_3 = load i32 23

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:8 %store_ln241 = store i5 0, i5 %i_6

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end:9 %store_ln0 = store i6 0, i6 %idx118

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:1 %xa_1_load_1 = load i50 %xa_1

]]></Node>
<StgValue><ssdm name="xa_1_load_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:2 %xb_1_load_1 = load i50 %xb_1

]]></Node>
<StgValue><ssdm name="xb_1_load_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln256 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln256"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln259"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:12 %tqmf_ptr_load = load i5 %tqmf_ptr

]]></Node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:13 %sext_ln257 = sext i32 %tqmf_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln257"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:15 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:16 %sext_ln257_1 = sext i15 %h_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln257_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:17 %mul_ln257 = mul i47 %sext_ln257_1, i47 %sext_ln257

]]></Node>
<StgValue><ssdm name="mul_ln257"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:18 %sext_ln257_2 = sext i47 %mul_ln257

]]></Node>
<StgValue><ssdm name="sext_ln257_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:19 %xa_3 = add i50 %sext_ln257_2, i50 %xa_1_load_1

]]></Node>
<StgValue><ssdm name="xa_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:20 %tqmf_ptr_1_load = load i5 %tqmf_ptr_1

]]></Node>
<StgValue><ssdm name="tqmf_ptr_1_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:21 %sext_ln258 = sext i32 %tqmf_ptr_1_load

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:22 %h_ptr_1_load = load i5 %h_ptr_1

]]></Node>
<StgValue><ssdm name="h_ptr_1_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:23 %sext_ln258_1 = sext i15 %h_ptr_1_load

]]></Node>
<StgValue><ssdm name="sext_ln258_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:24 %mul_ln258 = mul i47 %sext_ln258_1, i47 %sext_ln258

]]></Node>
<StgValue><ssdm name="mul_ln258"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:25 %sext_ln258_2 = sext i47 %mul_ln258

]]></Node>
<StgValue><ssdm name="sext_ln258_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:26 %xb_3 = add i50 %sext_ln258_2, i50 %xb_1_load_1

]]></Node>
<StgValue><ssdm name="xb_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:27 %store_ln244 = store i50 %xb_3, i50 %xb_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln244 = store i50 %xa_3, i50 %xa_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:31 %br_ln255 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:2 %xa_1_load = load i50 %xa_1

]]></Node>
<StgValue><ssdm name="xa_1_load"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:3 %xb_1_load = load i50 %xb_1

]]></Node>
<StgValue><ssdm name="xb_1_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="47" op_0_bw="50">
<![CDATA[
for.end:4 %trunc_ln255 = trunc i50 %xb_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="47" op_0_bw="50">
<![CDATA[
for.end:5 %trunc_ln255_1 = trunc i50 %xa_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln255_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %tqmf_load_2 = load i32 22

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
for.end:7 %tqmf_load_3 = load i32 23

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
for.end:10 %br_ln269 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc35:0 %i_12 = load i5 %i_6

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:1 %icmp_ln269 = icmp_eq  i5 %i_12, i5 22

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:2 %i_13 = add i5 %i_12, i5 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:3 %br_ln269 = br i1 %icmp_ln269, void %for.inc35.split, void %for.end37

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc35.split:0 %idx118_load = load i6 %idx118

]]></Node>
<StgValue><ssdm name="idx118_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="6">
<![CDATA[
for.inc35.split:1 %trunc_ln269 = trunc i6 %idx118_load

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35.split:4 %add_ln243_1 = add i5 %trunc_ln269, i5 21

]]></Node>
<StgValue><ssdm name="add_ln243_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="5">
<![CDATA[
for.inc35.split:5 %zext_ln243_1 = zext i5 %add_ln243_1

]]></Node>
<StgValue><ssdm name="zext_ln243_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:6 %tqmf_ptr1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_1

]]></Node>
<StgValue><ssdm name="tqmf_ptr1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
for.inc35.split:10 %tqmf_ptr1_load = load i5 %tqmf_ptr1

]]></Node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc35.split:12 %add_ln269 = add i6 %idx118_load, i6 63

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.split:13 %store_ln241 = store i5 %i_13, i5 %i_6

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.split:14 %store_ln269 = store i6 %add_ln269, i6 %idx118

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="32">
<![CDATA[
for.end37:0 %sext_ln263 = sext i32 %tqmf_load_2

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.end37:1 %mul_ln262 = mul i39 %sext_ln263, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln262"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="47" op_0_bw="39">
<![CDATA[
for.end37:2 %sext_ln263_1 = sext i39 %mul_ln262

]]></Node>
<StgValue><ssdm name="sext_ln263_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
for.end37:3 %shl_ln2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="37" op_0_bw="36">
<![CDATA[
for.end37:4 %sext_ln263_2 = sext i36 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln263_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.end37:5 %shl_ln263_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln263_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="37" op_0_bw="34">
<![CDATA[
for.end37:6 %sext_ln263_3 = sext i34 %shl_ln263_1

]]></Node>
<StgValue><ssdm name="sext_ln263_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
for.end37:7 %sub_ln263 = sub i37 %sext_ln263_2, i37 %sext_ln263_3

]]></Node>
<StgValue><ssdm name="sub_ln263"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="47" op_0_bw="37">
<![CDATA[
for.end37:8 %sext_ln262 = sext i37 %sub_ln263

]]></Node>
<StgValue><ssdm name="sext_ln262"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:9 %xa_4 = add i47 %sext_ln263_1, i47 %trunc_ln255_1

]]></Node>
<StgValue><ssdm name="xa_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:10 %xb_4 = add i47 %sext_ln262, i47 %trunc_ln255

]]></Node>
<StgValue><ssdm name="xb_4"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:11 %store_ln274 = store i32 %xin1_read, i32 1

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:12 %store_ln275 = store i32 %xin2_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:13 %add_ln278 = add i47 %xb_4, i47 %xa_4

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:14 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln278, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:15 %sub_ln279 = sub i47 %xa_4, i47 %xb_4

]]></Node>
<StgValue><ssdm name="sub_ln279"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:16 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln279, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.end37:17 %tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31">
<![CDATA[
for.end37:18 %rlt1_load = load i31 %rlt1

]]></Node>
<StgValue><ssdm name="rlt1_load"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
for.end37:19 %al1_load = load i16 %al1

]]></Node>
<StgValue><ssdm name="al1_load"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="31">
<![CDATA[
for.end37:20 %rlt2_load = load i31 %rlt2

]]></Node>
<StgValue><ssdm name="rlt2_load"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15">
<![CDATA[
for.end37:21 %al2_load = load i15 %al2

]]></Node>
<StgValue><ssdm name="al2_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.end37:22 %pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="47" op_0_bw="32">
<![CDATA[
for.end37:23 %sext_ln475 = sext i32 %pl

]]></Node>
<StgValue><ssdm name="sext_ln475"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="47" op_0_bw="16">
<![CDATA[
for.end37:25 %sext_ln475_1 = sext i16 %al1_load

]]></Node>
<StgValue><ssdm name="sext_ln475_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:26 %mul_ln475 = mul i47 %sext_ln475_1, i47 %sext_ln475

]]></Node>
<StgValue><ssdm name="mul_ln475"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.end37:27 %pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="47" op_0_bw="32">
<![CDATA[
for.end37:28 %sext_ln475_2 = sext i32 %pl2

]]></Node>
<StgValue><ssdm name="sext_ln475_2"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="47" op_0_bw="15">
<![CDATA[
for.end37:30 %sext_ln479_1 = sext i15 %al2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:31 %mul_ln479 = mul i47 %sext_ln479_1, i47 %sext_ln475_2

]]></Node>
<StgValue><ssdm name="mul_ln479"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:32 %pl_1 = add i47 %mul_ln479, i47 %mul_ln475

]]></Node>
<StgValue><ssdm name="pl_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:33 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_1, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:89 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
for.end37:130 %store_ln295 = store i31 %rlt1_load, i31 %rlt2

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35.split:2 %speclooptripcount_ln270 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln270"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35.split:3 %specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln272"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35.split:7 %add_ln243_2 = add i5 %trunc_ln269, i5 23

]]></Node>
<StgValue><ssdm name="add_ln243_2"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="5">
<![CDATA[
for.inc35.split:8 %zext_ln243_2 = zext i5 %add_ln243_2

]]></Node>
<StgValue><ssdm name="zext_ln243_2"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:9 %tqmf_ptr_2 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_2

]]></Node>
<StgValue><ssdm name="tqmf_ptr_2"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
for.inc35.split:10 %tqmf_ptr1_load = load i5 %tqmf_ptr1

]]></Node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc35.split:11 %store_ln271 = store i32 %tqmf_ptr1_load, i5 %tqmf_ptr_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
for.inc35.split:15 %br_ln269 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.end37:17 %tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:34 %add_ln284 = add i32 %trunc_ln3, i32 %tmp

]]></Node>
<StgValue><ssdm name="add_ln284"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="32">
<![CDATA[
for.end37:35 %trunc_ln285 = trunc i32 %add_ln284

]]></Node>
<StgValue><ssdm name="trunc_ln285"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:36 %sub_ln285 = sub i32 %trunc_ln1, i32 %add_ln284

]]></Node>
<StgValue><ssdm name="sub_ln285"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15">
<![CDATA[
for.end37:37 %detl_load = load i15 %detl

]]></Node>
<StgValue><ssdm name="detl_load"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="6" op_5_bw="6">
<![CDATA[
for.end37:38 %il_assign = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg

]]></Node>
<StgValue><ssdm name="il_assign"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.end37:134 %tmp_2 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="31">
<![CDATA[
for.end37:135 %rh1_load = load i31 %rh1

]]></Node>
<StgValue><ssdm name="rh1_load"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16">
<![CDATA[
for.end37:136 %ah1_load = load i16 %ah1

]]></Node>
<StgValue><ssdm name="ah1_load"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="31" op_0_bw="31">
<![CDATA[
for.end37:137 %rh2_load = load i31 %rh2

]]></Node>
<StgValue><ssdm name="rh2_load"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="15">
<![CDATA[
for.end37:138 %ah2_load = load i15 %ah2

]]></Node>
<StgValue><ssdm name="ah2_load"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.end37:139 %pl_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl_2"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="47" op_0_bw="32">
<![CDATA[
for.end37:140 %sext_ln475_3 = sext i32 %pl_2

]]></Node>
<StgValue><ssdm name="sext_ln475_3"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="47" op_0_bw="16">
<![CDATA[
for.end37:142 %sext_ln475_4 = sext i16 %ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln475_4"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:143 %mul_ln475_1 = mul i47 %sext_ln475_4, i47 %sext_ln475_3

]]></Node>
<StgValue><ssdm name="mul_ln475_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.end37:144 %pl2_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="47" op_0_bw="32">
<![CDATA[
for.end37:145 %sext_ln475_5 = sext i32 %pl2_1

]]></Node>
<StgValue><ssdm name="sext_ln475_5"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="47" op_0_bw="15">
<![CDATA[
for.end37:147 %sext_ln479_3 = sext i15 %ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_3"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:148 %mul_ln479_1 = mul i47 %sext_ln479_3, i47 %sext_ln475_5

]]></Node>
<StgValue><ssdm name="mul_ln479_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.end37:149 %pl_3 = add i47 %mul_ln479_1, i47 %mul_ln475_1

]]></Node>
<StgValue><ssdm name="pl_3"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:150 %trunc_ln480_1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_3, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln480_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:212 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %ah1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
for.end37:253 %store_ln322 = store i31 %rh1_load, i31 %rh2

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="6" op_5_bw="6">
<![CDATA[
for.end37:38 %il_assign = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg

]]></Node>
<StgValue><ssdm name="il_assign"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end37:39 %store_ln286 = store i6 %il_assign, i6 %il

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:41 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %il_assign, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="4">
<![CDATA[
for.end37:42 %zext_ln287_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln287_1"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37:43 %qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln287_1

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="4">
<![CDATA[
for.end37:44 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37:57 %wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln287_1

]]></Node>
<StgValue><ssdm name="wl_code_table_addr"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="4">
<![CDATA[
for.end37:58 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.end37:134 %tmp_2 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:151 %add_ln303 = add i32 %trunc_ln480_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="32">
<![CDATA[
for.end37:152 %trunc_ln304 = trunc i32 %add_ln303

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:153 %sub_ln304 = sub i32 %trunc_ln2, i32 %add_ln303

]]></Node>
<StgValue><ssdm name="sub_ln304"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end37:154 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln304, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15">
<![CDATA[
for.end37:156 %deth_load = load i15 %deth

]]></Node>
<StgValue><ssdm name="deth_load"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="25" op_0_bw="15">
<![CDATA[
for.end37:158 %zext_ln310_1 = zext i15 %deth_load

]]></Node>
<StgValue><ssdm name="zext_ln310_1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.end37:159 %mul_ln310 = mul i25 %zext_ln310_1, i25 564

]]></Node>
<StgValue><ssdm name="mul_ln310"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="13" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:160 %decis = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln310, i32 12, i32 24

]]></Node>
<StgValue><ssdm name="decis"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="13">
<![CDATA[
for.end37:161 %zext_ln310_2 = zext i13 %decis

]]></Node>
<StgValue><ssdm name="zext_ln310_2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:162 %m = sub i32 0, i32 %sub_ln304

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end37:163 %m_3 = select i1 %tmp_11, i32 %m, i32 %sub_ln304

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:164 %icmp_ln311 = icmp_sgt  i32 %m_3, i32 %zext_ln310_2

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="15">
<![CDATA[
for.end37:40 %zext_ln287 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="4">
<![CDATA[
for.end37:44 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="16">
<![CDATA[
for.end37:45 %sext_ln287 = sext i16 %qq4_code4_table_load

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.end37:46 %mul_ln287 = mul i31 %sext_ln287, i31 %zext_ln287

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:47 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln287, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="16">
<![CDATA[
for.end37:48 %sext_ln287_1 = sext i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln287_1"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="31" op_0_bw="16">
<![CDATA[
for.end37:49 %sext_ln511 = sext i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln511"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="15">
<![CDATA[
for.end37:50 %nbl_load = load i15 %nbl

]]></Node>
<StgValue><ssdm name="nbl_load"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="15">
<![CDATA[
for.end37:51 %zext_ln511 = zext i15 %nbl_load

]]></Node>
<StgValue><ssdm name="zext_ln511"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
for.end37:52 %shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="22">
<![CDATA[
for.end37:53 %zext_ln511_1 = zext i22 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln511_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end37:54 %sub_ln511 = sub i23 %zext_ln511_1, i23 %zext_ln511

]]></Node>
<StgValue><ssdm name="sub_ln511"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:55 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="16">
<![CDATA[
for.end37:56 %sext_ln512 = sext i16 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln512"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="4">
<![CDATA[
for.end37:58 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="13">
<![CDATA[
for.end37:59 %sext_ln512_1 = sext i13 %wl_code_table_load

]]></Node>
<StgValue><ssdm name="sext_ln512_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:60 %add_ln512 = add i17 %sext_ln512_1, i17 %sext_ln512

]]></Node>
<StgValue><ssdm name="add_ln512"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="17">
<![CDATA[
for.end37:61 %sext_ln509 = sext i17 %add_ln512

]]></Node>
<StgValue><ssdm name="sext_ln509"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end37:62 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln509, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end37:63 %select_ln513 = select i1 %tmp_4, i17 0, i17 %add_ln512

]]></Node>
<StgValue><ssdm name="select_ln513"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="15" op_0_bw="17">
<![CDATA[
for.end37:64 %trunc_ln509 = trunc i17 %select_ln513

]]></Node>
<StgValue><ssdm name="trunc_ln509"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:65 %icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.end37:66 %select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln509

]]></Node>
<StgValue><ssdm name="select_ln515"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end37:67 %store_ln288 = store i15 %select_ln515, i15 %nbl

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:68 %wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln515, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:69 %trunc_ln8 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln515, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="5">
<![CDATA[
for.end37:70 %zext_ln525 = zext i5 %wd1

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37:71 %ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="ilb_table_addr"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="5">
<![CDATA[
for.end37:72 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:78 %add_ln290 = add i32 %sext_ln287_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end37:79 %call_ln291 = call void @upzero, i16 %trunc_ln5, i16 %delay_dltx, i32 %delay_bpl

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.end37:129 %add_ln294 = add i31 %sext_ln511, i31 %trunc_ln285

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
for.end37:131 %store_ln296 = store i31 %add_ln294, i31 %rlt1

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.end37:155 %select_ln305 = select i1 %tmp_11, i2 2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln305"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="29" op_0_bw="15">
<![CDATA[
for.end37:157 %zext_ln310 = zext i15 %deth_load

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.end37:165 %select_ln311 = select i1 %icmp_ln311, i2 2, i2 3

]]></Node>
<StgValue><ssdm name="select_ln311"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end37:166 %add_ln314 = add i2 %select_ln311, i2 %select_ln305

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2">
<![CDATA[
for.end37:167 %tmp_1 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln314

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="29" op_0_bw="14">
<![CDATA[
for.end37:168 %sext_ln314 = sext i14 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.end37:169 %mul_ln314 = mul i29 %sext_ln314, i29 %zext_ln310

]]></Node>
<StgValue><ssdm name="mul_ln314"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:170 %trunc_ln7 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln314, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
for.end37:171 %sext_ln314_1 = sext i14 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln314_1"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="14">
<![CDATA[
for.end37:172 %sext_ln620_1 = sext i14 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln620_1"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="31" op_0_bw="14">
<![CDATA[
for.end37:173 %sext_ln620 = sext i14 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln620"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15">
<![CDATA[
for.end37:174 %nbh_load = load i15 %nbh

]]></Node>
<StgValue><ssdm name="nbh_load"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="15">
<![CDATA[
for.end37:175 %zext_ln620 = zext i15 %nbh_load

]]></Node>
<StgValue><ssdm name="zext_ln620"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
for.end37:176 %shl_ln7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="23" op_0_bw="22">
<![CDATA[
for.end37:177 %zext_ln620_1 = zext i22 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln620_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end37:178 %sub_ln620 = sub i23 %zext_ln620_1, i23 %zext_ln620

]]></Node>
<StgValue><ssdm name="sub_ln620"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:179 %wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="wd"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="17" op_0_bw="16">
<![CDATA[
for.end37:180 %sext_ln618 = sext i16 %wd

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="2">
<![CDATA[
for.end37:181 %tmp_3 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %add_ln314

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="11">
<![CDATA[
for.end37:182 %sext_ln621 = sext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln621"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:183 %add_ln621 = add i17 %sext_ln618, i17 %sext_ln621

]]></Node>
<StgValue><ssdm name="add_ln621"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="17">
<![CDATA[
for.end37:184 %sext_ln617 = sext i17 %add_ln621

]]></Node>
<StgValue><ssdm name="sext_ln617"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end37:185 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln617, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end37:186 %select_ln622 = select i1 %tmp_12, i17 0, i17 %add_ln621

]]></Node>
<StgValue><ssdm name="select_ln622"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="17">
<![CDATA[
for.end37:187 %trunc_ln617 = trunc i17 %select_ln622

]]></Node>
<StgValue><ssdm name="trunc_ln617"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:188 %icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.end37:189 %select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln617

]]></Node>
<StgValue><ssdm name="select_ln624"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end37:190 %store_ln315 = store i15 %select_ln624, i15 %nbh

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:191 %wd1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln624, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1_1"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:192 %trunc_ln522_1 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln624, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln522_1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="5">
<![CDATA[
for.end37:193 %zext_ln525_1 = zext i5 %wd1_1

]]></Node>
<StgValue><ssdm name="zext_ln525_1"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end37:194 %ilb_table_addr_1 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525_1

]]></Node>
<StgValue><ssdm name="ilb_table_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="5">
<![CDATA[
for.end37:195 %ilb_table_load_1 = load i5 %ilb_table_addr_1

]]></Node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:201 %add_ln317 = add i32 %sext_ln314_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
for.end37:202 %call_ln318 = call void @upzero, i16 %sext_ln620_1, i16 %delay_dhx, i32 %delay_bph

]]></Node>
<StgValue><ssdm name="call_ln318"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.end37:252 %add_ln321 = add i31 %trunc_ln304, i31 %sext_ln620

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
for.end37:254 %store_ln323 = store i31 %add_ln321, i31 %rh1

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="15">
<![CDATA[
for.end37:29 %sext_ln479 = sext i15 %al2_load

]]></Node>
<StgValue><ssdm name="sext_ln479"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="5">
<![CDATA[
for.end37:72 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end37:73 %sub_ln525 = sub i4 9, i4 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sub_ln525"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="4">
<![CDATA[
for.end37:74 %sub_ln525cast = zext i4 %sub_ln525

]]></Node>
<StgValue><ssdm name="sub_ln525cast"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end37:75 %wd3 = lshr i12 %ilb_table_load, i12 %sub_ln525cast

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.end37:76 %shl_ln4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end37:77 %store_ln289 = store i15 %shl_ln4, i15 %detl

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end37:79 %call_ln291 = call void @upzero, i16 %trunc_ln5, i16 %delay_dltx, i32 %delay_bpl

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
for.end37:80 %plt1_load = load i32 %plt1

]]></Node>
<StgValue><ssdm name="plt1_load"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
for.end37:81 %plt2_load = load i32 %plt2

]]></Node>
<StgValue><ssdm name="plt2_load"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.end37:82 %wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="19" op_0_bw="18">
<![CDATA[
for.end37:83 %sext_ln566 = sext i18 %wd2

]]></Node>
<StgValue><ssdm name="sext_ln566"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="32">
<![CDATA[
for.end37:84 %sext_ln570 = sext i32 %add_ln290

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
for.end37:85 %sext_ln570_1 = sext i32 %plt1_load

]]></Node>
<StgValue><ssdm name="sext_ln570_1"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end37:86 %mul_ln570 = mul i64 %sext_ln570_1, i64 %sext_ln570

]]></Node>
<StgValue><ssdm name="mul_ln570"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end37:87 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.end37:88 %sub_ln571 = sub i19 0, i19 %sext_ln566

]]></Node>
<StgValue><ssdm name="sub_ln571"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="11">
<![CDATA[
for.end37:90 %sext_ln572 = sext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln572"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:91 %tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end37:92 %select_ln570 = select i1 %tmp_7, i12 %sext_ln572, i12 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="12">
<![CDATA[
for.end37:93 %sext_ln574_2 = sext i12 %select_ln570

]]></Node>
<StgValue><ssdm name="sext_ln574_2"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
for.end37:94 %sext_ln574 = sext i32 %plt2_load

]]></Node>
<StgValue><ssdm name="sext_ln574"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end37:95 %mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570

]]></Node>
<StgValue><ssdm name="mul_ln574"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end37:96 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
for.end37:97 %shl_ln5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="23" op_0_bw="22">
<![CDATA[
for.end37:98 %sext_ln580 = sext i22 %shl_ln5

]]></Node>
<StgValue><ssdm name="sext_ln580"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end37:99 %sub_ln580 = sub i23 %sext_ln580, i23 %sext_ln479

]]></Node>
<StgValue><ssdm name="sub_ln580"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:100 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="16">
<![CDATA[
for.end37:101 %sext_ln580_1 = sext i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln580_1"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end37:102 %select_ln580 = select i1 %tmp_10, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:103 %add_ln580 = add i17 %sext_ln580_1, i17 %select_ln580

]]></Node>
<StgValue><ssdm name="add_ln580"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:104 %apl2 = add i17 %add_ln580, i17 %sext_ln574_2

]]></Node>
<StgValue><ssdm name="apl2"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end37:132 %store_ln297 = store i32 %plt1_load, i32 %plt2

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end37:133 %store_ln298 = store i32 %add_ln290, i32 %plt1

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="15">
<![CDATA[
for.end37:146 %sext_ln479_2 = sext i15 %ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_2"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="5">
<![CDATA[
for.end37:195 %ilb_table_load_1 = load i5 %ilb_table_addr_1

]]></Node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end37:196 %sub_ln525_1 = sub i4 11, i4 %trunc_ln522_1

]]></Node>
<StgValue><ssdm name="sub_ln525_1"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="4">
<![CDATA[
for.end37:197 %sub_ln525_1cast = zext i4 %sub_ln525_1

]]></Node>
<StgValue><ssdm name="sub_ln525_1cast"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end37:198 %wd3_2 = lshr i12 %ilb_table_load_1, i12 %sub_ln525_1cast

]]></Node>
<StgValue><ssdm name="wd3_2"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.end37:199 %shl_ln526_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln526_1"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end37:200 %store_ln316 = store i15 %shl_ln526_1, i15 %deth

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
for.end37:202 %call_ln318 = call void @upzero, i16 %sext_ln620_1, i16 %delay_dhx, i32 %delay_bph

]]></Node>
<StgValue><ssdm name="call_ln318"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
for.end37:203 %ph1_load = load i32 %ph1

]]></Node>
<StgValue><ssdm name="ph1_load"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
for.end37:204 %ph2_load = load i32 %ph2

]]></Node>
<StgValue><ssdm name="ph2_load"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.end37:205 %wd2_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %ah1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2_1"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="19" op_0_bw="18">
<![CDATA[
for.end37:206 %sext_ln566_1 = sext i18 %wd2_1

]]></Node>
<StgValue><ssdm name="sext_ln566_1"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
for.end37:207 %sext_ln570_2 = sext i32 %add_ln317

]]></Node>
<StgValue><ssdm name="sext_ln570_2"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="32">
<![CDATA[
for.end37:208 %sext_ln570_3 = sext i32 %ph1_load

]]></Node>
<StgValue><ssdm name="sext_ln570_3"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end37:209 %mul_ln570_1 = mul i64 %sext_ln570_3, i64 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="mul_ln570_1"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end37:210 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.end37:211 %sub_ln571_1 = sub i19 0, i19 %sext_ln566_1

]]></Node>
<StgValue><ssdm name="sub_ln571_1"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="11">
<![CDATA[
for.end37:213 %sext_ln572_1 = sext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln572_1"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:214 %tmp_9 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571_1, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end37:215 %select_ln570_1 = select i1 %tmp_13, i12 %sext_ln572_1, i12 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln570_1"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="17" op_0_bw="12">
<![CDATA[
for.end37:216 %sext_ln574_3 = sext i12 %select_ln570_1

]]></Node>
<StgValue><ssdm name="sext_ln574_3"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="32">
<![CDATA[
for.end37:217 %sext_ln574_1 = sext i32 %ph2_load

]]></Node>
<StgValue><ssdm name="sext_ln574_1"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end37:218 %mul_ln574_1 = mul i64 %sext_ln574_1, i64 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="mul_ln574_1"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end37:219 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
for.end37:220 %shl_ln580_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %ah2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln580_1"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="23" op_0_bw="22">
<![CDATA[
for.end37:221 %sext_ln580_2 = sext i22 %shl_ln580_1

]]></Node>
<StgValue><ssdm name="sext_ln580_2"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end37:222 %sub_ln580_1 = sub i23 %sext_ln580_2, i23 %sext_ln479_2

]]></Node>
<StgValue><ssdm name="sub_ln580_1"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:223 %trunc_ln580_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580_1, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln580_1"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="16">
<![CDATA[
for.end37:224 %sext_ln580_3 = sext i16 %trunc_ln580_1

]]></Node>
<StgValue><ssdm name="sext_ln580_3"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end37:225 %select_ln580_1 = select i1 %tmp_14, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:226 %add_ln580_2 = add i17 %sext_ln580_3, i17 %select_ln580_1

]]></Node>
<StgValue><ssdm name="add_ln580_2"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:227 %apl2_3 = add i17 %add_ln580_2, i17 %sext_ln574_3

]]></Node>
<StgValue><ssdm name="apl2_3"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end37:255 %store_ln324 = store i32 %ph1_load, i32 %ph2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end37:256 %store_ln325 = store i32 %add_ln317, i32 %ph1

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="25" op_0_bw="16">
<![CDATA[
for.end37:24 %sext_ln477 = sext i16 %al1_load

]]></Node>
<StgValue><ssdm name="sext_ln477"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:105 %icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln583"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end37:106 %apl2_1 = select i1 %icmp_ln583, i17 12288, i17 %apl2

]]></Node>
<StgValue><ssdm name="apl2_1"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="17">
<![CDATA[
for.end37:107 %trunc_ln567 = trunc i17 %apl2_1

]]></Node>
<StgValue><ssdm name="trunc_ln567"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:108 %icmp_ln585 = icmp_slt  i17 %apl2_1, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.end37:109 %apl2_2 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567

]]></Node>
<StgValue><ssdm name="apl2_2"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end37:110 %store_ln292 = store i15 %apl2_2, i15 %al2

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.end37:111 %shl_ln6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="24">
<![CDATA[
for.end37:112 %sext_ln597 = sext i24 %shl_ln6

]]></Node>
<StgValue><ssdm name="sext_ln597"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.end37:113 %sub_ln597 = sub i25 %sext_ln597, i25 %sext_ln477

]]></Node>
<StgValue><ssdm name="sub_ln597"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:114 %trunc_ln4 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="17">
<![CDATA[
for.end37:115 %sext_ln599 = sext i17 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln599"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.end37:116 %select_ln599 = select i1 %tmp_7, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln599"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end37:117 %apl1 = add i18 %select_ln599, i18 %sext_ln599

]]></Node>
<StgValue><ssdm name="apl1"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end37:118 %wd3_1 = sub i15 15360, i15 %apl2_2

]]></Node>
<StgValue><ssdm name="wd3_1"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="15">
<![CDATA[
for.end37:119 %zext_ln595 = zext i15 %wd3_1

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="15">
<![CDATA[
for.end37:120 %zext_ln595_1 = zext i15 %wd3_1

]]></Node>
<StgValue><ssdm name="zext_ln595_1"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end37:121 %icmp_ln607 = icmp_sgt  i18 %apl1, i18 %zext_ln595

]]></Node>
<StgValue><ssdm name="icmp_ln607"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.end37:122 %apl1_1 = select i1 %icmp_ln607, i18 %zext_ln595, i18 %apl1

]]></Node>
<StgValue><ssdm name="apl1_1"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="18">
<![CDATA[
for.end37:123 %trunc_ln595 = trunc i18 %apl1_1

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end37:124 %apl1_2 = sub i16 0, i16 %zext_ln595_1

]]></Node>
<StgValue><ssdm name="apl1_2"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="16">
<![CDATA[
for.end37:125 %sext_ln609 = sext i16 %apl1_2

]]></Node>
<StgValue><ssdm name="sext_ln609"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end37:126 %icmp_ln609 = icmp_slt  i18 %apl1_1, i18 %sext_ln609

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end37:127 %apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595

]]></Node>
<StgValue><ssdm name="apl1_3"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.end37:128 %store_ln293 = store i16 %apl1_3, i16 %al1

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="25" op_0_bw="16">
<![CDATA[
for.end37:141 %sext_ln477_1 = sext i16 %ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln477_1"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:228 %icmp_ln583_1 = icmp_sgt  i17 %apl2_3, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln583_1"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end37:229 %apl2_4 = select i1 %icmp_ln583_1, i17 12288, i17 %apl2_3

]]></Node>
<StgValue><ssdm name="apl2_4"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="17">
<![CDATA[
for.end37:230 %trunc_ln567_1 = trunc i17 %apl2_4

]]></Node>
<StgValue><ssdm name="trunc_ln567_1"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end37:231 %icmp_ln585_1 = icmp_slt  i17 %apl2_4, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.end37:232 %apl2_5 = select i1 %icmp_ln585_1, i15 20480, i15 %trunc_ln567_1

]]></Node>
<StgValue><ssdm name="apl2_5"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end37:233 %store_ln319 = store i15 %apl2_5, i15 %ah2

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.end37:234 %shl_ln597_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ah1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln597_1"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="25" op_0_bw="24">
<![CDATA[
for.end37:235 %sext_ln597_1 = sext i24 %shl_ln597_1

]]></Node>
<StgValue><ssdm name="sext_ln597_1"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.end37:236 %sub_ln597_1 = sub i25 %sext_ln597_1, i25 %sext_ln477_1

]]></Node>
<StgValue><ssdm name="sub_ln597_1"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end37:237 %trunc_ln597_1 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597_1, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln597_1"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="18" op_0_bw="17">
<![CDATA[
for.end37:238 %sext_ln599_1 = sext i17 %trunc_ln597_1

]]></Node>
<StgValue><ssdm name="sext_ln599_1"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.end37:239 %select_ln599_1 = select i1 %tmp_13, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln599_1"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end37:240 %apl1_4 = add i18 %select_ln599_1, i18 %sext_ln599_1

]]></Node>
<StgValue><ssdm name="apl1_4"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end37:241 %wd3_3 = sub i15 15360, i15 %apl2_5

]]></Node>
<StgValue><ssdm name="wd3_3"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="18" op_0_bw="15">
<![CDATA[
for.end37:242 %zext_ln595_2 = zext i15 %wd3_3

]]></Node>
<StgValue><ssdm name="zext_ln595_2"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="15">
<![CDATA[
for.end37:243 %zext_ln595_3 = zext i15 %wd3_3

]]></Node>
<StgValue><ssdm name="zext_ln595_3"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end37:244 %icmp_ln607_1 = icmp_sgt  i18 %apl1_4, i18 %zext_ln595_2

]]></Node>
<StgValue><ssdm name="icmp_ln607_1"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.end37:245 %apl1_5 = select i1 %icmp_ln607_1, i18 %zext_ln595_2, i18 %apl1_4

]]></Node>
<StgValue><ssdm name="apl1_5"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="18">
<![CDATA[
for.end37:246 %trunc_ln595_1 = trunc i18 %apl1_5

]]></Node>
<StgValue><ssdm name="trunc_ln595_1"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end37:247 %apl1_6 = sub i16 0, i16 %zext_ln595_3

]]></Node>
<StgValue><ssdm name="apl1_6"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="16">
<![CDATA[
for.end37:248 %sext_ln609_1 = sext i16 %apl1_6

]]></Node>
<StgValue><ssdm name="sext_ln609_1"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end37:249 %icmp_ln609_1 = icmp_slt  i18 %apl1_5, i18 %sext_ln609_1

]]></Node>
<StgValue><ssdm name="icmp_ln609_1"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end37:250 %apl1_7 = select i1 %icmp_ln609_1, i16 %apl1_6, i16 %trunc_ln595_1

]]></Node>
<StgValue><ssdm name="apl1_7"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.end37:251 %store_ln320 = store i16 %apl1_7, i16 %ah1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.end37:257 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln314, i6 %il_assign

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8">
<![CDATA[
for.end37:258 %ret_ln328 = ret i8 %or_ln

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
