INFO: [VRFC 10-163] Analyzing VHDL file "/home/eggwhat/clock_7_segment/clock_7_segment.srcs/sources_1/new/seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seven_segment_display'
